////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.28xd
//  \   \         Application: netgen
//  /   /         Filename: motherboard_synthesis.v
// /___/   /\     Timestamp: Wed Oct 29 10:33:32 2014
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim motherboard.ngc motherboard_synthesis.v 
// Device	: xc5vlx110t-1-ff1136
// Input file	: motherboard.ngc
// Output file	: /afs/ece.cmu.edu/usr/pmbrown/Private/IBM/IBM_PC/pc/ibmpc/netgen/synthesis/motherboard_synthesis.v
// # of Modules	: 1
// Design Name	: motherboard
// Xilinx        : /afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module motherboard (
  USER_CLK, KEYBOARD_CLK, KEYBOARD_DATA, GPIO_SW_C, PIEZO_SPEAKER, HDR1_2, HDR1_4, HDR1_6, HDR1_8, HDR1_10, HDR1_12, HDR1_14, HDR1_16
)/* synthesis syn_black_box syn_noprune=1 */;
  input USER_CLK;
  inout KEYBOARD_CLK;
  inout KEYBOARD_DATA;
  input GPIO_SW_C;
  output PIEZO_SPEAKER;
  output HDR1_2;
  output HDR1_4;
  output HDR1_6;
  output HDR1_8;
  output HDR1_10;
  output HDR1_12;
  output HDR1_14;
  output HDR1_16;
  
  // synthesis translate_off
  
  wire USER_CLK_BUFGP_0;
  wire KEYBOARD_CLK_BUFGP_1;
  wire KEYBOARD_DATA_IBUF_2;
  wire GPIO_SW_C_IBUF_3;
  wire \s1/i8284/pclk_32 ;
  wire \s1/i8284/vclk_BUFG_33 ;
  wire s0_n;
  wire s1_n;
  wire ior_n;
  wire dma_aen_n;
  wire \s2/aen_brd_38 ;
  wire \s2/holda_39 ;
  wire dclk;
  wire ppi_cs_n;
  wire rom_addr_sel_n;
  wire ram_addr_sel_n;
  wire \s9/keyboard/irq1_60 ;
  wire \s1/i8284/clk_BUFG_65 ;
  wire xmemr_n;
  wire xmemw_n;
  wire \s0/vgamod/horiz_sync_73 ;
  wire \s0/vgamod/vert_sync_74 ;
  wire PIEZO_SPEAKER_OBUF_75;
  wire dack_2_n;
  wire \s5/b0_b1_OR_951_o_77 ;
  wire \s1/ale_BUFG_78 ;
  wire \s1/inta_n ;
  wire xior_n;
  wire \s1/i8259/_n0472_inv ;
  wire \s1/i8259/Reset_OR_DriverANDClockEnable ;
  wire \s1/i8259/inta1_103 ;
  wire \s1/i8259/irr_0_104 ;
  wire \s1/i8259/dout_0_105 ;
  wire \s1/i8259/dout_1_106 ;
  wire \s1/i8259/irr_1_109 ;
  wire \s1/i8259/dout_3_110 ;
  wire \s1/i8259/dout[7]_GND_61_o_mux_36_OUT<0> ;
  wire \s1/i8259/dout[7]_GND_61_o_mux_36_OUT<2> ;
  wire \s1/i8259/inta_n_GND_61_o_AND_641_o ;
  wire \s1/i8259/irr_clr[1]_PWR_56_o_AND_645_o ;
  wire \s1/i8259/irr_clr[0]_PWR_56_o_AND_643_o ;
  wire \s1/i8259/recint_120 ;
  wire \s1/i8088/write_bus_ale_AND_602_o_inv ;
  wire \s1/i8088/start ;
  wire \s1/i8088/ld_lsb_i ;
  wire \s1/i8088/ld_msb_i ;
  wire \s1/i8088/ld_out_regs ;
  wire \s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ;
  wire \s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ;
  wire \s1/i8288/state_FSM_FFd1_223 ;
  wire \s1/i8288/state_FSM_FFd2_224 ;
  wire \s1/i8288/state_FSM_FFd2-In ;
  wire \s1/i8288/s_n[2]_s_n[2]_OR_916_o ;
  wire \s1/i8288/s_n[2]_GND_106_o_equal_26_o ;
  wire \s1/i8288/s_n[2]_GND_106_o_equal_24_o ;
  wire \s1/i8288/s_n[2]_GND_106_o_equal_25_o ;
  wire \s1/i8288/s_n[2]_PWR_61_o_equal_23_o ;
  wire \s1/i8288/mrdc_231 ;
  wire \s1/i8288/inta_232 ;
  wire \s1/i8288/aiowc_233 ;
  wire \s1/i8288/iorc_234 ;
  wire \s1/i8288/amwc_235 ;
  wire \s1/i8288/state[1]_GND_106_o_equal_20_o ;
  wire \s1/u7/rq_7_237 ;
  wire \s1/u7/rq_0_238 ;
  wire \s1/u7/rq_1_239 ;
  wire \s1/u7/rq_2_240 ;
  wire \s1/u7/rq_3_241 ;
  wire \s1/u7/rq_4_242 ;
  wire \s1/u7/rq_5_243 ;
  wire \s1/u7/rq_6_244 ;
  wire \s1/u9/rq_7_245 ;
  wire \s1/u9/rq_0_246 ;
  wire \s1/u9/rq_1_247 ;
  wire \s1/u9/rq_2_248 ;
  wire \s1/u9/rq_3_249 ;
  wire \s1/u9/rq_4_250 ;
  wire \s1/u9/rq_5_251 ;
  wire \s1/u9/rq_6_252 ;
  wire \s1/u10/rq_7_253 ;
  wire \s1/u10/rq_4_254 ;
  wire \s1/u10/rq_5_255 ;
  wire \s1/u10/rq_6_256 ;
  wire \s1/u8/ab_inv_257 ;
  wire \s1/u8/ba_inv_258 ;
  wire \s9/i8255/pdo[7]_pa[7]_mux_10_OUT<4> ;
  wire \s9/i8255/pdo_0_260 ;
  wire \s9/i8255/pdo_2_261 ;
  wire \s9/i8255/pdo_7_262 ;
  wire \s5/rommod/csv_inv ;
  wire \s0/vgamod/Madd_GND_308_o_row1_addr[4]_add_110_OUT_lut<2> ;
  wire \s0/vgamod/Reset_OR_DriverANDClockEnable10 ;
  wire \s0/vgamod/Result<9>1 ;
  wire \s0/vgamod/Result<8>1 ;
  wire \s0/vgamod/Result<7>1 ;
  wire \s0/vgamod/Result<6>1 ;
  wire \s0/vgamod/Result<5>1 ;
  wire \s0/vgamod/Result<4>1 ;
  wire \s0/vgamod/Result<3>1 ;
  wire \s0/vgamod/Result<2>1 ;
  wire \s0/vgamod/Result<1>1 ;
  wire \s0/vgamod/Result<0>1 ;
  wire \s0/vgamod/_n0400_inv ;
  wire \s0/vgamod/Mcount_h_count9 ;
  wire \s0/vgamod/Mcount_h_count8 ;
  wire \s0/vgamod/Mcount_h_count7 ;
  wire \s0/vgamod/Mcount_h_count6 ;
  wire \s0/vgamod/Mcount_h_count5 ;
  wire \s0/vgamod/h_count[9]_PWR_188_o_equal_76_o_inv ;
  wire \s0/vgamod/_n0368_inv ;
  wire \s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ;
  wire \s0/vgamod/memr_ior_OR_1095_o_inv ;
  wire \s0/vgamod/Reset_OR_DriverANDClockEnable1 ;
  wire \s0/vgamod/Reset_OR_DriverANDClockEnable ;
  wire \s0/vgamod/v_count[9]_GND_308_o_equal_91_o ;
  wire \s0/vgamod/h_count[2]_GND_308_o_equal_131_o ;
  wire \s0/vgamod/v_count[9]_GND_308_o_equal_88_o ;
  wire \s0/vgamod/v_count[8]_v_count[3]_AND_912_o_409 ;
  wire \s0/vgamod/GND_308_o_row1_addr[4]_add_110_OUT<3> ;
  wire \s0/vgamod/GND_308_o_row1_addr[4]_add_110_OUT<4> ;
  wire \s0/vgamod/GND_308_o_row1_addr[4]_add_110_OUT<5> ;
  wire \s0/vgamod/GND_308_o_row1_addr[4]_add_110_OUT<6> ;
  wire \s0/vgamod/h_count[9]_GND_308_o_equal_89_o ;
  wire \s0/vgamod/h_count[9]_PWR_188_o_equal_76_o ;
  wire \s0/vgamod/dataout[7]_GND_308_o_mux_51_OUT<0> ;
  wire \s0/vgamod/dataout[7]_GND_308_o_mux_51_OUT<3> ;
  wire \s0/vgamod/new_buff ;
  wire \s0/vgamod/_n0361 ;
  wire \s0/vgamod/_n0357 ;
  wire \s0/vgamod/_n0353 ;
  wire \s0/vgamod/_n0351 ;
  wire \s0/vgamod/GND_308_o_vga_bg_colour[2]_mux_141_OUT<1> ;
  wire \s0/vgamod/GND_308_o_vga_bg_colour[1]_mux_139_OUT<0> ;
  wire \s0/vgamod/GND_308_o_vga_bg_colour[1]_mux_139_OUT<1> ;
  wire \s0/vgamod/GND_308_o_vga_bg_colour[0]_mux_135_OUT<0> ;
  wire \s0/vgamod/GND_308_o_vga_bg_colour[0]_mux_135_OUT<1> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<0> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<1> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<2> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<3> ;
  wire \s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<4> ;
  wire \s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<0> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<1> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<2> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<3> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<4> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<5> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<6> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<7> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<8> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<9> ;
  wire \s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<10> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<0> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<1> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<2> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<3> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<4> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<5> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<6> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<7> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<8> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<9> ;
  wire \s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<10> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<0> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<1> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<2> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<3> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<4> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<5> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<6> ;
  wire \s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<7> ;
  wire \s0/vgamod/mem_range_465 ;
  wire \s0/vgamod/a[19]_GND_308_o_equal_41_o ;
  wire \s0/vgamod/new_attr ;
  wire \s0/vgamod/new_attr_we ;
  wire \s0/vgamod/new_buff_we ;
  wire \s0/vgamod/reg_cur_start[3]_PWR_188_o_mux_68_OUT<3> ;
  wire \s0/vgamod/video_on_v_493 ;
  wire \s0/vgamod/video_on_h_494 ;
  wire \s0/vgamod/cursor_on_512 ;
  wire \s0/vgamod/video_on_513 ;
  wire \s0/vgamod/dataout[0] ;
  wire \s0/vgamod/dataout[3] ;
  wire \s0/vgamod/intense_546 ;
  wire \s0/vgamod/vga1_rw_548 ;
  wire \s0/vgamod/vga2_rw_589 ;
  wire \s0/vgamod/cursor_on_v_601 ;
  wire \s0/vgamod/cursor_on_h_602 ;
  wire \s0/vgamod/vga0_rw_608 ;
  wire \s4/i8237/reset_mast_clr_AND_707_o_633 ;
  wire \s4/i8237/reset_clk_DFF_1945_634 ;
  wire \s6/ls2450/ba_inv ;
  wire \s6/rb0/enexp ;
  wire \s6/rb1/enexp ;
  wire \s6/rb2/enexp ;
  wire \s6/rb3/enexp ;
  wire \s6/mdp ;
  wire \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>11 ;
  wire \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_690 ;
  wire \s6/mdpLogicTrst2 ;
  wire \s1/adp<0>LogicTrst1 ;
  wire \d<0>LogicTrst1_693 ;
  wire \s0/vgamod/GND_308_o_a[19]_LessThan_10_o23 ;
  wire \s6/mdpl11_695 ;
  wire \xd<0>LogicTrst1 ;
  wire \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>11 ;
  wire \s0/vgamod/_n0400_inv1_698 ;
  wire \s5/b0_b1_OR_951_o2 ;
  wire \s0/vgamod/_n03531_700 ;
  wire \s1/adp<0>LogicTrst3_701 ;
  wire \s0/vgamod/_n0400_inv21_702 ;
  wire \s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ;
  wire \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ;
  wire \s0/vgamod/_n0400_inv3 ;
  wire \s5/rommod/csv_inv1_706 ;
  wire \s6/mdpLogicTrst4 ;
  wire \s1/i8088/tcore/opcode[7]_PWR_8_o_equal_5_o_0 ;
  wire \s1/i8088/tcore/hlt_in ;
  wire \s1/i8088/tcore/hlt_out ;
  wire \s1/i8088/tcore/ir[0] ;
  wire \s1/i8088/tcore/ir[1] ;
  wire \s1/i8088/tcore/ir[2] ;
  wire \s1/i8088/tcore/ir[3] ;
  wire \s1/i8088/tcore/ir[4] ;
  wire \s1/i8088/tcore/ir[5] ;
  wire \s1/i8088/tcore/ir[6] ;
  wire \s1/i8088/tcore/ir[7] ;
  wire \s1/i8088/tcore/ir[8] ;
  wire \s1/i8088/tcore/ir[9] ;
  wire \s1/i8088/tcore/ir[10] ;
  wire \s1/i8088/tcore/ir[11] ;
  wire \s1/i8088/tcore/ir[12] ;
  wire \s1/i8088/tcore/ir[13] ;
  wire \s1/i8088/tcore/ir[14] ;
  wire \s1/i8088/tcore/ir[15] ;
  wire \s1/i8088/tcore/ir[16] ;
  wire \s1/i8088/tcore/ir[17] ;
  wire \s1/i8088/tcore/ir[18] ;
  wire \s1/i8088/tcore/ir[20] ;
  wire \s1/i8088/tcore/ir[23] ;
  wire \s1/i8088/tcore/ir[24] ;
  wire \s1/i8088/tcore/ir[25] ;
  wire \s1/i8088/tcore/ir[26] ;
  wire \s1/i8088/tcore/ir[27] ;
  wire \s1/i8088/tcore/ir[28] ;
  wire \s1/i8088/tcore/ir[30] ;
  wire \s1/i8088/tcore/ir[33] ;
  wire \s1/i8088/tcore/ir[34] ;
  wire \s1/i8088/tcore/end_seq ;
  wire \s1/i8088/tcore/rom_ir[18] ;
  wire \s1/i8088/tcore/rom_ir[19] ;
  wire \s1/i8088/tcore/rom_ir[21] ;
  wire \s1/i8088/tcore/rom_ir[22] ;
  wire \s1/i8088/tcore/rom_ir[29] ;
  wire \s1/i8088/tcore/rom_ir[30] ;
  wire \s1/i8088/tcore/rom_ir[32] ;
  wire \s1/i8088/tcore/rom_ir[33] ;
  wire \s1/i8088/tcore/rom_ir[34] ;
  wire \s1/i8088/tcore/rom_ir[35] ;
  wire \s1/i8088/tcore/rom_ir[23] ;
  wire \s1/i8088/tcore/rom_ir[24] ;
  wire \s1/i8088/tcore/rom_ir[25] ;
  wire \s1/i8088/tcore/rom_ir[26] ;
  wire \s1/i8088/tcore/rom_ir[27] ;
  wire \s1/i8088/tcore/rom_ir[28] ;
  wire \s1/i8088/tcore/block_or_hlt_757 ;
  wire \s1/i8088/tcore/hlt_758 ;
  wire \s1/i8088/tcore/hlt_op_old_759 ;
  wire \s1/i8088/tcore/wr_ss ;
  wire \s1/i8088/tcore/div_exc ;
  wire \s1/i8088/tcore/ir[29] ;
  wire \s1/i8088/tcore/cx_zero ;
  wire \s1/i8088/tcore/decode/ext_int_820 ;
  wire \s1/i8088/tcore/need_imm ;
  wire \s1/i8088/tcore/need_off ;
  wire \s1/i8088/tcore/need_modrm ;
  wire \s1/i8088/tcore/wr_ip0 ;
  wire \s1/i8088/tcore/ld_base ;
  wire \s1/i8088/tcore/exec_st ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0>1 ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_918 ;
  wire \s1/i8088/tcore/fetch/lock_pr<7>1 ;
  wire \s1/i8088/tcore/fetch/_n0231_inv11 ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux__n004331 ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>1 ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ;
  wire \s1/i8088/tcore/fetch/nstate/into ;
  wire \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable2 ;
  wire \s1/i8088/tcore/fetch/_n0239_inv1 ;
  wire \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable_955 ;
  wire \s1/i8088/tcore/fetch/_n0231_inv1 ;
  wire \s1/i8088/tcore/fetch/_n0203_inv ;
  wire \s1/i8088/tcore/fetch/_n0215_inv ;
  wire \s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<0> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<1> ;
  wire \s1/i8088/tcore/fetch/sovr_pr ;
  wire \s1/i8088/tcore/fetch/prefix ;
  wire \s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ;
  wire \s1/i8088/tcore/fetch/_n0273 ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>_966 ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<2>_967 ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<3> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<4> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<5> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<6> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<7> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<1> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<2> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<3> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<4> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<5> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<6> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<7> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<8> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<9> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<10> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<11> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<12> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<13> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<14> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<15> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<1> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<3> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<4> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<6> ;
  wire \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<7> ;
  wire \s1/i8088/tcore/fetch/_n0188 ;
  wire \s1/i8088/tcore/fetch/_n0175 ;
  wire \s1/i8088/tcore/fetch/next_in_opco ;
  wire \s1/i8088/tcore/fetch/lock_l_1009 ;
  wire \s1/i8088/tcore/decode/_n01101_1021 ;
  wire \s1/i8088/tcore/decode/Mcount_seq8 ;
  wire \s1/i8088/tcore/decode/Mcount_seq7 ;
  wire \s1/i8088/tcore/decode/Mcount_seq6 ;
  wire \s1/i8088/tcore/decode/Mcount_seq5 ;
  wire \s1/i8088/tcore/decode/Mcount_seq4 ;
  wire \s1/i8088/tcore/decode/Mcount_seq3 ;
  wire \s1/i8088/tcore/decode/Mcount_seq2 ;
  wire \s1/i8088/tcore/decode/Mcount_seq1 ;
  wire \s1/i8088/tcore/decode/Mcount_seq ;
  wire \s1/i8088/tcore/decode/Mcount_seq_val ;
  wire \s1/i8088/tcore/decode/_n0129_inv ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt4 ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt3 ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt2 ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt1_1070 ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt ;
  wire \s1/i8088/tcore/decode/Mcount_div_cnt_val_1072 ;
  wire \s1/i8088/tcore/decode/block_inv ;
  wire \s1/i8088/tcore/decode/exec_st_inv ;
  wire \s1/i8088/tcore/decode/GND_12_o_end_seq_MUX_257_o ;
  wire \s1/i8088/tcore/decode/GND_12_o_end_seq_MUX_253_o ;
  wire \s1/i8088/tcore/decode/GND_12_o_end_seq_MUX_249_o ;
  wire \s1/i8088/tcore/decode/_n0108 ;
  wire \s1/i8088/tcore/decode/_n0110 ;
  wire \s1/i8088/tcore/decode/_n0112 ;
  wire \s1/i8088/tcore/decode/tfle_1090 ;
  wire \s1/i8088/tcore/decode/dive_1091 ;
  wire \s1/i8088/tcore/decode/iflssd_1092 ;
  wire \s1/i8088/tcore/decode/ifld_1093 ;
  wire \s1/i8088/tcore/decode/tfld_1094 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_149_o1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>8 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>7 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<0>3 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off11 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>41 ;
  wire \s1/i8088/tcore/decode/opcode_deco/out131 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n06304 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm4_1109 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>6 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm3_1111 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_1114 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>4 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm2_1117 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>3 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>3 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_1120 ;
  wire \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_13_o_wide_mux_138_OUT11 ;
  wire \s1/i8088/tcore/decode/opcode_deco/src<0>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o11 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_163_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_207_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_167_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_203_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_153_o1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_217_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n06301 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_1138 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_1139 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>2 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_13_o_wide_mux_118_OUT42 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<7>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<3>1_1145 ;
  wire \s1/i8088/tcore/decode/opcode_deco/src<0>1_1146 ;
  wire \s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/n0121 ;
  wire \s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_33_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/n0005 ;
  wire \s1/i8088/tcore/decode/opcode_deco/n0215 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n0808 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n0630 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n0838_1155 ;
  wire \s1/i8088/tcore/decode/opcode_deco/_n0813 ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_140_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/dm ;
  wire \s1/i8088/tcore/decode/opcode_deco/regm[2]_GND_13_o_wide_mux_118_OUT<8> ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_142_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_149_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_152_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_157_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_155_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_209_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_194_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_187_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_162_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_202_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_198_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_184_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_183_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_181_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_179_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_177_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_161_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_158_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_215_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_204_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_156_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_224_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_223_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_211_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_206_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_174_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_169_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_165_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_164_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_148_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_189_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_182_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_180_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_178_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_176_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_160_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_144_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_143_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_141_o ;
  wire \s1/i8088/tcore/decode/opcode_deco/sm ;
  wire \s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[0] ;
  wire \s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[2] ;
  wire \s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[3] ;
  wire \s1/i8088/tcore/exec/alu_word ;
  wire \s1/i8088/tcore/exec/wr_reg ;
  wire \s1/i8088/tcore/exec/omemalu[7] ;
  wire \s1/i8088/tcore/exec/omemalu[10] ;
  wire \s1/i8088/tcore/exec/omemalu[11] ;
  wire \s1/i8088/tcore/exec/omemalu[12] ;
  wire \s1/i8088/tcore/exec/omemalu[13] ;
  wire \s1/i8088/tcore/exec/omemalu[14] ;
  wire \s1/i8088/tcore/exec/omemalu[15] ;
  wire \s1/i8088/tcore/exec/wr_high ;
  wire \s1/i8088/tcore/exec/dive ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out13_1293 ;
  wire \s1/i8088/tcore/exec/alu/arlog/Mmux_o151 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_3_1295 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_4_1296 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_31_1297 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_41_1298 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_32_1299 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_42_1300 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_33_1301 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_43_1302 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_34_1303 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_44_1304 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_35_1305 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_45_1306 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_36_1307 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_46_1308 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_37_1309 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out_47_1310 ;
  wire \s1/i8088/tcore/exec/alu/arlog/cfoadd ;
  wire \s1/i8088/tcore/exec/alu/arlog/ci ;
  wire \s1/i8088/tcore/exec/alu/arlog/log ;
  wire \s1/i8088/tcore/exec/alu/addsub/cfoadd ;
  wire \s1/i8088/tcore/exec/alu/addsub/xs ;
  wire \s1/i8088/tcore/exec/alu/addsub/ys ;
  wire \s1/i8088/tcore/exec/alu/addsub/ci ;
  wire \s1/i8088/tcore/exec/alu/flags_unchanged_1398 ;
  wire \s1/i8088/tcore/exec/alu/cf_rot ;
  wire \s1/i8088/tcore/exec/alu/rot[0] ;
  wire \s1/i8088/tcore/exec/alu/rot[2] ;
  wire \s1/i8088/tcore/exec/alu/rot[4] ;
  wire \s1/i8088/tcore/exec/alu/rot[5] ;
  wire \s1/i8088/tcore/exec/alu/rot[6] ;
  wire \s1/i8088/tcore/exec/alu/rot[7] ;
  wire \s1/i8088/tcore/exec/alu/rot[14] ;
  wire \s1/i8088/tcore/exec/alu/rot[15] ;
  wire \s1/i8088/tcore/exec/alu/cf_mul ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc21 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[32] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/bs ;
  wire \s1/i8088/tcore/exec/alu/muldiv/as ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[8] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[9] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[10] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[11] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[12] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[13] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[14] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/zi[15] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/ovf_1476 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<14>_1591 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<13>_1592 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<12>_1593 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<11>_1594 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<10>_1595 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<9>_1596 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<8>_1597 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<7>_1598 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<6>_1599 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<5>_1600 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<4>_1601 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<3>_1602 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<2>_1603 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<1>_1604 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<0>_1605 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<30>_1606 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<29>_1607 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<28>_1608 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<27>_1609 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<26>_1610 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<25>_1611 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<24>_1612 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<23>_1613 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<22>_1614 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<21>_1615 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<20>_1616 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<19>_1617 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<18>_1618 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<17>_1619 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<16>_1620 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<15>_1621 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<14>_1622 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<13>_1623 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<12>_1624 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<11>_1625 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<10>_1626 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<9>_1627 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<8>_1628 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<7>_1629 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<6>_1630 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<5>_1631 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<4>_1632 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<3>_1633 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<2>_1634 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<1>_1635 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<0>_1636 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_lut<0>_1637 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<0> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<33>_1962 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>_1963 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>_1964 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>_1965 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>_1966 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>_1967 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>_1968 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>_1969 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>_1970 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>_1971 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>_1972 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>_1973 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>_1974 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>_1975 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>_1976 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>_1977 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>_1978 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>_1979 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>_1980 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>_1981 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>_1982 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>_1983 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>_1984 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>_1985 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>_1986 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>_1987 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>_1988 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>_1989 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>_1990 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>_1991 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>_1992 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>_1993 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>_1994 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>_1995 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>_1996 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>_1997 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>_1998 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>_1999 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>_2000 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>_2001 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>_2002 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>_2003 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>_2004 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>_2005 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>_2006 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>_2007 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>_2008 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>_2009 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>_2010 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>_2011 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>_2012 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>_2013 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>_2014 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>_2015 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>_2016 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>_2017 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>_2018 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>_2019 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>_2020 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>_2021 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>_2022 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>_2023 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>_2024 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>_2025 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>_2026 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<0>_2028 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<34>_2029 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<33>_2030 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>_2031 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>_2032 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>_2033 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>_2034 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>_2035 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>_2036 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>_2037 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>_2038 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>_2039 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>_2040 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>_2041 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>_2042 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>_2043 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>_2044 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>_2045 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>_2046 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>_2047 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>_2048 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>_2049 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>_2050 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>_2051 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>_2052 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>_2053 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>_2054 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>_2055 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>_2056 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>_2057 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>_2058 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>_2059 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>_2060 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>_2061 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>_2062 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>_2063 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>_2064 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>_2065 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>_2066 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>_2067 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>_2068 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>_2069 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>_2070 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>_2071 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>_2072 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>_2073 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>_2074 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>_2075 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>_2076 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>_2077 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>_2078 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>_2079 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>_2080 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>_2081 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>_2082 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>_2083 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>_2084 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>_2085 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>_2086 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>_2087 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>_2088 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>_2089 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>_2090 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>_2091 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>_2092 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<1>_2093 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<0>_2095 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<34>_2096 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<33>_2097 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>_2098 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>_2099 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>_2100 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>_2101 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>_2102 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>_2103 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>_2104 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>_2105 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>_2106 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>_2107 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>_2108 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>_2109 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>_2110 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>_2111 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>_2112 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>_2113 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>_2114 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>_2115 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>_2116 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>_2117 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>_2118 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>_2119 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>_2120 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>_2121 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>_2122 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>_2123 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>_2124 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>_2125 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>_2126 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>_2127 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>_2128 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>_2129 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>_2130 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>_2131 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>_2132 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>_2133 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>_2134 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>_2135 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>_2136 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>_2137 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>_2138 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>_2139 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>_2140 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>_2141 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>_2142 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>_2143 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>_2144 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>_2145 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>_2146 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>_2147 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>_2148 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>_2149 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>_2150 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>_2151 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>_2152 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>_2153 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>_2154 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>_2155 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>_2156 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>_2157 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<2>_2158 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<1>_2159 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<0>_2161 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<32>_2162 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<31>_2163 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>_2164 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>_2165 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>_2166 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>_2167 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>_2168 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>_2169 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>_2170 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>_2171 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>_2172 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>_2173 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>_2174 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>_2175 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>_2176 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>_2177 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>_2178 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>_2179 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>_2180 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>_2181 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>_2182 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>_2183 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>_2184 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>_2185 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>_2186 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>_2187 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>_2188 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>_2189 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>_2190 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>_2191 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>_2192 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<34>_2193 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<33>_2194 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>_2195 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>_2196 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>_2197 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>_2198 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>_2199 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>_2200 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>_2201 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>_2202 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>_2203 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>_2204 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>_2205 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>_2206 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>_2207 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>_2208 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>_2209 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>_2210 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>_2211 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>_2212 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>_2213 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>_2214 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>_2215 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>_2216 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>_2217 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>_2218 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>_2219 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>_2220 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>_2221 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>_2222 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>_2223 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>_2224 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>_2225 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>_2226 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>_2227 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>_2228 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>_2229 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>_2230 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>_2231 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>_2232 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>_2233 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>_2234 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>_2235 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>_2236 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>_2237 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>_2238 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>_2239 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>_2240 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>_2241 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>_2242 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>_2243 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>_2244 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>_2245 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>_2246 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>_2247 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>_2248 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>_2249 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>_2250 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>_2251 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>_2252 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<3>_2253 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<2>_2254 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<1>_2255 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<0>_2257 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<34>_2258 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<33>_2259 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>_2260 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>_2261 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>_2262 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>_2263 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>_2264 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>_2265 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>_2266 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>_2267 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>_2268 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>_2269 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>_2270 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>_2271 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>_2272 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>_2273 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>_2274 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>_2275 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>_2276 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>_2277 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>_2278 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>_2279 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>_2280 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>_2281 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>_2282 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>_2283 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>_2284 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>_2285 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>_2286 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>_2287 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>_2288 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>_2289 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>_2290 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>_2291 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>_2292 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>_2293 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>_2294 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>_2295 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>_2296 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>_2297 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>_2298 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>_2299 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>_2300 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>_2301 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>_2302 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>_2303 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>_2304 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>_2305 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>_2306 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>_2307 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>_2308 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>_2309 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>_2310 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>_2311 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>_2312 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>_2313 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>_2314 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>_2315 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<4>_2316 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<3>_2317 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<2>_2318 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<1>_2319 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<0>_2321 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<34>_2322 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<33>_2323 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>_2324 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>_2325 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>_2326 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>_2327 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>_2328 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>_2329 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>_2330 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>_2331 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>_2332 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>_2333 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>_2334 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>_2335 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>_2336 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>_2337 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>_2338 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>_2339 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>_2340 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>_2341 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>_2342 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>_2343 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>_2344 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>_2345 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>_2346 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>_2347 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>_2348 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>_2349 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>_2350 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>_2351 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>_2352 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>_2353 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>_2354 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>_2355 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>_2356 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>_2357 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>_2358 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>_2359 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>_2360 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>_2361 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>_2362 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>_2363 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>_2364 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>_2365 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>_2366 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>_2367 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>_2368 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>_2369 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>_2370 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>_2371 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>_2372 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>_2373 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>_2374 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>_2375 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<6>_2376 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<5>_2377 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<4>_2378 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<3>_2379 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<2>_2380 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<1>_2381 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<0>_2383 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<34>_2384 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<33>_2385 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>_2386 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>_2387 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>_2388 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>_2389 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>_2390 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>_2391 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>_2392 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>_2393 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>_2394 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>_2395 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>_2396 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>_2397 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>_2398 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>_2399 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>_2400 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>_2401 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>_2402 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>_2403 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>_2404 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>_2405 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>_2406 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>_2407 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>_2408 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>_2409 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>_2410 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>_2411 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>_2412 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>_2413 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>_2414 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>_2415 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>_2416 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>_2417 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>_2418 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>_2419 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>_2420 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>_2421 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>_2422 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>_2423 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>_2424 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>_2425 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>_2426 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>_2427 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>_2428 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>_2429 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>_2430 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>_2431 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>_2432 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>_2433 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>_2434 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>_2435 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<7>_2436 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<6>_2437 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<5>_2438 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<4>_2439 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<3>_2440 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<2>_2441 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<1>_2442 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<0>_2444 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<34>_2445 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<33>_2446 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>_2447 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>_2448 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>_2449 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>_2450 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>_2451 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>_2452 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>_2453 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>_2454 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>_2455 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>_2456 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>_2457 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>_2458 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>_2459 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>_2460 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>_2461 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>_2462 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>_2463 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>_2464 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>_2465 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>_2466 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>_2467 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>_2468 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>_2469 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>_2470 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>_2471 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>_2472 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>_2473 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>_2474 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>_2475 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>_2476 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>_2477 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>_2478 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>_2479 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>_2480 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>_2481 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>_2482 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>_2483 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>_2484 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>_2485 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>_2486 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>_2487 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>_2488 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>_2489 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>_2490 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>_2491 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>_2492 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>_2493 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>_2494 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>_2495 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>_2496 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>_2497 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>_2498 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>_2499 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>_2500 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<5>_2501 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<4>_2502 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<3>_2503 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<2>_2504 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<1>_2505 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<0>_2507 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<34>_2508 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<33>_2509 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>_2510 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>_2511 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>_2512 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>_2513 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>_2514 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>_2515 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>_2516 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>_2517 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>_2518 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>_2519 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>_2520 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>_2521 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>_2522 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>_2523 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>_2524 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>_2525 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>_2526 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>_2527 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>_2528 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>_2529 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>_2530 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>_2531 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>_2532 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>_2533 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>_2534 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>_2535 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>_2536 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>_2537 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>_2538 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>_2539 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>_2540 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>_2541 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>_2542 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>_2543 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>_2544 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>_2545 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>_2546 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>_2547 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>_2548 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>_2549 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>_2550 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>_2551 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>_2552 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>_2553 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>_2554 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>_2555 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>_2556 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>_2557 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<8>_2558 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<7>_2559 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<6>_2560 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<5>_2561 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<4>_2562 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<3>_2563 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<2>_2564 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<1>_2565 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<1> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<0>_2567 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<34>_2568 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<33>_2569 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>_2570 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>_2571 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>_2572 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>_2573 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>_2574 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>_2575 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>_2576 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>_2577 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>_2578 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>_2579 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>_2580 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>_2581 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>_2582 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>_2583 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>_2584 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>_2585 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>_2586 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>_2587 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>_2588 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>_2589 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>_2590 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>_2591 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>_2592 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>_2593 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>_2594 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>_2595 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>_2596 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>_2597 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>_2598 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>_2599 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>_2600 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>_2601 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>_2602 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>_2603 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>_2604 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>_2605 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>_2606 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>_2607 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>_2608 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>_2609 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>_2610 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>_2611 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>_2612 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>_2613 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>_2614 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>_2615 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<9>_2617 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<8>_2618 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<7>_2619 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<6>_2620 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<5>_2621 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<4>_2622 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<3>_2623 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<2>_2624 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<1>_2625 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<0>_2626 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<34>_2627 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<33>_2628 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>_2629 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>_2630 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>_2631 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>_2632 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>_2633 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>_2634 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>_2635 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>_2636 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>_2637 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>_2638 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>_2639 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>_2640 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>_2641 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>_2642 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>_2643 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>_2644 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>_2645 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>_2646 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>_2647 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>_2648 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>_2649 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>_2650 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>_2651 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>_2652 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>_2653 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>_2654 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>_2655 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>_2656 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>_2657 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>_2658 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>_2659 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>_2660 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>_2661 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>_2662 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>_2663 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>_2664 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>_2665 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>_2666 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>_2667 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>_2668 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>_2669 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>_2670 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<11>_2671 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<10>_2672 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<9>_2674 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<8>_2675 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<7>_2676 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<6>_2677 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<5>_2678 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<4>_2679 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<3>_2680 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<2>_2681 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<1>_2682 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<0>_2683 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<34>_2684 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<33>_2685 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>_2686 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>_2687 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>_2688 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>_2689 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>_2690 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>_2691 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>_2692 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>_2693 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>_2694 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>_2695 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>_2696 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>_2697 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>_2698 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>_2699 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>_2700 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>_2701 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>_2702 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>_2703 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>_2704 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>_2705 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>_2706 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>_2707 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>_2708 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>_2709 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>_2710 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>_2711 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>_2712 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>_2713 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>_2714 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>_2715 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>_2716 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>_2717 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>_2718 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>_2719 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>_2720 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>_2721 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>_2722 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>_2723 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>_2724 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>_2725 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<12>_2726 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<11>_2727 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<10>_2728 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<9>_2730 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<8>_2731 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<7>_2732 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<6>_2733 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<5>_2734 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<4>_2735 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<3>_2736 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<2>_2737 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<1>_2738 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<0>_2739 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<34>_2740 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<33>_2741 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>_2742 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>_2743 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>_2744 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>_2745 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>_2746 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>_2747 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>_2748 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>_2749 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>_2750 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>_2751 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>_2752 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>_2753 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>_2754 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>_2755 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>_2756 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>_2757 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>_2758 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>_2759 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>_2760 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>_2761 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>_2762 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>_2763 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>_2764 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>_2765 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>_2766 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>_2767 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>_2768 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>_2769 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>_2770 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>_2771 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>_2772 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>_2773 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>_2774 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>_2775 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>_2776 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>_2777 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>_2778 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>_2779 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>_2780 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>_2781 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>_2782 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>_2783 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>_2784 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>_2785 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<10>_2786 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<9>_2788 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<8>_2789 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<7>_2790 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<6>_2791 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<5>_2792 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<4>_2793 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<3>_2794 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<2>_2795 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<1>_2796 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<0>_2797 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<34>_2798 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<33>_2799 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>_2800 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>_2801 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>_2802 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>_2803 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>_2804 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>_2805 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>_2806 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>_2807 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>_2808 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>_2809 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>_2810 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>_2811 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>_2812 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>_2813 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>_2814 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>_2815 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>_2816 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>_2817 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>_2818 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>_2819 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>_2820 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>_2821 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>_2822 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>_2823 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>_2824 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>_2825 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>_2826 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>_2827 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>_2828 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>_2829 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>_2830 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>_2831 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>_2832 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>_2833 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>_2834 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>_2835 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>_2836 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>_2837 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<13>_2838 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<12>_2839 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<11>_2840 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<10>_2841 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<9>_2843 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<8>_2844 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<7>_2845 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<6>_2846 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<5>_2847 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<4>_2848 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<3>_2849 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<2>_2850 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<1>_2851 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<0>_2852 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<34>_2853 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<33>_2854 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>_2855 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>_2856 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>_2857 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>_2858 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>_2859 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>_2860 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>_2861 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>_2862 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>_2863 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>_2864 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>_2865 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>_2866 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>_2867 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>_2868 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>_2869 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>_2870 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>_2871 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>_2872 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>_2873 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>_2874 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>_2875 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>_2876 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>_2877 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>_2878 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>_2879 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>_2880 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>_2881 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>_2882 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>_2883 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>_2884 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>_2885 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>_2886 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>_2887 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>_2888 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>_2889 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>_2890 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<14>_2891 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<13>_2892 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<12>_2893 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<11>_2894 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<10>_2895 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<9>_2897 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<8>_2898 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<7>_2899 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<6>_2900 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<5>_2901 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<4>_2902 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<3>_2903 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<2>_2904 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<1>_2905 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<0>_2906 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<33>_2907 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<32>_2908 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>_2909 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>_2910 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>_2911 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>_2912 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>_2913 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>_2914 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>_2915 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>_2916 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>_2917 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>_2918 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>_2919 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>_2920 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>_2921 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>_2922 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>_2923 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>_2924 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>_2925 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>_2926 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>_2927 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>_2928 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>_2929 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>_2930 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>_2931 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>_2932 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>_2933 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>_2934 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>_2935 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>_2936 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>_2937 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>_2938 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>_2939 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<7>_2940 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<7>_2941 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi7_2942 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<6>_2943 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<6>_2944 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi6_2945 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<5>_2946 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<5>_2947 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi5_2948 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<4>_2949 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<4>_2950 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi4_2951 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<3>_2952 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<3>_2953 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi3_2954 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<2>_2955 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<2>_2956 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi2_2957 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<1>_2958 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<1>_2959 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi1_2960 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<0>_2961 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<0>_2962 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi_2963 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<34>_2964 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<33>_2965 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<33>_2966 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<32>_2967 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>_2968 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>_2969 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>_2970 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>_2971 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>_2972 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>_2973 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>_2974 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>_2975 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>_2976 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>_2977 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>_2978 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>_2979 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>_2980 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>_2981 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>_2982 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>_2983 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>_2984 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>_2985 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>_2986 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>_2987 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>_2988 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>_2989 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>_2990 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>_2991 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>_2992 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>_2993 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>_2994 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>_2995 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>_2996 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>_2997 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>_2998 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>_2999 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<15>_3000 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<14>_3001 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<13>_3002 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<12>_3003 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<11>_3004 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<10>_3005 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<9>_3007 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<8>_3008 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<7>_3009 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<6>_3010 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<5>_3011 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<4>_3012 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<3>_3013 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<2>_3014 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<1>_3015 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<0>_3016 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_INV_346_o ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<4> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<5> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<6> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<7> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<16> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<33> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<17> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<18> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<19> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<20> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<21> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<22> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<23> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<24> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<25> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<26> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<27> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<28> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<29> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<30> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<31> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<32> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<34> ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_3474 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_3475 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_3476 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_3477 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_3478 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_3479 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_3480 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_3481 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_3482 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_3483 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_3484 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_3485 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_3486 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_3487 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_3488 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32_3489 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[33] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[32] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[31] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[30] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[29] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[28] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[27] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[26] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[25] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[24] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[23] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[22] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[21] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[20] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[19] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[18] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[17] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[16] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[15] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[14] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[13] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[12] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[11] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[10] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[9] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[8] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[7] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[6] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[5] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[4] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[3] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[2] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<1>_0_3524 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<2>_0_3525 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<3>_0_3526 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<4>_0_3527 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<5>_0_3528 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<6>_0_3529 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<7>_0_3530 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<8>_0_3531 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<9>_0_3532 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<10>_0_3533 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<11>_0_3534 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<12>_0_3535 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<13>_0_3536 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<14>_0_3537 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<15>_0_3538 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<16>_0_3539 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2_3540 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3_3541 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4_3542 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5_3543 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6_3544 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7_3545 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8_3546 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9_3547 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10_3548 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11_3549 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12_3550 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13_3551 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14_3552 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15_3553 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16_3554 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17_3555 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18_3556 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19_3557 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20_3558 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21_3559 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22_3560 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23_3561 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24_3562 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25_3563 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26_3564 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27_3565 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28_3566 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29_3567 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30_3568 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31_3569 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32_3570 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_33_3571 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3_3573 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4_3574 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5_3575 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6_3576 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7_3577 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8_3578 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9_3579 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10_3580 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11_3581 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12_3582 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13_3583 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14_3584 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15_3585 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16_3586 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17_3587 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18_3588 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19_3589 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20_3590 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21_3591 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22_3592 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23_3593 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24_3594 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25_3595 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26_3596 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27_3597 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28_3598 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29_3599 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30_3600 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31_3601 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32_3602 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_33_3603 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4_3605 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5_3606 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6_3607 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7_3608 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8_3609 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9_3610 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10_3611 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11_3612 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12_3613 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13_3614 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14_3615 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15_3616 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16_3617 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17_3618 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18_3619 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19_3620 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20_3621 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21_3622 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22_3623 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23_3624 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24_3625 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25_3626 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26_3627 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27_3628 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28_3629 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29_3630 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30_3631 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31_3632 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32_3633 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_33_3634 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5_3636 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6_3637 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7_3638 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8_3639 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9_3640 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10_3641 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11_3642 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12_3643 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13_3644 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14_3645 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15_3646 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16_3647 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17_3648 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18_3649 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19_3650 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20_3651 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21_3652 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22_3653 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23_3654 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24_3655 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25_3656 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26_3657 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27_3658 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28_3659 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29_3660 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30_3661 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31_3662 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32_3663 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_33_3664 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6_3666 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7_3667 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8_3668 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9_3669 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10_3670 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11_3671 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12_3672 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13_3673 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14_3674 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15_3675 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16_3676 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17_3677 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18_3678 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19_3679 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20_3680 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21_3681 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22_3682 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23_3683 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24_3684 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25_3685 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26_3686 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27_3687 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28_3688 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29_3689 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30_3690 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31_3691 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32_3692 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_33_3693 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7_3695 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8_3696 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9_3697 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10_3698 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11_3699 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12_3700 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13_3701 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14_3702 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15_3703 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16_3704 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17_3705 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18_3706 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19_3707 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20_3708 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21_3709 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22_3710 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23_3711 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24_3712 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25_3713 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26_3714 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27_3715 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28_3716 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29_3717 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30_3718 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31_3719 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32_3720 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_33_3721 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8_3723 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9_3724 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10_3725 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11_3726 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12_3727 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13_3728 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14_3729 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15_3730 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16_3731 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17_3732 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18_3733 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19_3734 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20_3735 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21_3736 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22_3737 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23_3738 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24_3739 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25_3740 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26_3741 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27_3742 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28_3743 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29_3744 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30_3745 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31_3746 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32_3747 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_33_3748 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9_3750 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10_3751 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11_3752 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12_3753 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13_3754 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14_3755 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15_3756 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16_3757 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17_3758 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18_3759 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19_3760 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20_3761 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21_3762 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22_3763 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23_3764 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24_3765 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25_3766 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26_3767 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27_3768 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28_3769 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29_3770 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30_3771 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31_3772 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32_3773 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_33_3774 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10_3776 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11_3777 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12_3778 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13_3779 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14_3780 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15_3781 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16_3782 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17_3783 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18_3784 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19_3785 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20_3786 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21_3787 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22_3788 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23_3789 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24_3790 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25_3791 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26_3792 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27_3793 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28_3794 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29_3795 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30_3796 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31_3797 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32_3798 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_33_3799 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11_3801 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12_3802 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13_3803 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14_3804 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15_3805 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16_3806 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17_3807 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18_3808 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19_3809 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20_3810 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21_3811 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22_3812 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23_3813 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24_3814 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25_3815 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26_3816 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27_3817 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28_3818 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29_3819 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30_3820 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31_3821 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32_3822 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_33_3823 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12_3825 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13_3826 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14_3827 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15_3828 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16_3829 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17_3830 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18_3831 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19_3832 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20_3833 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21_3834 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22_3835 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23_3836 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24_3837 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25_3838 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26_3839 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27_3840 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28_3841 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29_3842 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30_3843 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31_3844 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32_3845 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_33_3846 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13_3848 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14_3849 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15_3850 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16_3851 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17_3852 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18_3853 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19_3854 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20_3855 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21_3856 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22_3857 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23_3858 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24_3859 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25_3860 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26_3861 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27_3862 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28_3863 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29_3864 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30_3865 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31_3866 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32_3867 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_33_3868 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14_3870 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15_3871 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16_3872 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17_3873 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18_3874 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19_3875 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20_3876 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21_3877 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22_3878 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23_3879 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24_3880 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25_3881 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26_3882 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27_3883 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28_3884 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29_3885 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30_3886 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31_3887 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32_3888 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_33_3889 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15_3891 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16_3892 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17_3893 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18_3894 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19_3895 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20_3896 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21_3897 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22_3898 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23_3899 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24_3900 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25_3901 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26_3902 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27_3903 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28_3904 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29_3905 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30_3906 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31_3907 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32_3908 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_33_3909 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16_3911 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17_3912 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18_3913 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19_3914 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20_3915 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21_3916 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22_3917 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23_3918 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24_3919 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25_3920 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26_3921 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27_3922 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28_3923 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29_3924 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30_3925 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31_3926 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32_3927 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_33_3928 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17_3930 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18_3931 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19_3932 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20_3933 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21_3934 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22_3935 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23_3936 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24_3937 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25_3938 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26_3939 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27_3940 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28_3941 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29_3942 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30_3943 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31_3944 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32_3945 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17_3946 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18_3947 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19_3948 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20_3949 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21_3950 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22_3951 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23_3952 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24_3953 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25_3954 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26_3955 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27_3956 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28_3957 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29_3958 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30_3959 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31_3960 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32_3961 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17_3962 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18_3963 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19_3964 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20_3965 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21_3966 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22_3967 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23_3968 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24_3969 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25_3970 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26_3971 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27_3972 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28_3973 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29_3974 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30_3975 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31_3976 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32_3977 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17_3978 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18_3979 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19_3980 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20_3981 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21_3982 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22_3983 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23_3984 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24_3985 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25_3986 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26_3987 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27_3988 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28_3989 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29_3990 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30_3991 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31_3992 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32_3993 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17_3994 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18_3995 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19_3996 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20_3997 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21_3998 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22_3999 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23_4000 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24_4001 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25_4002 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26_4003 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27_4004 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28_4005 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29_4006 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30_4007 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31_4008 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32_4009 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17_4010 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18_4011 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19_4012 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20_4013 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21_4014 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22_4015 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23_4016 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24_4017 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25_4018 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26_4019 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27_4020 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28_4021 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29_4022 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30_4023 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31_4024 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32_4025 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17_4026 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18_4027 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19_4028 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20_4029 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21_4030 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22_4031 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23_4032 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24_4033 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25_4034 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26_4035 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27_4036 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28_4037 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29_4038 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30_4039 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31_4040 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32_4041 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17_4042 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18_4043 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19_4044 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20_4045 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21_4046 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22_4047 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23_4048 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24_4049 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25_4050 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26_4051 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27_4052 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28_4053 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29_4054 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30_4055 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31_4056 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32_4057 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17_4058 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18_4059 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19_4060 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20_4061 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21_4062 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22_4063 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23_4064 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24_4065 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25_4066 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26_4067 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27_4068 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28_4069 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29_4070 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30_4071 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31_4072 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32_4073 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17_4074 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18_4075 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19_4076 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20_4077 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21_4078 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22_4079 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23_4080 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24_4081 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25_4082 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26_4083 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27_4084 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28_4085 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29_4086 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30_4087 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31_4088 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32_4089 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17_4090 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18_4091 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19_4092 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20_4093 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21_4094 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22_4095 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23_4096 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24_4097 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25_4098 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26_4099 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27_4100 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28_4101 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29_4102 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30_4103 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31_4104 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32_4105 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17_4106 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18_4107 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19_4108 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20_4109 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21_4110 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22_4111 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23_4112 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24_4113 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25_4114 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26_4115 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27_4116 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28_4117 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29_4118 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30_4119 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31_4120 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32_4121 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17_4122 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18_4123 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19_4124 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20_4125 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21_4126 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22_4127 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23_4128 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24_4129 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25_4130 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26_4131 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27_4132 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28_4133 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29_4134 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30_4135 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31_4136 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32_4137 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17_4138 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18_4139 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19_4140 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20_4141 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21_4142 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22_4143 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23_4144 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24_4145 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25_4146 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26_4147 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27_4148 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28_4149 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29_4150 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30_4151 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31_4152 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32_4153 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17_4154 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18_4155 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19_4156 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20_4157 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21_4158 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22_4159 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23_4160 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24_4161 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25_4162 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26_4163 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27_4164 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28_4165 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29_4166 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30_4167 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31_4168 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32_4169 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17_4170 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18_4171 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19_4172 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20_4173 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21_4174 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22_4175 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23_4176 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24_4177 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25_4178 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26_4179 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27_4180 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28_4181 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29_4182 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30_4183 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31_4184 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32_4185 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_17_4186 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_18_4187 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_19_4188 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_20_4189 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_21_4190 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_22_4191 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_23_4192 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_24_4193 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_25_4194 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_26_4195 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_27_4196 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_28_4197 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_29_4198 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_30_4199 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_31_4200 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_32_4201 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_3_4203 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_4_4204 ;
  wire \s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ;
  wire \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas711 ;
  wire \s1/i8088/tcore/exec/alu/conv/Mmux_cfo12 ;
  wire \s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out142 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out141 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_21_o_sub_13_OUT_lut<6> ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_21_o_sub_13_OUT_cy<5> ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_21_o_add_8_OUT_cy<5> ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[7]_GND_21_o_add_6_OUT_cy<6> ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<14>_4472 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<13>_4473 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<12>_4474 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<11>_4475 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<10>_4476 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<9>_4477 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<8>_4478 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<8>_4479 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<7>_4480 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<6>_4481 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<5>_4482 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<4>_4483 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<3>_4484 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<2>_4485 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<1>_4486 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<15>_4487 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<14>_4488 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<14>_4489 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<13>_4490 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<13>_4491 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<12>_4492 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<12>_4493 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<11>_4494 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<11>_4495 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<10>_4496 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<10>_4497 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<9>_4498 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<9>_4499 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<8>_4500 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<7>_4501 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<7>_4502 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<6>_4503 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<6>_4504 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<5>_4505 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<5>_4506 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<4>_4507 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<4>_4508 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<3>_4509 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<2>_4510 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<1>_4511 ;
  wire \s1/i8088/tcore/exec/alu/conv/dcond ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<1> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<2> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<3> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<8> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<9> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<10> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<11> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<12> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<13> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<14> ;
  wire \s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<15> ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1181 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41932 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1521 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4411 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43831 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4315_4543 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4124 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4123 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1111 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4122 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13_4548 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh851_4549 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4311_4550 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1372 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1112 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o3 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh711 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh701 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh691 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh291 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh321 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh311_4559 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh301_4560 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh331 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh151 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh121 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1110 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4182 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4112 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1071 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1261 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4171 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_35_o_equal_8_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_4_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_5_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_6_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_7_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_2_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_3_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_1_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_2128_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_2130_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_2133_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_2137_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_2142_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_2148_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_2155_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2164_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2173_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2183_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2194_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2206_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2219_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/x[13]_x[12]_MUX_2233_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o_mmx_out ;
  wire \s1/i8088/tcore/exec/alu/shrot/word_op_mmx_out ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh155 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh140 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh138 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<4>1 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<3>1 ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<2>1 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh129 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh127 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh126 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh125 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh124 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh123 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh122 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh110 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh108 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh107 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh106 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh105 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh104 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh93 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh67 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh66 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh65 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh64 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh63 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh62 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh61 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh60 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh59 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh58 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh57 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh12 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh8 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Sh1 ;
  wire \s1/i8088/tcore/exec/alu/shrot/_n0159 ;
  wire \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_34_o_LessThan_17_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_10_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/_n0163 ;
  wire \s1/i8088/tcore/exec/alu/shrot/_n0156 ;
  wire \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_34_o_LessThan_14_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_7_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/unchanged ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o ;
  wire \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_29_o ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o121 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o11 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ;
  wire \s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_4698 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_5_4699 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_4700 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_51_4701 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_6_4702 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_4703 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_41_4704 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_52_4705 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f71_4706 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_53_4707 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61_4708 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f71_4709 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_42_4710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_54_4711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f72_4712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_55_4713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62_4714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f72_4715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_43_4716 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_56_4717 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_57_4719 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63_4720 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_44_4722 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_58_4723 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_59_4725 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64_4726 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_45_4728 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_510_4729 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_511_4731 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65_4732 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_46_4734 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_512_4735 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_513_4737 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_47_4740 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_514_4741 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_515_4743 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_67_4744 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_48_4746 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_516_4747 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_517_4749 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_68_4750 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_49_4752 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_518_4753 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_519_4755 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_69_4756 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_410_4758 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_520_4759 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_521_4761 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_610_4762 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_411_4764 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_522_4765 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_523_4767 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_611_4768 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_412_4770 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_524_4771 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_525_4773 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_612_4774 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_413_4776 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_526_4777 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_527_4779 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_613_4780 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_414_4782 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_528_4783 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_529_4785 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614_4786 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_415_4788 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_530_4789 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_531_4791 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615_4792 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f715 ;
  wire \s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_4795 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_4796 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4811 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4812 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f71_4813 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f71_4814 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f72_4815 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72_4816 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_5 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_4827 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_51 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_6 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_4830 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_41_4831 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_52_4832 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_53_4834 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_42_4836 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_54_4837 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_55_4839 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_43_4841 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_56_4842 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_57_4844 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_44_4846 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_58_4847 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_59_4849 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_45_4851 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_510_4852 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_511_4854 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_46_4856 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_512_4857 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_513_4859 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66_4860 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_47 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_514 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_515 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_67 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_48 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_516 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_517 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_68 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_49 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_518 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_519 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_69 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_410 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_520 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_521 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_610 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_411 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_522 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_523 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_611 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_412 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_524 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_525 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_612 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_413 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_526 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_527 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_613 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_414_4904 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_528_4905 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_529_4907 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_415_4909 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_530_4910 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_531_4912 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4914 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4915 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f71_4916 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f71_4917 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f72_4918 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f72_4919 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_5 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_4933 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_51 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_6 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_4936 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_41_4937 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_52_4938 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_53_4940 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4941 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f71 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_42_4943 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_54_4944 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_55_4946 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4947 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f72 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_43_4949 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_56_4950 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_57_4952 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4953 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f73 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_44_4955 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_58_4956 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_59_4958 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4959 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f74 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_45_4961 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_510_4962 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_511_4964 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4965 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f75 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_46_4967 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_512_4968 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_513_4970 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f76 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_47 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_514 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_515 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_67 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f77 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_48 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_516 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_517 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_68 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_49 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_518 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_519 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_69 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_410 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_520 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_521 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_610 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_411 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_522 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_523 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_611 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_412 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_524 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_525 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_612 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_413 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_526 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_527 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_613 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_414_5015 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_528_5016 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_529_5018 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_5019 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_415_5021 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_530_5022 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_531_5024 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_5025 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f715 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>_5035 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>_5036 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>_5037 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>_5038 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>_5039 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>_5040 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>_5041 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>_5042 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<16> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<17> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<18> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<19> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<20> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<21> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<22> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<23> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>_5051 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>_5052 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>_5053 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>_5054 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>_5055 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>_5056 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>_5057 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>_5058 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<48> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<49> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<50> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<51> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<52> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<53> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<54> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<55> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>_5067 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>_5068 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>_5069 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>_5070 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>_5071 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>_5072 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>_5073 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>_5074 ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<64> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<65> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<66> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<67> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<68> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<69> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<70> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<71> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<72> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<73> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<74> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<75> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<76> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<77> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<78> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<79> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<80> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<81> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<82> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<83> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<84> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<85> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<86> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<87> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<88> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<89> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<90> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<91> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<92> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<93> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<94> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<95> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<96> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<97> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<98> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<99> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<105> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<106> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<107> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<108> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<109> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<110> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<111> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<112> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<116> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<117> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<118> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<119> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<120> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<121> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<122> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<123> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<124> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<125> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<126> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<127> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<128> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<129> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<130> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<131> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<132> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<133> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<134> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<135> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<136> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<137> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<138> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<139> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<140> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<141> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<142> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<143> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<144> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<145> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<146> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<147> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<148> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<149> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<150> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<151> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<152> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<153> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<154> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<155> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<156> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<157> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<158> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<159> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<160> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<161> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<162> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<163> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<164> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<165> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<166> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<167> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<168> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<169> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<170> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<171> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<172> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<173> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<174> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<175> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<176> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<177> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<178> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<179> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<180> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<181> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<182> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<183> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<184> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<185> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<186> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<187> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<188> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<189> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<190> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<191> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<192> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<193> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<194> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<195> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<196> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<197> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<198> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<199> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<200> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<201> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<202> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<203> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<204> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<205> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<206> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<207> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<208> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<209> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<210> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<211> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<212> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<213> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<214> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<215> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<216> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<217> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<218> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<219> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<220> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<221> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<222> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<223> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<240> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<241> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<242> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<243> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<244> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<245> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<246> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<247> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<248> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<249> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<250> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<251> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<252> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<253> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<254> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<255> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<8> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<9> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<10> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<11> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<12> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<13> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<14> ;
  wire \s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<15> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<8> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<9> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<10> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<11> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<12> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<13> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<14> ;
  wire \s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<15> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ;
  wire \s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[0]_MUX_3222_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[1]_MUX_3221_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[2]_MUX_3220_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[3]_MUX_3219_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[4]_MUX_3218_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[5]_MUX_3217_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[6]_MUX_3216_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[7]_MUX_3215_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[8]_MUX_3214_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[9]_MUX_3213_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[10]_MUX_3212_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[11]_MUX_3211_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[12]_MUX_3210_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[13]_MUX_3209_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[14]_MUX_3208_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_ip[15]_MUX_3207_o ;
  wire \s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ;
  wire \s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ;
  wire \s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ;
  wire \s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[16]_MUX_3206_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[17]_MUX_3205_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[18]_MUX_3204_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[19]_MUX_3203_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[20]_MUX_3202_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[21]_MUX_3201_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[22]_MUX_3200_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[23]_MUX_3199_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[24]_MUX_3198_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[25]_MUX_3197_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[26]_MUX_3196_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[27]_MUX_3195_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[28]_MUX_3194_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[29]_MUX_3193_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[30]_MUX_3192_o ;
  wire \s1/i8088/tcore/exec/regfile/r[15][15]_d[31]_MUX_3191_o ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ;
  wire \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_5601 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_5_5602 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_3_f7_5603 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_51_5604 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_6_5605 ;
  wire \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_f7_5606 ;
  wire \s1/i8088/tcore/exec/jmp_cond/cond[3]_zf_Mux_6_o ;
  wire \s1/i8088/tcore/exec/jmp_cond/cx[15]_reduce_or_1_o ;
  wire \s1/i8088/tcore/micro_data/Mmux_f12 ;
  wire \s1/i8088/tcore/micro_data/Mmux_f11_5610 ;
  wire \s1/i8088/tcore/micro_data/micro_o[46] ;
  wire \s1/i8088/tcore/micro_data/micro_o[47] ;
  wire \s1/i8088/tcore/micro_data/micro_o[48] ;
  wire \s1/i8088/tcore/micro_data/micro_o[43] ;
  wire \s1/i8088/tcore/micro_data/micro_o[44] ;
  wire \s1/i8088/tcore/micro_data/micro_o[41] ;
  wire \s1/i8088/tcore/micro_data/micro_o[42] ;
  wire \s1/i8088/tcore/micro_data/micro_o[39] ;
  wire \s1/i8088/tcore/micro_data/micro_o[40] ;
  wire \s1/i8088/tcore/micro_data/micro_o[37] ;
  wire \s1/i8088/tcore/micro_data/micro_o[38] ;
  wire \s1/i8088/tcore/micro_data/micro_o[36] ;
  wire \s1/i8088/tcore/micro_data/micro_o[26] ;
  wire \s1/i8088/tcore/micro_data/micro_o[27] ;
  wire \s1/i8088/tcore/micro_data/micro_o[28] ;
  wire \s1/i8088/tcore/micro_data/micro_o[20] ;
  wire \s1/i8088/tcore/micro_data/micro_o[14] ;
  wire \s1/i8088/tcore/micro_data/micro_o[15] ;
  wire \s1/i8088/tcore/micro_data/micro_o[16] ;
  wire \s1/i8088/tcore/micro_data/micro_o[17] ;
  wire \s1/i8088/tcore/micro_data/micro_o[10] ;
  wire \s1/i8088/tcore/micro_data/micro_o[11] ;
  wire \s1/i8088/tcore/micro_data/micro_o[12] ;
  wire \s1/i8088/tcore/micro_data/micro_o[13] ;
  wire \s1/i8088/tcore/micro_data/micro_o[6] ;
  wire \s1/i8088/tcore/micro_data/micro_o[7] ;
  wire \s1/i8088/tcore/micro_data/micro_o[8] ;
  wire \s1/i8088/tcore/micro_data/micro_o[9] ;
  wire \s1/i8088/tcore/micro_data/micro_o[2] ;
  wire \s1/i8088/tcore/micro_data/micro_o[3] ;
  wire \s1/i8088/tcore/micro_data/micro_o[4] ;
  wire \s1/i8088/tcore/micro_data/micro_o[5] ;
  wire \s1/i8088/tcore/micro_data/micro_o[1] ;
  wire \s1/i8088/ctrl_fsm/cnt/count[1]_GND_55_o_mux_2_OUT<1> ;
  wire \s1/i8088/ctrl_fsm/cnt/count[1]_GND_55_o_mux_2_OUT<0> ;
  wire \s1/i8088/ctrl_fsm/cnt/rst_inv ;
  wire \s1/i8088/ctrl_fsm/cnt/_n0014_inv ;
  wire \s1/i8088/ctrl_fsm/state_FSM_FFd1-In ;
  wire \s1/i8088/ctrl_fsm/state_FSM_FFd2-In_5649 ;
  wire \s1/i8284/Mcount_counter2_xor<2>12 ;
  wire \s1/i8284/Result<2>1_5663 ;
  wire \s1/i8284/Result<1>1 ;
  wire \s1/i8284/Result<0>1 ;
  wire \s1/i8284/counter[5]_PWR_3_o_equal_2_o ;
  wire \s1/i8284/counter[5]_GND_3_o_LessThan_10_o ;
  wire \s1/i8284/counter[5]_GND_3_o_LessThan_8_o ;
  wire \s1/i8284/counter2[2]_GND_3_o_LessThan_13_o ;
  wire \s2/td2/td5/q_5673 ;
  wire \s2/_n0068 ;
  wire \s2/b5_5675 ;
  wire \s2/clk_INV_540_o ;
  wire \s3/td0/td5/q_5677 ;
  wire \s3/td0/td10/q_5678 ;
  wire \s3/td0/td15/q_5679 ;
  wire \s3/td0/td20/q_5680 ;
  wire \s3/ls0/g1_g2_AND_691_o ;
  wire \s3/rasc ;
  wire \s3/td0/td25/q_5683 ;
  wire \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>1111 ;
  wire \s9/keyboard/keyinmod/b[7]_newdata_Select_16_o<7>11 ;
  wire \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>11 ;
  wire \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<4>11 ;
  wire \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<2>11 ;
  wire \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>11 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd10_5690 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd9_5691 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd8_5692 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd7_5693 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd6_5694 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd5_5695 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd4_5696 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd3_5697 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd11_5698 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd1_5699 ;
  wire \s9/keyboard/keyinmod/b_FSM_FFd2_5700 ;
  wire \s9/keyboard/state_FSM_FFd1_5701 ;
  wire \s9/keyboard/state_FSM_FFd2_5702 ;
  wire \s9/keyboard/state_FSM_FFd3_5703 ;
  wire \s9/keyboard/state_FSM_FFd3-In ;
  wire \s9/keyboard/state_FSM_FFd2-In1 ;
  wire \s9/keyboard/state_FSM_FFd1-In2 ;
  wire \s9/keyboard/keyinmod/b[7]_newdata_Select_16_o ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<7> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<6> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<5> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<4> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<3> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<2> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<1> ;
  wire \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<0> ;
  wire \s9/keyboard/fdata[7]_PWR_185_o_equal_5_o ;
  wire \s9/keyboard/state[7]_reduce_or_52_o ;
  wire \s9/keyboard/keyinmod/newdata_5726 ;
  wire \s9/keyboard/dataout_0_5727 ;
  wire \s9/keyboard/dataout_1_5728 ;
  wire \s9/keyboard/dataout_2_5729 ;
  wire \s9/keyboard/dataout_3_5730 ;
  wire \s9/keyboard/dataout_4_5731 ;
  wire \s9/keyboard/dataout_5_5732 ;
  wire \s9/keyboard/dataout_6_5733 ;
  wire \s9/keyboard/dataout_7_5734 ;
  wire \s6/rb3/central_ram_core/fsm_FSM_FFd1-In1 ;
  wire \s6/rb3/central_ram_core/fsm_FSM_FFd2-In1 ;
  wire \s6/rb3/central_ram_core/fsm_FSM_FFd2_5737 ;
  wire \s6/rb3/central_ram_core/fsm_FSM_FFd1_5738 ;
  wire \s6/rb2/central_ram_core/fsm_FSM_FFd1-In1 ;
  wire \s6/rb2/central_ram_core/fsm_FSM_FFd2-In1 ;
  wire \s6/rb2/central_ram_core/fsm_FSM_FFd2_5741 ;
  wire \s6/rb2/central_ram_core/fsm_FSM_FFd1_5742 ;
  wire \s6/rb1/central_ram_core/fsm_FSM_FFd1-In1 ;
  wire \s6/rb1/central_ram_core/fsm_FSM_FFd2-In1 ;
  wire \s6/rb1/central_ram_core/fsm_FSM_FFd2_5745 ;
  wire \s6/rb1/central_ram_core/fsm_FSM_FFd1_5746 ;
  wire \s6/rb0/central_ram_core/fsm_FSM_FFd1-In1 ;
  wire \s6/rb0/central_ram_core/fsm_FSM_FFd2-In1 ;
  wire \s6/rb0/central_ram_core/we ;
  wire \s6/rb0/central_ram_core/fsm_FSM_FFd2_5750 ;
  wire \s6/rb0/central_ram_core/fsm_FSM_FFd1_5751 ;
  wire N0;
  wire N2;
  wire N4;
  wire \d<4>LogicTrst ;
  wire \d<4>LogicTrst1_5756 ;
  wire \d<4>LogicTrst2_5757 ;
  wire \d<4>LogicTrst3_5758 ;
  wire \d<4>LogicTrst4_5759 ;
  wire \d<5>LogicTrst ;
  wire \d<5>LogicTrst1_5761 ;
  wire \d<5>LogicTrst2_5762 ;
  wire \d<5>LogicTrst4 ;
  wire \d<6>LogicTrst ;
  wire \d<6>LogicTrst1_5765 ;
  wire \d<6>LogicTrst2_5766 ;
  wire \d<6>LogicTrst4 ;
  wire \s0/vgamod/a[19]_GND_308_o_equal_41_o<19> ;
  wire \s0/vgamod/a[19]_GND_308_o_equal_41_o<19>1_5769 ;
  wire \s0/vgamod/a[19]_GND_308_o_equal_41_o<19>2_5770 ;
  wire \s0/vgamod/a[19]_GND_308_o_equal_41_o<19>3_5771 ;
  wire \d<7>LogicTrst ;
  wire \d<7>LogicTrst1_5773 ;
  wire \d<7>LogicTrst2_5774 ;
  wire \d<7>LogicTrst4 ;
  wire \s1/adp<4>LogicTrst ;
  wire \s1/adp<5>LogicTrst ;
  wire \s1/adp<6>LogicTrst ;
  wire \s1/adp<7>LogicTrst ;
  wire \d<0>LogicTrst ;
  wire \d<0>LogicTrst2_5781 ;
  wire \d<0>LogicTrst3_5782 ;
  wire \d<1>LogicTrst ;
  wire \d<1>LogicTrst1_5784 ;
  wire \d<2>LogicTrst ;
  wire \d<2>LogicTrst1_5786 ;
  wire \d<3>LogicTrst ;
  wire \d<3>LogicTrst1_5788 ;
  wire N6;
  wire N8;
  wire \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>111_5791 ;
  wire \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>112_5792 ;
  wire \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>113_5793 ;
  wire \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>114_5794 ;
  wire \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>115_5795 ;
  wire N10;
  wire N12;
  wire N14;
  wire N16;
  wire N18;
  wire N20;
  wire N22;
  wire N24;
  wire \xd<0>LogicTrst12_5804 ;
  wire N28;
  wire N30;
  wire \s1/adp<0>LogicTrst2_5807 ;
  wire \s1/adp<0>LogicTrst4_5808 ;
  wire \s1/adp<1>LogicTrst ;
  wire \s1/adp<1>LogicTrst1_5810 ;
  wire \s1/adp<1>LogicTrst2_5811 ;
  wire \s1/adp<2>LogicTrst ;
  wire \s1/adp<2>LogicTrst1_5813 ;
  wire \s1/adp<2>LogicTrst2_5814 ;
  wire \s1/adp<3>LogicTrst ;
  wire \s1/adp<3>LogicTrst1_5816 ;
  wire \s1/adp<3>LogicTrst2_5817 ;
  wire N32;
  wire N34;
  wire \s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT2 ;
  wire \s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT21_5821 ;
  wire \s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT1 ;
  wire \s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT11_5823 ;
  wire \s6/md<0>LogicTrst ;
  wire \s6/md<0>LogicTrst1_5825 ;
  wire \s6/md<0>LogicTrst2_5826 ;
  wire \s6/md<1>LogicTrst ;
  wire \s6/md<1>LogicTrst1_5828 ;
  wire \s6/md<2>LogicTrst ;
  wire \s6/md<2>LogicTrst1_5830 ;
  wire \s6/md<2>LogicTrst2_5831 ;
  wire \s6/md<3>LogicTrst ;
  wire \s6/md<3>LogicTrst2 ;
  wire \s6/md<4>LogicTrst ;
  wire \s6/md<4>LogicTrst1_5835 ;
  wire \s6/md<5>LogicTrst ;
  wire \s6/md<5>LogicTrst1_5837 ;
  wire \s6/md<6>LogicTrst ;
  wire \s6/md<6>LogicTrst1_5839 ;
  wire \s6/md<7>LogicTrst ;
  wire \s6/md<7>LogicTrst1_5841 ;
  wire \s1/i8088/tcore/hlt_in2_5842 ;
  wire N36;
  wire N38;
  wire N40;
  wire N42;
  wire \s1/i8088/tcore/Mmux_ir32 ;
  wire \s1/i8088/tcore/Mmux_ir321_5848 ;
  wire N48;
  wire N50;
  wire N52;
  wire N54;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state3 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state31_5854 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state32_5855 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state33_5856 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state36 ;
  wire N56;
  wire N58;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state1 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state11_5861 ;
  wire \s1/i8088/tcore/fetch/nstate/Mmux_next_state12_5862 ;
  wire \s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o ;
  wire \s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o1_5864 ;
  wire \s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o2_5865 ;
  wire \s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o3_5866 ;
  wire \s1/i8088/tcore/decode/n0099<1>1_5867 ;
  wire \s1/i8088/tcore/decode/n0099<1>2_5868 ;
  wire \s1/i8088/tcore/decode/n0099<1>3_5869 ;
  wire \s1/i8088/tcore/decode/n0099<1>4_5870 ;
  wire \s1/i8088/tcore/decode/n0099<1>5_5871 ;
  wire \s1/i8088/tcore/decode/n0099<1>6_5872 ;
  wire \s1/i8088/tcore/decode/n0099<1>7_5873 ;
  wire \s1/i8088/tcore/decode/n0099<1>8_5874 ;
  wire \s1/i8088/tcore/decode/n0099<1>9_5875 ;
  wire \s1/i8088/tcore/decode/n0099<1>11_5876 ;
  wire \s1/i8088/tcore/decode/n0099<1>12_5877 ;
  wire \s1/i8088/tcore/decode/n0099<3>1_5878 ;
  wire \s1/i8088/tcore/decode/n0099<3>2_5879 ;
  wire \s1/i8088/tcore/decode/n0099<3>3_5880 ;
  wire \s1/i8088/tcore/decode/n0099<3>4_5881 ;
  wire \s1/i8088/tcore/decode/n0099<3>5_5882 ;
  wire \s1/i8088/tcore/decode/n0099<3>6_5883 ;
  wire \s1/i8088/tcore/decode/n0099<3>8_5884 ;
  wire \s1/i8088/tcore/decode/n0099<3>11_5885 ;
  wire \s1/i8088/tcore/decode/n0099<3>12_5886 ;
  wire \s1/i8088/tcore/decode/n0099<4>1_5887 ;
  wire \s1/i8088/tcore/decode/n0099<4>2_5888 ;
  wire \s1/i8088/tcore/decode/n0099<4>3_5889 ;
  wire \s1/i8088/tcore/decode/n0099<4>4_5890 ;
  wire \s1/i8088/tcore/decode/n0099<4>5_5891 ;
  wire \s1/i8088/tcore/decode/n0099<4>6_5892 ;
  wire \s1/i8088/tcore/decode/n0099<4>7_5893 ;
  wire \s1/i8088/tcore/decode/n0099<4>8_5894 ;
  wire \s1/i8088/tcore/decode/n0099<4>9_5895 ;
  wire \s1/i8088/tcore/decode/n0099<4>10_5896 ;
  wire \s1/i8088/tcore/decode/n0099<0>1_5897 ;
  wire \s1/i8088/tcore/decode/n0099<0>2_5898 ;
  wire \s1/i8088/tcore/decode/n0099<0>3_5899 ;
  wire \s1/i8088/tcore/decode/n0099<0>4_5900 ;
  wire \s1/i8088/tcore/decode/n0099<0>5_5901 ;
  wire \s1/i8088/tcore/decode/n0099<0>6_5902 ;
  wire \s1/i8088/tcore/decode/n0099<0>7_5903 ;
  wire \s1/i8088/tcore/decode/n0099<0>8_5904 ;
  wire \s1/i8088/tcore/decode/n0099<0>9_5905 ;
  wire \s1/i8088/tcore/decode/n0099<0>10_5906 ;
  wire \s1/i8088/tcore/decode/n0099<0>11_5907 ;
  wire \s1/i8088/tcore/decode/n0099<0>12_5908 ;
  wire \s1/i8088/tcore/decode/n0099<0>14_5909 ;
  wire \s1/i8088/tcore/decode/n0099<0>15_5910 ;
  wire \s1/i8088/tcore/decode/n0099<2>2_5911 ;
  wire \s1/i8088/tcore/decode/n0099<2>3_5912 ;
  wire \s1/i8088/tcore/decode/n0099<2>4_5913 ;
  wire \s1/i8088/tcore/decode/n0099<2>5_5914 ;
  wire \s1/i8088/tcore/decode/n0099<2>6_5915 ;
  wire \s1/i8088/tcore/decode/n0099<2>7_5916 ;
  wire \s1/i8088/tcore/decode/n0099<2>8_5917 ;
  wire \s1/i8088/tcore/decode/n0099<2>11_5918 ;
  wire \s1/i8088/tcore/decode/n0099<2>13_5919 ;
  wire \s1/i8088/tcore/decode/n0099<2>14_5920 ;
  wire \s1/i8088/tcore/decode/Mmux_n009961 ;
  wire \s1/i8088/tcore/decode/Mmux_n009962_5922 ;
  wire \s1/i8088/tcore/decode/Mmux_n009963_5923 ;
  wire \s1/i8088/tcore/decode/Mmux_n009964_5924 ;
  wire \s1/i8088/tcore/decode/Mmux_n009966 ;
  wire N67;
  wire \s1/i8088/tcore/decode/Mmux_n00997 ;
  wire \s1/i8088/tcore/decode/Mmux_n009971_5928 ;
  wire \s1/i8088/tcore/decode/Mmux_n009972_5929 ;
  wire \s1/i8088/tcore/decode/Mmux_n009974 ;
  wire \s1/i8088/tcore/decode/Mmux_n009975_5931 ;
  wire \s1/i8088/tcore/decode/Mmux_n009976_5932 ;
  wire \s1/i8088/tcore/decode/Mmux_n00998 ;
  wire \s1/i8088/tcore/decode/Mmux_n009981_5934 ;
  wire \s1/i8088/tcore/decode/Mmux_n009982_5935 ;
  wire \s1/i8088/tcore/decode/Mmux_n009983_5936 ;
  wire \s1/i8088/tcore/decode/Mmux_n00999 ;
  wire \s1/i8088/tcore/decode/Mmux_n009991_5938 ;
  wire \s1/i8088/tcore/decode/Mmux_n009993 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>76_5940 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>11_5941 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_5942 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>13_5943 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14_5944 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11_5945 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>81_5946 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>82_5947 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>83_5948 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_5950 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>12_5951 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>13_5952 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm1 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm5_5954 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_imm6_5955 ;
  wire N71;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21_5957 ;
  wire \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22_5958 ;
  wire N73;
  wire N75;
  wire N77;
  wire N79;
  wire N83;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<4>1_5966 ;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<4>2_5967 ;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<4>3_5968 ;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<2>1_5970 ;
  wire N85;
  wire N86;
  wire N87;
  wire \s1/i8088/tcore/decode/opcode_deco/dst<3>2_5975 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off1_5977 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off2_5978 ;
  wire \s1/i8088/tcore/decode/opcode_deco/need_off3_5979 ;
  wire \s1/i8088/tcore/decode/opcode_deco/src<1>1_5981 ;
  wire \s1/i8088/tcore/exec/wr_reg1_5982 ;
  wire \s1/i8088/tcore/exec/wr_reg2_5983 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b1 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b11 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b12 ;
  wire N91;
  wire N93;
  wire N95;
  wire N97;
  wire N99;
  wire N101;
  wire \s1/i8088/tcore/exec/Mmux_bus_b8 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b81_5994 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b82 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b9 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b91 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b93_5998 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b10 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b102 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b103 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b111 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b112_6003 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b114_6004 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b121 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b122_6006 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b124_6007 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b13 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b131 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b133 ;
  wire N103;
  wire N105;
  wire N107;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags3 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags32 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags33_6016 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags5 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags41 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags42_6019 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags44 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags45_6021 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags9 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags91_6023 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags92_6024 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags93_6025 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags95 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags96_6027 ;
  wire \s1/i8088/tcore/exec/alu/div_exc ;
  wire \s1/i8088/tcore/exec/alu/div_exc2 ;
  wire \s1/i8088/tcore/exec/alu/div_exc4 ;
  wire \s1/i8088/tcore/exec/alu/div_exc5_6031 ;
  wire \s1/i8088/tcore/exec/alu/div_exc6_6032 ;
  wire \s1/i8088/tcore/exec/alu/div_exc7_6033 ;
  wire \s1/i8088/tcore/exec/alu/div_exc8_6034 ;
  wire \s1/i8088/tcore/exec/alu/div_exc9_6035 ;
  wire N109;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out8 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out82 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out83_6039 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out87_6040 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out88_6041 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out89_6042 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out812 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out813_6044 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out815 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out816_6046 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out817_6047 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out818_6048 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out819_6049 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out820_6050 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out822 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out7 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out71_6053 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out72_6054 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out77 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out78_6056 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out710 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out711_6058 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out714 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out715_6060 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out716_6061 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out717_6062 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out718_6063 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out719_6064 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out721 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out722_6066 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out62 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out63_6068 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out64_6069 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out68 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out69_6071 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out610_6072 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out611_6073 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out612_6074 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out5 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out51_6076 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out52_6077 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out53_6078 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out54_6079 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out58 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out59_6081 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out510_6082 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out511_6083 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out512_6084 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out4 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out41_6086 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out42_6087 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out43_6088 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out44_6089 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out45_6090 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out46_6091 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out410 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out411_6093 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out414 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out416 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out417_6096 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out419 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out421 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out422_6099 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out423_6100 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out424_6101 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out426 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out427_6103 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out3 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out31_6105 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out32_6106 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out33_6107 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out34_6108 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out35_6109 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out36_6110 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out310 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out311_6112 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out313 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out314_6114 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out315_6115 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out317 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out319 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out320_6118 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out321_6119 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out322_6120 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out324 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out325_6122 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out2 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out21_6124 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out22_6125 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out27 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out28_6127 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out211 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out212_6129 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out214 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out215_6131 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out216_6132 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out217_6133 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out218_6134 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out219_6135 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out221 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out222_6137 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out1 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out11_6139 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out12_6140 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out18_6141 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out19_6142 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out111_6143 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out112_6144 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out113_6145 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out115_6146 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out116_6147 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out117_6148 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out118_6149 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out119_6150 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out120_6151 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out122_6152 ;
  wire \s1/i8088/tcore/exec/alu/m0/Mmux_out123_6153 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags1 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags11_6155 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags13 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags14_6157 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out1 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out11_6159 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out2 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out21_6161 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out3 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out31_6163 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out4 ;
  wire \s1/i8088/tcore/exec/alu/m1/Mmux_out41_6165 ;
  wire N111;
  wire N113;
  wire N115;
  wire N117;
  wire N119;
  wire N121;
  wire N123;
  wire N125;
  wire N127;
  wire N129;
  wire N131;
  wire N133;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags2 ;
  wire \s1/i8088/tcore/exec/alu/Mmux_oflags21_6179 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc211_6180 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc212_6181 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc213_6182 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc214_6183 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc215_6184 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/exc216_6185 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo1_6187 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo2_6188 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo3_6189 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo4_6190 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo5_6191 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo6_6192 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo7_6193 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo8_6194 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo9_6195 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo10_6196 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo11_6197 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo12_6198 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo13_6199 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/ofo14_6200 ;
  wire N135;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out2 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out13_6203 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out12_6204 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out10 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out1 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out11 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out8 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81_6209 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out14 ;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out151 ;
  wire N137;
  wire \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111_6213 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out11 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out111_6215 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out112_6216 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out106 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out8 ;
  wire N139;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out13 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out131_6222 ;
  wire \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out12 ;
  wire N146;
  wire N148;
  wire N150;
  wire N152;
  wire N160;
  wire N162;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o431 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4312_6231 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4314_6232 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4316_6233 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4317_6234 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4318_6235 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4319_6236 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43110_6237 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43111_6238 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43112_6239 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43113_6240 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43114_6241 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43115_6242 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43116_6243 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43117_6244 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43118_6245 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o428 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4281_6247 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4282_6248 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4283_6249 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4284_6250 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4285_6251 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4286_6252 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4287_6253 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4288_6254 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4289_6255 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42810_6256 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42811_6257 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42812_6258 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42813_6259 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42814_6260 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42815_6261 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42816_6262 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4251 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4252_6264 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4253_6265 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4254_6266 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4255_6267 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4256_6268 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4257_6269 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4258_6270 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4259_6271 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42510_6272 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42511_6273 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42512_6274 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42513_6275 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42514_6276 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42515_6277 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o422 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4221_6279 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4222_6280 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4223_6281 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4224_6282 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4225_6283 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4226_6284 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4227_6285 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4228_6286 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4229_6287 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42210_6288 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42211_6289 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42212_6290 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42213_6291 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42214_6292 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42215_6293 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42216_6294 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o434 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4341_6296 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4344 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4345_6298 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4346_6299 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4347_6300 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4348_6301 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4349_6302 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43410_6303 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43411_6304 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43412_6305 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43413_6306 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43414_6307 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43415_6308 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43416_6309 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o419 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4191_6311 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4192_6312 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4193_6313 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4194_6314 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4195_6315 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4196_6316 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4197_6317 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4198_6318 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41911 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41912_6320 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41913_6321 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41916 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo11 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo12_6324 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo14_6325 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15_6326 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo16_6327 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo17_6328 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo18_6329 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo19_6330 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_6331 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo112_6332 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo113_6333 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo114_6334 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_6335 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo116_6336 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117_6337 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo118_6338 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119_6339 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120_6340 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121_6341 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo122_6342 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123_6343 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126_6344 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127_6345 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4141 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4143 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4144_6348 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4146 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4147_6350 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4148_6351 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4149_6352 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41410_6353 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41411_6354 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4361 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4362_6356 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4363_6357 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4364_6358 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4365_6359 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4366_6360 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4367_6361 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4368_6362 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4369_6363 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43610_6364 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43611_6365 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43612_6366 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o416 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4161_6368 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4162_6369 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4163_6370 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4164_6371 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o44 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o442 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged11 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111_6375 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112_6376 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113_6377 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged114_6378 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged115_6379 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged116_6380 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged117_6381 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged118_6382 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1110 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1_6385 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2_6386 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>3_6387 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4_6388 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>5_6389 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1_6391 ;
  wire \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2_6392 ;
  wire \s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ;
  wire N164;
  wire N166;
  wire N168;
  wire N170;
  wire N172;
  wire N174;
  wire N176;
  wire N178;
  wire N180;
  wire N182;
  wire N184;
  wire N186;
  wire N188;
  wire N190;
  wire N192;
  wire N194;
  wire N196;
  wire N198;
  wire N200;
  wire N202;
  wire N204;
  wire N206;
  wire N208;
  wire N210;
  wire N240;
  wire N242;
  wire N244;
  wire N246;
  wire N248;
  wire N250;
  wire N252;
  wire N254;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero1 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero11_6427 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero12_6428 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_6429 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_6430 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero15_6431 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero17 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero19 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_cx_zero110_6434 ;
  wire \s1/i8088/tcore/exec/jmp_cond/out ;
  wire \s1/i8088/tcore/exec/jmp_cond/out1_6436 ;
  wire N262;
  wire N266;
  wire \s0/vgamod/Mcount_v_count_cy<8>_rt_6452 ;
  wire \s0/vgamod/Mcount_v_count_cy<7>_rt_6453 ;
  wire \s0/vgamod/Mcount_v_count_cy<6>_rt_6454 ;
  wire \s0/vgamod/Mcount_v_count_cy<5>_rt_6455 ;
  wire \s0/vgamod/Mcount_v_count_cy<4>_rt_6456 ;
  wire \s0/vgamod/Mcount_v_count_cy<3>_rt_6457 ;
  wire \s0/vgamod/Mcount_v_count_cy<2>_rt_6458 ;
  wire \s0/vgamod/Mcount_v_count_cy<1>_rt_6459 ;
  wire \s0/vgamod/Mcount_blink_count_cy<21>_rt_6460 ;
  wire \s0/vgamod/Mcount_blink_count_cy<20>_rt_6461 ;
  wire \s0/vgamod/Mcount_blink_count_cy<19>_rt_6462 ;
  wire \s0/vgamod/Mcount_blink_count_cy<18>_rt_6463 ;
  wire \s0/vgamod/Mcount_blink_count_cy<17>_rt_6464 ;
  wire \s0/vgamod/Mcount_blink_count_cy<16>_rt_6465 ;
  wire \s0/vgamod/Mcount_blink_count_cy<15>_rt_6466 ;
  wire \s0/vgamod/Mcount_blink_count_cy<14>_rt_6467 ;
  wire \s0/vgamod/Mcount_blink_count_cy<13>_rt_6468 ;
  wire \s0/vgamod/Mcount_blink_count_cy<12>_rt_6469 ;
  wire \s0/vgamod/Mcount_blink_count_cy<11>_rt_6470 ;
  wire \s0/vgamod/Mcount_blink_count_cy<10>_rt_6471 ;
  wire \s0/vgamod/Mcount_blink_count_cy<9>_rt_6472 ;
  wire \s0/vgamod/Mcount_blink_count_cy<8>_rt_6473 ;
  wire \s0/vgamod/Mcount_blink_count_cy<7>_rt_6474 ;
  wire \s0/vgamod/Mcount_blink_count_cy<6>_rt_6475 ;
  wire \s0/vgamod/Mcount_blink_count_cy<5>_rt_6476 ;
  wire \s0/vgamod/Mcount_blink_count_cy<4>_rt_6477 ;
  wire \s0/vgamod/Mcount_blink_count_cy<3>_rt_6478 ;
  wire \s0/vgamod/Mcount_blink_count_cy<2>_rt_6479 ;
  wire \s0/vgamod/Mcount_blink_count_cy<1>_rt_6480 ;
  wire \s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt_6481 ;
  wire \s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt_6482 ;
  wire \s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt_6483 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_13 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_13 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_14 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_13 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_14 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_15 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_1 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_2 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_3 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_4 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_5 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_6 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_7 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_8 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_9 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_10 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_11 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_12 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_13 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_14 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_15 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_16 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_s61_6620 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_s51_6621 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_s41_6622 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt_6623 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt_6624 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt_6625 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt_6626 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt_6627 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt_6628 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt_6629 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt_6630 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt_6631 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt_6632 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt_6633 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt_6634 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt_6635 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a71_6636 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a61_6637 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a51_6638 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a41_6639 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a31_6640 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a241_6641 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a15_6642 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<2>1_6643 ;
  wire \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<1>1_6644 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a231_6645 ;
  wire \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<3>1_6646 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a13_6647 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a11_6648 ;
  wire \s0/vgamod/Mcount_v_count_xor<9>_rt_6649 ;
  wire \s0/vgamod/Mcount_blink_count_xor<22>_rt_6650 ;
  wire \s1/i8088/tcore/fetch/Madd_pc_xor<19>_rt_6651 ;
  wire \s1/i8088/tcore/Mmux_ir211_6652 ;
  wire \s1/i8088/tcore/Mmux_ir191_6653 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_s71_6654 ;
  wire \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>_rt_6655 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a91_6656 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f716 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f717 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f716 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f717 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_6_6661 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_61_6662 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_6_6663 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_61_6664 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_7_6665 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_71_6666 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_7_6667 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_71_6668 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_8_6669 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_81_6670 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_8_6671 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_81_6672 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_9_6673 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_91_6674 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_9_6675 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_91_6676 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_10_6677 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_101_6678 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_10_6679 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_101_6680 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_11_6681 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_111_6682 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_11_6683 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_111_6684 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_12_6685 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_121_6686 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_12_6687 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_121_6688 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_0_6693 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_01_6694 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_0_6695 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_01_6696 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_1_6697 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_11_6698 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_1_6699 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_11_6700 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_2_6701 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_21_6702 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_2_6703 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_21_6704 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_3_6705 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_31_6706 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_3_6707 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_31_6708 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4_6709 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_41_6710 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4_6711 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_41_6712 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5_6713 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_51_6714 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5_6715 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_51_6716 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_6 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_6 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f78 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f79 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_0_6723 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_01_6724 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_0_6725 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_01_6726 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_1_6727 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_11_6728 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_1_6729 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_11_6730 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_2_6731 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_21_6732 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_2_6733 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_21_6734 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_3_6735 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_31_6736 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_3_6737 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_31_6738 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4_6739 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_41_6740 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4_6741 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_41_6742 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_5_6743 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_51_6744 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_5_6745 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_51_6746 ;
  wire N278;
  wire N287;
  wire N289;
  wire N291;
  wire N299;
  wire N301;
  wire N302;
  wire N304;
  wire N305;
  wire N307;
  wire N309;
  wire N311;
  wire N313;
  wire N317;
  wire N319;
  wire N323;
  wire N325;
  wire N327;
  wire N329;
  wire N330;
  wire N332;
  wire N333;
  wire N335;
  wire N336;
  wire N344;
  wire N345;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N355;
  wire N357;
  wire N359;
  wire N361;
  wire N363;
  wire N365;
  wire N367;
  wire N369;
  wire N370;
  wire N374;
  wire N376;
  wire N378;
  wire N380;
  wire N382;
  wire N384;
  wire N385;
  wire N387;
  wire N391;
  wire N392;
  wire N394;
  wire N396;
  wire N398;
  wire N400;
  wire N402;
  wire N409;
  wire N411;
  wire N413;
  wire N419;
  wire N437;
  wire N438;
  wire N440;
  wire N441;
  wire N443;
  wire N444;
  wire N450;
  wire N451;
  wire N453;
  wire N456;
  wire N457;
  wire N459;
  wire N460;
  wire N462;
  wire N463;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N474;
  wire N476;
  wire N478;
  wire N480;
  wire N482;
  wire N484;
  wire N486;
  wire N488;
  wire N490;
  wire N492;
  wire N494;
  wire N496;
  wire N498;
  wire N500;
  wire N502;
  wire N506;
  wire N507;
  wire N509;
  wire N514;
  wire N515;
  wire N517;
  wire N519;
  wire N521;
  wire N523;
  wire N525;
  wire N527;
  wire N533;
  wire N535;
  wire N539;
  wire N541;
  wire N543;
  wire N544;
  wire N552;
  wire N553;
  wire N555;
  wire N556;
  wire N558;
  wire N559;
  wire N561;
  wire N562;
  wire N564;
  wire N565;
  wire N567;
  wire N569;
  wire N571;
  wire N573;
  wire N575;
  wire N577;
  wire N579;
  wire N580;
  wire N582;
  wire N584;
  wire N585;
  wire N590;
  wire N592;
  wire N594;
  wire N595;
  wire N597;
  wire N598;
  wire N600;
  wire N602;
  wire N603;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N615;
  wire N616;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N625;
  wire N627;
  wire N630;
  wire N632;
  wire N634;
  wire N636;
  wire N637;
  wire N639;
  wire N640;
  wire N641;
  wire N642;
  wire N643;
  wire N644;
  wire N645;
  wire N646;
  wire N647;
  wire N648;
  wire N649;
  wire N651;
  wire N653;
  wire N655;
  wire N657;
  wire N659;
  wire N661;
  wire N663;
  wire N665;
  wire N667;
  wire N669;
  wire N671;
  wire N673;
  wire N675;
  wire N677;
  wire N679;
  wire N681;
  wire N683;
  wire N685;
  wire N687;
  wire N689;
  wire N691;
  wire N693;
  wire N695;
  wire N697;
  wire N699;
  wire N701;
  wire N703;
  wire N705;
  wire N707;
  wire N709;
  wire N711;
  wire N713;
  wire N715;
  wire N717;
  wire N719;
  wire N721;
  wire N723;
  wire N725;
  wire N727;
  wire N729;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<0>_rt_6958 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<0>_rt_6959 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b110_6960 ;
  wire \s1/i8088/tcore/fetch/opcode_l_0_1_6961 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b115_6962 ;
  wire \s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o1_6963 ;
  wire \s1/i8088/tcore/fetch/state_0_1_6964 ;
  wire \s1/i8088/tcore/fetch/state_2_1_6965 ;
  wire \s1/i8088/tcore/fetch/state_1_1_6966 ;
  wire \s1/i8088/tcore/fetch/opcode_l_0_2_6967 ;
  wire \s1/i8088/tcore/Mmux_ir201_6968 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a2_6969 ;
  wire \s1/i8088/tcore/fetch/state_1_2_6970 ;
  wire \s1/i8088/tcore/fetch/state_0_2_6971 ;
  wire \s1/i8088/tcore/fetch/state_2_2_6972 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a17_6973 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b95_6974 ;
  wire \s1/i8088/tcore/fetch/opcode_l_0_3_6975 ;
  wire \s1/i8088/tcore/fetch/state_1_3_6976 ;
  wire \s1/i8088/tcore/fetch/state_0_3_6977 ;
  wire \s1/i8088/tcore/fetch/state_2_3_6978 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a111_6979 ;
  wire \s1/i8088/tcore/exec/regfile/Mmux_a21_6980 ;
  wire \s1/i8088/tcore/exec/Mmux_bus_b14_6981 ;
  wire \s1/i8088/tcore/fetch/opcode_l_0_4_6982 ;
  wire \s1/i8284/clk_6983 ;
  wire \s1/i8284/vclk_6984 ;
  wire \s1/ale ;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire N751;
  wire N752;
  wire N753;
  wire N754;
  wire N755;
  wire N756;
  wire N757;
  wire N758;
  wire N759;
  wire N760;
  wire N761;
  wire N762;
  wire N763;
  wire N764;
  wire N765;
  wire N766;
  wire N767;
  wire N768;
  wire N769;
  wire N770;
  wire N771;
  wire N772;
  wire \s1/i8088/tcore/micro_data_N117 ;
  wire \s1/i8088/tcore/micro_data_N116 ;
  wire \s1/i8088/tcore/micro_data_N115 ;
  wire \s1/i8088/tcore/micro_data_N114 ;
  wire \s1/i8088/tcore/micro_data_N113 ;
  wire \s1/i8088/tcore/micro_data_N112 ;
  wire \s1/i8088/tcore/micro_data_N111 ;
  wire \s1/i8088/tcore/micro_data_N110 ;
  wire \s1/i8088/tcore/micro_data_N109 ;
  wire \s1/i8088/tcore/micro_data_N108 ;
  wire \s1/i8088/tcore/micro_data_N107 ;
  wire \s1/i8088/tcore/micro_data_N106 ;
  wire \s1/i8088/tcore/micro_data_N105 ;
  wire \s1/i8088/tcore/micro_data_N104 ;
  wire \s1/i8088/tcore/micro_data_N103 ;
  wire \s1/i8088/tcore/micro_data_N102 ;
  wire \s1/i8088/tcore/micro_data_N101 ;
  wire \s1/i8088/tcore/micro_data_N100 ;
  wire \s1/i8088/tcore/micro_data_N99 ;
  wire \s1/i8088/tcore/micro_data_N98 ;
  wire \s1/i8088/tcore/micro_data_N97 ;
  wire \s1/i8088/tcore/micro_data_N96 ;
  wire \s1/i8088/tcore/micro_data_N95 ;
  wire \s1/i8088/tcore/micro_data_N94 ;
  wire \s1/i8088/tcore/micro_data_N93 ;
  wire \s1/i8088/tcore/micro_data_N92 ;
  wire \s1/i8088/tcore/micro_data_N91 ;
  wire \s1/i8088/tcore/micro_data_N90 ;
  wire \s1/i8088/tcore/micro_data_N89 ;
  wire \s1/i8088/tcore/micro_data_N88 ;
  wire \s1/i8088/tcore/micro_data_N87 ;
  wire \s1/i8088/tcore/micro_data_N86 ;
  wire \s1/i8088/tcore/micro_data_N84 ;
  wire \s1/i8088/tcore/micro_data_N82 ;
  wire \s1/i8088/tcore/micro_data_N80 ;
  wire \s1/i8088/tcore/micro_data_N79 ;
  wire \s1/i8088/tcore/micro_data_N78 ;
  wire \s1/i8088/tcore/micro_data_N61 ;
  wire \s1/i8088/tcore/micro_data_N49 ;
  wire \s1/i8088/tcore/micro_data_N48 ;
  wire \s1/i8088/tcore/micro_data_N47 ;
  wire \s1/i8088/tcore/micro_data_N46 ;
  wire \s1/i8088/tcore/micro_data_N44 ;
  wire \s1/i8088/tcore/micro_data_N41 ;
  wire \s1/i8088/tcore/micro_data_N29 ;
  wire \s1/i8088/tcore/micro_data_N27 ;
  wire \s1/i8088/tcore/micro_data_N25 ;
  wire \s1/i8088/tcore/micro_data_N23 ;
  wire \s1/i8088/tcore/micro_data_N22 ;
  wire \s1/i8088/tcore/micro_data_N20 ;
  wire \s1/i8088/tcore/micro_data_N19 ;
  wire \s1/i8088/tcore/micro_data_N13 ;
  wire \s1/i8088/tcore/micro_data_N12 ;
  wire \s1/i8088/tcore/micro_data_N10 ;
  wire \s1/i8088/tcore/micro_data_N9 ;
  wire \s1/i8088/tcore/micro_data_N8 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_0_7085 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_01_7086 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_0_7087 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_0_7088 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_0_7090 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f73 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f72_7092 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_0_7093 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f73 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f72_7096 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_0_7097 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_0_7099 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_01_7100 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_0_7101 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f73 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f72_7103 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_0_7104 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f73 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f72_7106 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f72 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161116 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161114_7112 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161113_7113 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161112_7114 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161111_7115 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom16111 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811118 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811115 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811112 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155112 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom164111_7121 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom16411 ;
  wire \s1/i8088/tcore/micro_data_N6 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139116 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139113_7125 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139112_7126 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139111_7127 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom13911 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132118 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132115 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132112 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221113_7132 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221112_7133 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221111_7134 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom122111 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181110 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118117 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118114 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101116_7139 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_7140 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101114 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76113 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7611 ;
  wire \s1/i8088/tcore/micro_data_N4 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40118_7145 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40117_7146 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40116_7147 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40115 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40113_7149 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40112_7150 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40111_7151 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom4011 ;
  wire \s1/i8088/tcore/micro_data_N2 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561111 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56118 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56115_7156 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56114_7157 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56113_7158 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56112_7159 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56111_7160 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom5611 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71118_7162 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71117_7163 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71116 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71114 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71111_7166 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7111 ;
  wire \s1/i8088/tcore/micro_data_N0 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f8_7169 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1863_7171 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1862_7172 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7_7173 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1861_7174 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_7175 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f8_7176 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1853_7178 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1852_7179 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7_7180 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1851_7181 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_7182 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f8_7183 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1834_7185 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1833_7186 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7_7187 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1832_7188 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1831_7189 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f8_7190 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1824_7192 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1823_7193 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7_7194 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1821_7195 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f8_7196 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1734_7198 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1733_7199 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7_7200 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1732_7201 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1731_7202 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f8_7203 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1723_7205 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1722_7206 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7_7207 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1721_7208 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f8_7209 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1242_7211 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1241_7212 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7_7213 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_7214 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1234_7216 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1233 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7_7218 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232_7219 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231_7220 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f8_7221 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1114_7223 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1113_7224 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7_7225 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1112_7226 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1111_7227 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f8_7228 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f71_7229 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1103_7230 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1102_7231 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7_7232 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1101_7233 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_7234 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f8_7235 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1033_7237 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1032_7238 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7_7239 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1031_7240 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_7241 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f8_7242 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1023_7244 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1022_7245 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7_7246 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1021_7247 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_7248 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f8_7249 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom934_7251 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom933_7252 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7_7253 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom932_7254 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom931_7255 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f8_7256 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom924_7258 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom923_7259 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7_7260 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom922_7261 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom921_7262 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f8_7263 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom903_7265 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom902_7266 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7_7267 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom901_7268 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_7269 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f8_7270 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom893_7272 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom892_7273 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7_7274 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom891_7275 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_7276 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f8_7277 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom873_7279 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom872_7280 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7_7281 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom871_7282 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_7283 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f8_7284 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom863_7286 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom862_7287 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7_7288 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom861_7289 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_7290 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f8_7291 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7_7293 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom841_7294 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_7295 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f8_7296 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_7298 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom832_7299 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom831_7300 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f8_7301 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom814_7303 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom813_7304 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_7305 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom812_7306 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom811_7307 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f8_7308 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom803_7310 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom802_7311 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_7312 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom801_7313 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_7314 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom783_7315 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom782_7316 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom781_7317 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_7318 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f8_7319 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom703_7321 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom702_7322 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7_7323 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom701_7324 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_7325 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f8_7326 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom693_7328 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom692_7329 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7_7330 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom691_7331 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_7332 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f8_7333 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom672_7335 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7_7336 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_7337 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f8_7338 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom663_7340 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom662_7341 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7_7342 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f8_7343 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom643_7345 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom642_7346 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7_7347 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom641_7348 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_7349 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f8_7350 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom633_7352 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom632_7353 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7_7354 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom631_7355 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_7356 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f8_7357 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom613_7359 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom612_7360 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7_7361 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom611_7362 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_7363 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f8_7364 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom603_7366 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7_7367 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f8_7368 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom583_7370 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom582_7371 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7_7372 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom581_7373 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_7374 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f8_7375 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f71_7376 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom573_7377 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom572_7378 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7_7379 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_7380 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f8_7381 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom483_7383 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom482_7384 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7_7385 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom481_7386 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_7387 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f8_7388 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f71_7389 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom473_7390 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom472_7391 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_7392 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom471_7393 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_7394 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f8_7395 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f71_7396 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom453_7397 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_7398 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom451_7399 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_7400 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f8_7401 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f71_7402 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom443_7403 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7_7404 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f8_7405 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom422_7407 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7_7408 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom421_7409 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_7410 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f8_7411 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f71_7412 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_7413 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_7414 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f8_7415 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom323_7417 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom322_7418 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_7419 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom321_7420 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_7421 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f8_7422 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f71_7423 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom313_7424 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom312_7425 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_7426 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom311_7427 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_7428 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f8_7429 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom283_7431 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7_7432 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8_7433 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom263_7435 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom262_7436 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7_7437 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom261_7438 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_7439 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f8_7440 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f71_7441 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom253_7442 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom252_7443 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_7444 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_7445 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f8_7446 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f71_7447 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom212_7448 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom211_7449 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7_7450 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f8_7452 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f71_7453 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom203_7454 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom202_7455 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7_7456 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom201_7457 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_7458 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f8_7459 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_7461 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_7462 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7_7463 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom181_7464 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f8_7466 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_7468 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_7469 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7_7470 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_7471 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f8_7472 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom153_7474 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom152_7475 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7_7476 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom151_7477 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_7478 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f8_7479 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f71_7480 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom143_7481 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom142_7482 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7_7483 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom141_7484 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_7485 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f8_7486 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_7488 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom122_7489 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7_7490 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom121_7491 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_7492 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom11 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f8_7494 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f71_7495 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_7496 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_7497 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7_7498 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom91_7499 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f8_7500 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f71 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_7502 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom82_7503 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7_7504 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_7505 ;
  wire \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_7506 ;
  wire \s9/keyboard_keyboard_clock_inv ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_7508 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_7509 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_7510 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_7511 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_7512 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_7513 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_7514 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_7515 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_7516 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_7517 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_7518 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_7519 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_7520 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_7521 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_7522 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_7523 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_7524 ;
  wire \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_7525 ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_OVERFLOW_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_UNDERFLOW_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYCASCIN_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_MULTSIGNIN_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<47>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<46>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<45>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<44>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<43>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<42>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<41>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<40>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<39>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<38>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<37>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<36>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<35>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<34>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<33>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<32>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<31>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<30>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<29>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<28>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<27>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<26>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<25>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<24>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<23>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<22>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<21>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<20>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<19>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<18>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<47>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<46>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<45>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<44>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<43>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<42>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<41>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<40>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<39>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<38>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<37>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<36>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<35>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<34>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<33>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<32>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<31>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<30>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<29>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<28>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<27>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<26>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<25>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<24>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<23>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<22>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<21>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<20>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<19>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<18>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<47>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<46>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<45>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<44>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<43>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<42>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<41>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<40>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<39>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<38>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<37>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<36>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<35>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<34>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<33>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<32>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<29>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<28>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<27>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<26>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<25>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<24>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<23>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<22>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<21>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<20>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<19>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<18>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<29>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<28>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<27>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<26>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<25>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<24>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<23>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<22>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<21>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<20>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<19>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<18>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<17>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<16>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<15>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<14>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<13>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<12>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<11>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<10>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<9>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<8>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<7>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<6>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<5>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<4>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<3>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<2>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<1>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_REGCEB_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRA<2>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRA<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRA<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<13>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<12>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<11>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<10>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<9>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<8>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<7>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<6>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<5>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<4>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<3>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<2>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_ADDRB<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<15>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<14>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<13>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<12>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<11>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<10>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<9>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIA<8>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<15>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<14>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<13>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<12>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<11>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<10>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<9>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<8>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<7>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<6>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<5>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<4>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<3>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<2>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIB<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIPA<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIPB<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DIPB<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<15>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<14>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<13>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<12>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<11>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<10>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<9>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOA<8>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<15>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<14>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<13>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<12>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<11>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<10>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<9>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<8>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<7>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<6>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<5>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<4>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<3>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<2>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOB<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOPA<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOPA<0>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOPB<1>_UNCONNECTED ;
  wire \NLW_s9/keyboard_Mram_tdata_DOPB<0>_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_Q31_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_Q31_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_Q31_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_Q15_UNCONNECTED ;
  wire \NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_Q15_UNCONNECTED ;
  wire [19 : 0] a;
  wire [7 : 0] d;
  wire [3 : 0] cas_n;
  wire [3 : 0] ras_n;
  wire [7 : 0] cs_n;
  wire [3 : 0] xa;
  wire [1 : 0] \s0/vgamod/vga_red_o ;
  wire [1 : 0] \s0/vgamod/vga_green_o ;
  wire [1 : 1] \s0/vgamod/vga_blue_o ;
  wire [19 : 8] \s1/ap ;
  wire [7 : 0] \s1/adp ;
  wire [1 : 0] \s1/i8259/GND_61_o_GND_61_o_mux_80_OUT ;
  wire [1 : 0] \s1/i8259/irr_clr ;
  wire [1 : 0] \s1/i8259/isr ;
  wire [18 : 3] \s1/i8088/Madd_calculated_addr_cy ;
  wire [4 : 3] \s1/i8088/Madd_calculated_addr_lut ;
  wire [0 : 0] \s1/i8088/n0044 ;
  wire [0 : 0] \s1/i8088/n0045 ;
  wire [7 : 3] \s1/i8088/calculated_addr ;
  wire [1 : 0] \s1/i8088/ctrl_fsm/cnt/count ;
  wire [7 : 0] \s1/i8088/lsb_i/q ;
  wire [7 : 0] \s1/i8088/msb_i/q ;
  wire [7 : 0] \s1/i8088/lsb_o/q ;
  wire [7 : 0] \s1/i8088/msb_o/q ;
  wire [2 : 0] \s1/i8088/tcore/fetch/state ;
  wire [15 : 0] \s1/i8088/cpu_dat_o ;
  wire [19 : 3] \s1/i8088/cpu_adr_o ;
  wire [2 : 0] \s5/rommod/upaddr ;
  wire [7 : 0] \s5/rommod/outputval ;
  wire [8 : 0] \s0/vgamod/Mcount_v_count_cy ;
  wire [0 : 0] \s0/vgamod/Mcount_v_count_lut ;
  wire [21 : 0] \s0/vgamod/Mcount_blink_count_cy ;
  wire [0 : 0] \s0/vgamod/Mcount_blink_count_lut ;
  wire [6 : 0] \s0/vgamod/ver_addr ;
  wire [8 : 8] \s0/vgamod/Madd_vga_addr_cy ;
  wire [4 : 0] \s0/vgamod/row1_addr ;
  wire [4 : 0] \s0/vgamod/row_addr ;
  wire [9 : 0] \s0/vgamod/Mcount_h_count_lut ;
  wire [8 : 0] \s0/vgamod/Mcount_h_count_cy ;
  wire [22 : 0] \s0/vgamod/blink_count ;
  wire [22 : 0] \s0/vgamod/Result ;
  wire [8 : 8] \s0/vgamod/vga_addr ;
  wire [10 : 0] \s0/vgamod/new_attr_addr ;
  wire [10 : 0] \s0/vgamod/new_buff_addr ;
  wire [2 : 0] \s0/vgamod/vga_fg_colour ;
  wire [10 : 0] \s0/vgamod/attr0_addr ;
  wire [2 : 0] \s0/vgamod/vga_bg_colour ;
  wire [6 : 0] \s0/vgamod/col_addr ;
  wire [9 : 0] \s0/vgamod/v_count ;
  wire [10 : 0] \s0/vgamod/buff0_addr ;
  wire [3 : 3] \s0/vgamod/reg_cur_start ;
  wire [7 : 0] \s0/vgamod/vga_shift ;
  wire [10 : 0] \s0/vgamod/attr_addr ;
  wire [10 : 0] \s0/vgamod/buff_addr ;
  wire [6 : 0] \s0/vgamod/hor_addr ;
  wire [6 : 0] \s0/vgamod/col1_addr ;
  wire [9 : 5] \s0/vgamod/h_count ;
  wire [7 : 0] \s0/vgamod/attr_data_out ;
  wire [7 : 0] \s0/vgamod/vga_data_out ;
  wire [7 : 0] \s0/vgamod/char_data_out ;
  wire [2 : 0] \s4/ls6700/q3 ;
  wire [0 : 0] \s6/ls2800/Madd_sum_Madd_Madd_lut ;
  wire [8 : 0] \s6/rb0/n0013 ;
  wire [8 : 0] \s6/rb1/n0013 ;
  wire [8 : 0] \s6/rb2/n0013 ;
  wire [8 : 0] \s6/rb3/n0013 ;
  wire [7 : 0] \s6/md ;
  wire [8 : 0] \s1/i8088/tcore/exec/regfile/flags ;
  wire [19 : 0] \s1/i8088/tcore/addr_exec ;
  wire [255 : 0] \s1/i8088/tcore/exec/regfile/r_0 ;
  wire [2 : 0] \s1/i8088/tcore/fdec ;
  wire [1 : 1] \s1/i8088/tcore/index ;
  wire [3 : 0] \s1/i8088/tcore/dst ;
  wire [3 : 0] \s1/i8088/tcore/src ;
  wire [8 : 0] \s1/i8088/tcore/seq_addr ;
  wire [1 : 0] \s1/i8088/tcore/fetch/pref_l ;
  wire [19 : 4] \s1/i8088/tcore/pc ;
  wire [1 : 1] \s1/i8088/tcore/imm_f ;
  wire [15 : 0] \s1/i8088/tcore/fetch/imm_l ;
  wire [15 : 0] \s1/i8088/tcore/fetch/off_l ;
  wire [2 : 0] \s1/i8088/tcore/fetch/sop_l ;
  wire [7 : 0] \s1/i8088/tcore/modrm ;
  wire [7 : 0] \s1/i8088/tcore/opcode ;
  wire [18 : 4] \s1/i8088/tcore/fetch/Madd_pc_cy ;
  wire [15 : 4] \s1/i8088/tcore/fetch/Madd_pc_lut ;
  wire [7 : 0] \s1/i8088/tcore/fetch/opcode_l ;
  wire [7 : 0] \s1/i8088/tcore/fetch/modrm_l ;
  wire [2 : 0] \s1/i8088/tcore/fetch/next_state ;
  wire [8 : 0] \s1/i8088/tcore/decode/Madd_seq_addr_lut ;
  wire [7 : 0] \s1/i8088/tcore/decode/Madd_seq_addr_cy ;
  wire [8 : 0] \s1/i8088/tcore/decode/Mcount_seq_lut ;
  wire [7 : 0] \s1/i8088/tcore/decode/Mcount_seq_cy ;
  wire [8 : 0] \s1/i8088/tcore/decode/seq ;
  wire [4 : 0] \s1/i8088/tcore/decode/div_cnt ;
  wire [7 : 7] \s1/i8088/tcore/decode/opcode_deco/GND_13_o_GND_13_o_mux_109_OUT ;
  wire [15 : 0] \s1/i8088/tcore/exec/s ;
  wire [15 : 0] \s1/i8088/tcore/exec/a ;
  wire [15 : 0] \s1/i8088/tcore/exec/bus_b ;
  wire [8 : 0] \s1/i8088/tcore/exec/oflags ;
  wire [31 : 20] \s1/i8088/tcore/exec/aluout ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/arlog/outadd ;
  wire [0 : 0] \s1/i8088/tcore/exec/alu/log ;
  wire [2 : 2] \s1/i8088/tcore/exec/alu/n0051 ;
  wire [7 : 0] \s1/i8088/tcore/exec/alu/cnv ;
  wire [11 : 0] \s1/i8088/tcore/exec/alu/oth ;
  wire [7 : 0] \s1/i8088/tcore/exec/alu/arl ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/add ;
  wire [7 : 0] \s1/i8088/tcore/exec/alu/mul ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/s ;
  wire [17 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/q ;
  wire [31 : 0] \s1/i8088/tcore/exec/alu/muldiv/p ;
  wire [15 : 8] \s1/i8088/tcore/exec/alu/muldiv/b ;
  wire [15 : 8] \s1/i8088/tcore/exec/alu/muldiv/a ;
  wire [14 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy ;
  wire [16 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT ;
  wire [17 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT ;
  wire [15 : 1] \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 ;
  wire [16 : 1] \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/id ;
  wire [18 : 18] \s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe ;
  wire [18 : 18] \s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe ;
  wire [31 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/iz ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s ;
  wire [16 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q ;
  wire [15 : 1] \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 ;
  wire [31 : 1] \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 ;
  wire [32 : 17] \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 ;
  wire [0 : 0] \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/ovf_pipe ;
  wire [18 : 4] \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy ;
  wire [15 : 4] \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut ;
  wire [14 : 1] \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy ;
  wire [1 : 1] \s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut ;
  wire [18 : 4] \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy ;
  wire [15 : 4] \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut ;
  wire [14 : 0] \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut ;
  wire [14 : 0] \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut ;
  wire [14 : 0] \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy ;
  wire [15 : 1] \s1/i8088/tcore/exec/alu/othop/deff2 ;
  wire [19 : 4] \s1/i8088/tcore/exec/alu/othop/dcmp2 ;
  wire [19 : 4] \s1/i8088/tcore/exec/alu/othop/dcmp ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/deff ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/strf ;
  wire [15 : 0] \s1/i8088/tcore/exec/alu/othop/n0083 ;
  wire [6 : 6] \s1/i8088/tcore/exec/alu/conv/tmpdaa ;
  wire [2 : 2] \s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy ;
  wire [4 : 0] \s1/i8088/tcore/exec/alu/shrot/rot16 ;
  wire [3 : 0] \s1/i8088/tcore/exec/alu/shrot/rot8 ;
  wire [7 : 7] \s1/i8088/tcore/exec/alu/shrot/outr8 ;
  wire [15 : 15] \s1/i8088/tcore/exec/alu/shrot/outr16 ;
  wire [2 : 0] \s1/i8284/counter2 ;
  wire [5 : 0] \s1/i8284/counter ;
  wire [5 : 0] \s1/i8284/Result ;
  wire [7 : 0] \s9/keyboard/tdata ;
  wire [2 : 1] \s1/i8088/tcore/decode/opcode_deco/src ;
  wire [4 : 2] \s1/i8088/tcore/decode/opcode_deco/dst ;
  wire [15 : 15] \s1/i8088/tcore/exec/alu/shrot/rxr16/w ;
  wire [7 : 7] \s1/i8088/tcore/exec/alu/shrot/rxr8/w ;
  GND   XST_GND (
    .G(PIEZO_SPEAKER_OBUF_75)
  );
  VCC   XST_VCC (
    .P(dack_2_n)
  );
  LD #(
    .INIT ( 1'b0 ))
  \s1/i8259/dout_1  (
    .D(\s1/i8259/dout[7]_GND_61_o_mux_36_OUT<2> ),
    .G(\s1/i8259/recint_120 ),
    .Q(\s1/i8259/dout_1_106 )
  );
  LD #(
    .INIT ( 1'b0 ))
  \s1/i8259/dout_0  (
    .D(\s1/i8259/dout[7]_GND_61_o_mux_36_OUT<0> ),
    .G(\s1/i8259/recint_120 ),
    .Q(\s1/i8259/dout_0_105 )
  );
  LDCP #(
    .INIT ( 1'b0 ))
  \s1/i8259/dout_3  (
    .CLR(PIEZO_SPEAKER_OBUF_75),
    .D(dack_2_n),
    .G(\s1/i8259/recint_120 ),
    .PRE(\s1/i8259/inta_n_GND_61_o_AND_641_o ),
    .Q(\s1/i8259/dout_3_110 )
  );
  FDE_1 #(
    .INIT ( 1'b0 ))
  \s1/i8259/isr_1  (
    .C(\s1/inta_n ),
    .CE(\s1/i8259/_n0472_inv ),
    .D(\s1/i8259/GND_61_o_GND_61_o_mux_80_OUT [1]),
    .Q(\s1/i8259/isr [1])
  );
  FDE_1 #(
    .INIT ( 1'b0 ))
  \s1/i8259/isr_0  (
    .C(\s1/inta_n ),
    .CE(\s1/i8259/_n0472_inv ),
    .D(\s1/i8259/GND_61_o_GND_61_o_mux_80_OUT [0]),
    .Q(\s1/i8259/isr [0])
  );
  FDRE_1 #(
    .INIT ( 1'b0 ))
  \s1/i8259/irr_clr_1  (
    .C(\s1/inta_n ),
    .CE(\s1/i8259/inta1_103 ),
    .D(\s1/i8259/irr_1_109 ),
    .R(\s1/i8259/Reset_OR_DriverANDClockEnable ),
    .Q(\s1/i8259/irr_clr [1])
  );
  FDRE_1 #(
    .INIT ( 1'b0 ))
  \s1/i8259/irr_clr_0  (
    .C(\s1/inta_n ),
    .CE(\s1/i8259/inta1_103 ),
    .D(\s1/i8259/irr_0_104 ),
    .R(\s1/i8259/recint_120 ),
    .Q(\s1/i8259/irr_clr [0])
  );
  LDCP #(
    .INIT ( 1'b0 ))
  \s1/i8259/irr_1  (
    .CLR(\s1/i8259/irr_clr [1]),
    .D(PIEZO_SPEAKER_OBUF_75),
    .G(PIEZO_SPEAKER_OBUF_75),
    .PRE(\s1/i8259/irr_clr[1]_PWR_56_o_AND_645_o ),
    .Q(\s1/i8259/irr_1_109 )
  );
  LDCP #(
    .INIT ( 1'b0 ))
  \s1/i8259/irr_0  (
    .CLR(\s1/i8259/irr_clr [0]),
    .D(PIEZO_SPEAKER_OBUF_75),
    .G(PIEZO_SPEAKER_OBUF_75),
    .PRE(\s1/i8259/irr_clr[0]_PWR_56_o_AND_643_o ),
    .Q(\s1/i8259/irr_0_104 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s1/i8259/recint  (
    .C(\s1/inta_n ),
    .D(\s1/i8259/inta1_103 ),
    .R(\s1/i8259/recint_120 ),
    .Q(\s1/i8259/recint_120 )
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<19>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [18]),
    .LI(\s1/i8088/cpu_adr_o [19]),
    .O(\s1/ap [19])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<18>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [17]),
    .LI(\s1/i8088/cpu_adr_o [18]),
    .O(\s1/ap [18])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<18>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [17]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [18]),
    .O(\s1/i8088/Madd_calculated_addr_cy [18])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<17>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [16]),
    .LI(\s1/i8088/cpu_adr_o [17]),
    .O(\s1/ap [17])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<17>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [16]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [17]),
    .O(\s1/i8088/Madd_calculated_addr_cy [17])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<16>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [15]),
    .LI(\s1/i8088/cpu_adr_o [16]),
    .O(\s1/ap [16])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<16>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [15]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [16]),
    .O(\s1/i8088/Madd_calculated_addr_cy [16])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<15>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [14]),
    .LI(\s1/i8088/cpu_adr_o [15]),
    .O(\s1/ap [15])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<15>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [14]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [15]),
    .O(\s1/i8088/Madd_calculated_addr_cy [15])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<14>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [13]),
    .LI(\s1/i8088/cpu_adr_o [14]),
    .O(\s1/ap [14])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<14>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [13]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [14]),
    .O(\s1/i8088/Madd_calculated_addr_cy [14])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<13>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [12]),
    .LI(\s1/i8088/cpu_adr_o [13]),
    .O(\s1/ap [13])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<13>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [12]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [13]),
    .O(\s1/i8088/Madd_calculated_addr_cy [13])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<12>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [11]),
    .LI(\s1/i8088/cpu_adr_o [12]),
    .O(\s1/ap [12])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<12>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [11]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [12]),
    .O(\s1/i8088/Madd_calculated_addr_cy [12])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<11>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [10]),
    .LI(\s1/i8088/cpu_adr_o [11]),
    .O(\s1/ap [11])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<11>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [10]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [11]),
    .O(\s1/i8088/Madd_calculated_addr_cy [11])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<10>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [9]),
    .LI(\s1/i8088/cpu_adr_o [10]),
    .O(\s1/ap [10])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<10>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [9]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [10]),
    .O(\s1/i8088/Madd_calculated_addr_cy [10])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<9>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [8]),
    .LI(\s1/i8088/cpu_adr_o [9]),
    .O(\s1/ap [9])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<9>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [8]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [9]),
    .O(\s1/i8088/Madd_calculated_addr_cy [9])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<8>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [7]),
    .LI(\s1/i8088/cpu_adr_o [8]),
    .O(\s1/ap [8])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<8>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [7]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [8]),
    .O(\s1/i8088/Madd_calculated_addr_cy [8])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<7>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [6]),
    .LI(\s1/i8088/cpu_adr_o [7]),
    .O(\s1/i8088/calculated_addr [7])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<7>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [6]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [7]),
    .O(\s1/i8088/Madd_calculated_addr_cy [7])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<6>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [5]),
    .LI(\s1/i8088/cpu_adr_o [6]),
    .O(\s1/i8088/calculated_addr [6])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<6>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [5]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [6]),
    .O(\s1/i8088/Madd_calculated_addr_cy [6])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<5>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [4]),
    .LI(\s1/i8088/cpu_adr_o [5]),
    .O(\s1/i8088/calculated_addr [5])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<5>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [4]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/cpu_adr_o [5]),
    .O(\s1/i8088/Madd_calculated_addr_cy [5])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<4>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [3]),
    .LI(\s1/i8088/Madd_calculated_addr_lut [4]),
    .O(\s1/i8088/calculated_addr [4])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<4>  (
    .CI(\s1/i8088/Madd_calculated_addr_cy [3]),
    .DI(\s1/i8088/cpu_adr_o [4]),
    .S(\s1/i8088/Madd_calculated_addr_lut [4]),
    .O(\s1/i8088/Madd_calculated_addr_cy [4])
  );
  XORCY   \s1/i8088/Madd_calculated_addr_xor<3>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/Madd_calculated_addr_lut [3]),
    .O(\s1/i8088/calculated_addr [3])
  );
  MUXCY   \s1/i8088/Madd_calculated_addr_cy<3>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(\s1/i8088/cpu_adr_o [3]),
    .S(\s1/i8088/Madd_calculated_addr_lut [3]),
    .O(\s1/i8088/Madd_calculated_addr_cy [3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8288/state_FSM_FFd1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8288/state_FSM_FFd2_224 ),
    .Q(\s1/i8288/state_FSM_FFd1_223 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8288/state_FSM_FFd2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8288/state_FSM_FFd2-In ),
    .Q(\s1/i8288/state_FSM_FFd2_224 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \s1/i8288/mrdc  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8288/state[1]_GND_106_o_equal_20_o ),
    .D(\s1/i8288/s_n[2]_s_n[2]_OR_916_o ),
    .Q(\s1/i8288/mrdc_231 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \s1/i8288/inta  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8288/state[1]_GND_106_o_equal_20_o ),
    .D(\s1/i8288/s_n[2]_GND_106_o_equal_26_o ),
    .Q(\s1/i8288/inta_232 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \s1/i8288/aiowc  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8288/state[1]_GND_106_o_equal_20_o ),
    .D(\s1/i8288/s_n[2]_GND_106_o_equal_25_o ),
    .Q(\s1/i8288/aiowc_233 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \s1/i8288/iorc  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8288/state[1]_GND_106_o_equal_20_o ),
    .D(\s1/i8288/s_n[2]_GND_106_o_equal_24_o ),
    .Q(\s1/i8288/iorc_234 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \s1/i8288/amwc  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8288/state[1]_GND_106_o_equal_20_o ),
    .D(\s1/i8288/s_n[2]_PWR_61_o_equal_23_o ),
    .Q(\s1/i8288/amwc_235 )
  );
  LD   \s1/u7/rq_7  (
    .D(\s1/adp [7]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u7/rq_7_237 )
  );
  LD   \s1/u7/rq_0  (
    .D(\s1/adp [0]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u7/rq_0_238 )
  );
  LD   \s1/u7/rq_1  (
    .D(\s1/adp [1]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u7/rq_1_239 )
  );
  LD   \s1/u7/rq_2  (
    .D(\s1/adp [2]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u7/rq_2_240 )
  );
  LD   \s1/u7/rq_3  (
    .D(\s1/adp [3]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u7/rq_3_241 )
  );
  LD   \s1/u7/rq_4  (
    .D(\s1/adp [4]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u7/rq_4_242 )
  );
  LD   \s1/u7/rq_5  (
    .D(\s1/adp [5]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u7/rq_5_243 )
  );
  LD   \s1/u7/rq_6  (
    .D(\s1/adp [6]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u7/rq_6_244 )
  );
  LD   \s1/u9/rq_7  (
    .D(\s1/ap [15]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u9/rq_7_245 )
  );
  LD   \s1/u9/rq_0  (
    .D(\s1/ap [8]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u9/rq_0_246 )
  );
  LD   \s1/u9/rq_1  (
    .D(\s1/ap [9]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u9/rq_1_247 )
  );
  LD   \s1/u9/rq_2  (
    .D(\s1/ap [10]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u9/rq_2_248 )
  );
  LD   \s1/u9/rq_3  (
    .D(\s1/ap [11]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u9/rq_3_249 )
  );
  LD   \s1/u9/rq_4  (
    .D(\s1/ap [12]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u9/rq_4_250 )
  );
  LD   \s1/u9/rq_5  (
    .D(\s1/ap [13]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u9/rq_5_251 )
  );
  LD   \s1/u9/rq_6  (
    .D(\s1/ap [14]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u9/rq_6_252 )
  );
  LD   \s1/u10/rq_7  (
    .D(\s1/ap [19]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u10/rq_7_253 )
  );
  LD   \s1/u10/rq_4  (
    .D(\s1/ap [16]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u10/rq_4_254 )
  );
  LD   \s1/u10/rq_5  (
    .D(\s1/ap [17]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u10/rq_5_255 )
  );
  LD   \s1/u10/rq_6  (
    .D(\s1/ap [18]),
    .G(\s1/ale_BUFG_78 ),
    .Q(\s1/u10/rq_6_256 )
  );
  LDC   \s9/i8255/pdo_7  (
    .CLR(GPIO_SW_C_IBUF_3),
    .D(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<4> ),
    .G(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .Q(\s9/i8255/pdo_7_262 )
  );
  LDC   \s9/i8255/pdo_0  (
    .CLR(GPIO_SW_C_IBUF_3),
    .D(dack_2_n),
    .G(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .Q(\s9/i8255/pdo_0_260 )
  );
  LDC   \s9/i8255/pdo_2  (
    .CLR(GPIO_SW_C_IBUF_3),
    .D(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>11 ),
    .G(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .Q(\s9/i8255/pdo_2_261 )
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<9>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [8]),
    .LI(\s0/vgamod/Mcount_v_count_xor<9>_rt_6649 ),
    .O(\s0/vgamod/Result<9>1 )
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<8>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [7]),
    .LI(\s0/vgamod/Mcount_v_count_cy<8>_rt_6452 ),
    .O(\s0/vgamod/Result<8>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<8>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [7]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_v_count_cy<8>_rt_6452 ),
    .O(\s0/vgamod/Mcount_v_count_cy [8])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<7>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [6]),
    .LI(\s0/vgamod/Mcount_v_count_cy<7>_rt_6453 ),
    .O(\s0/vgamod/Result<7>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<7>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [6]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_v_count_cy<7>_rt_6453 ),
    .O(\s0/vgamod/Mcount_v_count_cy [7])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<6>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [5]),
    .LI(\s0/vgamod/Mcount_v_count_cy<6>_rt_6454 ),
    .O(\s0/vgamod/Result<6>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<6>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [5]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_v_count_cy<6>_rt_6454 ),
    .O(\s0/vgamod/Mcount_v_count_cy [6])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<5>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [4]),
    .LI(\s0/vgamod/Mcount_v_count_cy<5>_rt_6455 ),
    .O(\s0/vgamod/Result<5>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<5>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [4]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_v_count_cy<5>_rt_6455 ),
    .O(\s0/vgamod/Mcount_v_count_cy [5])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<4>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [3]),
    .LI(\s0/vgamod/Mcount_v_count_cy<4>_rt_6456 ),
    .O(\s0/vgamod/Result<4>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<4>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [3]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_v_count_cy<4>_rt_6456 ),
    .O(\s0/vgamod/Mcount_v_count_cy [4])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<3>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [2]),
    .LI(\s0/vgamod/Mcount_v_count_cy<3>_rt_6457 ),
    .O(\s0/vgamod/Result<3>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<3>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [2]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_v_count_cy<3>_rt_6457 ),
    .O(\s0/vgamod/Mcount_v_count_cy [3])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<2>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [1]),
    .LI(\s0/vgamod/Mcount_v_count_cy<2>_rt_6458 ),
    .O(\s0/vgamod/Result<2>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<2>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [1]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_v_count_cy<2>_rt_6458 ),
    .O(\s0/vgamod/Mcount_v_count_cy [2])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<1>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [0]),
    .LI(\s0/vgamod/Mcount_v_count_cy<1>_rt_6459 ),
    .O(\s0/vgamod/Result<1>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<1>  (
    .CI(\s0/vgamod/Mcount_v_count_cy [0]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_v_count_cy<1>_rt_6459 ),
    .O(\s0/vgamod/Mcount_v_count_cy [1])
  );
  XORCY   \s0/vgamod/Mcount_v_count_xor<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s0/vgamod/Mcount_v_count_lut [0]),
    .O(\s0/vgamod/Result<0>1 )
  );
  MUXCY   \s0/vgamod/Mcount_v_count_cy<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(dack_2_n),
    .S(\s0/vgamod/Mcount_v_count_lut [0]),
    .O(\s0/vgamod/Mcount_v_count_cy [0])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<22>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [21]),
    .LI(\s0/vgamod/Mcount_blink_count_xor<22>_rt_6650 ),
    .O(\s0/vgamod/Result [22])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<21>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [20]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<21>_rt_6460 ),
    .O(\s0/vgamod/Result [21])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<21>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [20]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<21>_rt_6460 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [21])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<20>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [19]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<20>_rt_6461 ),
    .O(\s0/vgamod/Result [20])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<20>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [19]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<20>_rt_6461 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [20])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<19>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [18]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<19>_rt_6462 ),
    .O(\s0/vgamod/Result [19])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<19>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [18]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<19>_rt_6462 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [19])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<18>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [17]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<18>_rt_6463 ),
    .O(\s0/vgamod/Result [18])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<18>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [17]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<18>_rt_6463 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [18])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<17>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [16]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<17>_rt_6464 ),
    .O(\s0/vgamod/Result [17])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<17>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [16]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<17>_rt_6464 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [17])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<16>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [15]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<16>_rt_6465 ),
    .O(\s0/vgamod/Result [16])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<16>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [15]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<16>_rt_6465 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [16])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<15>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [14]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<15>_rt_6466 ),
    .O(\s0/vgamod/Result [15])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<15>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [14]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<15>_rt_6466 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [15])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<14>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [13]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<14>_rt_6467 ),
    .O(\s0/vgamod/Result [14])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<14>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [13]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<14>_rt_6467 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [14])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<13>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [12]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<13>_rt_6468 ),
    .O(\s0/vgamod/Result [13])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<13>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [12]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<13>_rt_6468 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [13])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<12>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [11]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<12>_rt_6469 ),
    .O(\s0/vgamod/Result [12])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<12>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [11]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<12>_rt_6469 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [12])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<11>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [10]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<11>_rt_6470 ),
    .O(\s0/vgamod/Result [11])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<11>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [10]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<11>_rt_6470 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [11])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<10>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [9]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<10>_rt_6471 ),
    .O(\s0/vgamod/Result [10])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<10>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [9]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<10>_rt_6471 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [10])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<9>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [8]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<9>_rt_6472 ),
    .O(\s0/vgamod/Result [9])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<9>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [8]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<9>_rt_6472 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [9])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<8>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [7]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<8>_rt_6473 ),
    .O(\s0/vgamod/Result [8])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<8>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [7]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<8>_rt_6473 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [8])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<7>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [6]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<7>_rt_6474 ),
    .O(\s0/vgamod/Result [7])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<7>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [6]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<7>_rt_6474 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [7])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<6>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [5]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<6>_rt_6475 ),
    .O(\s0/vgamod/Result [6])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<6>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [5]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<6>_rt_6475 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [6])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<5>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [4]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<5>_rt_6476 ),
    .O(\s0/vgamod/Result [5])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<5>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [4]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<5>_rt_6476 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [5])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<4>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [3]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<4>_rt_6477 ),
    .O(\s0/vgamod/Result [4])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<4>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [3]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<4>_rt_6477 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [4])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<3>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [2]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<3>_rt_6478 ),
    .O(\s0/vgamod/Result [3])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<3>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [2]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<3>_rt_6478 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [3])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<2>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [1]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<2>_rt_6479 ),
    .O(\s0/vgamod/Result [2])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<2>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [1]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<2>_rt_6479 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [2])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<1>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [0]),
    .LI(\s0/vgamod/Mcount_blink_count_cy<1>_rt_6480 ),
    .O(\s0/vgamod/Result [1])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<1>  (
    .CI(\s0/vgamod/Mcount_blink_count_cy [0]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_blink_count_cy<1>_rt_6480 ),
    .O(\s0/vgamod/Mcount_blink_count_cy [1])
  );
  XORCY   \s0/vgamod/Mcount_blink_count_xor<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s0/vgamod/Mcount_blink_count_lut [0]),
    .O(\s0/vgamod/Result [0])
  );
  MUXCY   \s0/vgamod/Mcount_blink_count_cy<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(dack_2_n),
    .S(\s0/vgamod/Mcount_blink_count_lut [0]),
    .O(\s0/vgamod/Mcount_blink_count_cy [0])
  );
  FDRE   \s0/vgamod/v_count_9  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<9>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [9])
  );
  FDRE   \s0/vgamod/v_count_8  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<8>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [8])
  );
  FDRE   \s0/vgamod/v_count_7  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<7>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [7])
  );
  FDRE   \s0/vgamod/v_count_6  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<6>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [6])
  );
  FDRE   \s0/vgamod/v_count_5  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<5>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [5])
  );
  FDRE   \s0/vgamod/v_count_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<4>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [4])
  );
  FDRE   \s0/vgamod/v_count_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<3>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [3])
  );
  FDRE   \s0/vgamod/v_count_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<2>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [2])
  );
  FDRE   \s0/vgamod/v_count_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<1>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [1])
  );
  FDRE   \s0/vgamod/v_count_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/_n0400_inv ),
    .D(\s0/vgamod/Result<0>1 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable10 ),
    .Q(\s0/vgamod/v_count [0])
  );
  FDR   \s0/vgamod/blink_count_22  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [22]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [22])
  );
  FDR   \s0/vgamod/blink_count_21  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [21]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [21])
  );
  FDR   \s0/vgamod/blink_count_20  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [20]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [20])
  );
  FDR   \s0/vgamod/blink_count_19  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [19]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [19])
  );
  FDR   \s0/vgamod/blink_count_18  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [18]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [18])
  );
  FDR   \s0/vgamod/blink_count_17  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [17]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [17])
  );
  FDR   \s0/vgamod/blink_count_16  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [16]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [16])
  );
  FDR   \s0/vgamod/blink_count_15  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [15]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [15])
  );
  FDR   \s0/vgamod/blink_count_14  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [14]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [14])
  );
  FDR   \s0/vgamod/blink_count_13  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [13]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [13])
  );
  FDR   \s0/vgamod/blink_count_12  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [12]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [12])
  );
  FDR   \s0/vgamod/blink_count_11  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [11]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [11])
  );
  FDR   \s0/vgamod/blink_count_10  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [10]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [10])
  );
  FDR   \s0/vgamod/blink_count_9  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [9]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [9])
  );
  FDR   \s0/vgamod/blink_count_8  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [8]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [8])
  );
  FDR   \s0/vgamod/blink_count_7  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [7]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [7])
  );
  FDR   \s0/vgamod/blink_count_6  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [6]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [6])
  );
  FDR   \s0/vgamod/blink_count_5  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [5]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [5])
  );
  FDR   \s0/vgamod/blink_count_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [4]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [4])
  );
  FDR   \s0/vgamod/blink_count_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [3]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [3])
  );
  FDR   \s0/vgamod/blink_count_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [2]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [2])
  );
  FDR   \s0/vgamod/blink_count_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [1]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [1])
  );
  FDR   \s0/vgamod/blink_count_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Result [0]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/blink_count [0])
  );
  FDR   \s0/vgamod/h_count_9  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Mcount_h_count9 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/h_count [9])
  );
  FDR   \s0/vgamod/h_count_8  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Mcount_h_count8 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/h_count [8])
  );
  FDR   \s0/vgamod/h_count_7  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Mcount_h_count7 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/h_count [7])
  );
  FDR   \s0/vgamod/h_count_6  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Mcount_h_count6 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/h_count [6])
  );
  FDR   \s0/vgamod/h_count_5  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Mcount_h_count5 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/h_count [5])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<9>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [8]),
    .LI(\s0/vgamod/Mcount_h_count_lut [9]),
    .O(\s0/vgamod/Mcount_h_count9 )
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<8>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [7]),
    .LI(\s0/vgamod/Mcount_h_count_lut [8]),
    .O(\s0/vgamod/Mcount_h_count8 )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<8>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [7]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_h_count_lut [8]),
    .O(\s0/vgamod/Mcount_h_count_cy [8])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<7>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [6]),
    .LI(\s0/vgamod/Mcount_h_count_lut [7]),
    .O(\s0/vgamod/Mcount_h_count7 )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<7>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [6]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_h_count_lut [7]),
    .O(\s0/vgamod/Mcount_h_count_cy [7])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<6>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [5]),
    .LI(\s0/vgamod/Mcount_h_count_lut [6]),
    .O(\s0/vgamod/Mcount_h_count6 )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<6>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [5]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_h_count_lut [6]),
    .O(\s0/vgamod/Mcount_h_count_cy [6])
  );
  XORCY   \s0/vgamod/Mcount_h_count_xor<5>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [4]),
    .LI(\s0/vgamod/Mcount_h_count_lut [5]),
    .O(\s0/vgamod/Mcount_h_count5 )
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<5>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [4]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_h_count_lut [5]),
    .O(\s0/vgamod/Mcount_h_count_cy [5])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<4>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [3]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_h_count_lut [4]),
    .O(\s0/vgamod/Mcount_h_count_cy [4])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<3>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [2]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_h_count_lut [3]),
    .O(\s0/vgamod/Mcount_h_count_cy [3])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<2>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [1]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_h_count_lut [2]),
    .O(\s0/vgamod/Mcount_h_count_cy [2])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<1>  (
    .CI(\s0/vgamod/Mcount_h_count_cy [0]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_h_count_lut [1]),
    .O(\s0/vgamod/Mcount_h_count_cy [1])
  );
  MUXCY   \s0/vgamod/Mcount_h_count_cy<0>  (
    .CI(\s0/vgamod/h_count[9]_PWR_188_o_equal_76_o_inv ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s0/vgamod/Mcount_h_count_lut [0]),
    .O(\s0/vgamod/Mcount_h_count_cy [0])
  );
  FDR   \s0/vgamod/vga_blue_o_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/GND_308_o_vga_bg_colour[0]_mux_135_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_blue_o [1])
  );
  FDR   \s0/vgamod/vga_green_o_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/GND_308_o_vga_bg_colour[1]_mux_139_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_green_o [1])
  );
  FDR   \s0/vgamod/vga_green_o_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/GND_308_o_vga_bg_colour[1]_mux_139_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_green_o [0])
  );
  FDR   \s0/vgamod/vga_red_o_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/GND_308_o_vga_bg_colour[2]_mux_141_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_red_o [1])
  );
  FDR   \s0/vgamod/vga_red_o_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/GND_308_o_vga_bg_colour[0]_mux_135_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_red_o [0])
  );
  FDR   \s0/vgamod/vga_shift_7  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<7> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_shift [7])
  );
  FDR   \s0/vgamod/vga_shift_6  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<6> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_shift [6])
  );
  FDR   \s0/vgamod/vga_shift_5  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<5> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_shift [5])
  );
  FDR   \s0/vgamod/vga_shift_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<4> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_shift [4])
  );
  FDR   \s0/vgamod/vga_shift_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<3> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_shift [3])
  );
  FDR   \s0/vgamod/vga_shift_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<2> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_shift [2])
  );
  FDR   \s0/vgamod/vga_shift_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_shift [1])
  );
  FDR   \s0/vgamod/vga_shift_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_shift [0])
  );
  FDSE   \s0/vgamod/vga_fg_colour_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [2]),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_fg_colour [2])
  );
  FDSE   \s0/vgamod/vga_fg_colour_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [1]),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_fg_colour [1])
  );
  FDSE   \s0/vgamod/vga_fg_colour_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [0]),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_fg_colour [0])
  );
  FDRE   \s0/vgamod/vga_bg_colour_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [6]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_bg_colour [2])
  );
  FDRE   \s0/vgamod/vga_bg_colour_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [5]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_bg_colour [1])
  );
  FDRE   \s0/vgamod/vga_bg_colour_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o ),
    .D(\s0/vgamod/attr_data_out [4]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga_bg_colour [0])
  );
  FDE   \s0/vgamod/intense  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/_n0368_inv ),
    .D(\s0/vgamod/attr_data_out [3]),
    .Q(\s0/vgamod/intense_546 )
  );
  FDR   \s0/vgamod/attr_addr_10  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<10> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr_addr [10])
  );
  FDR   \s0/vgamod/attr_addr_9  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<9> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr_addr [9])
  );
  FDR   \s0/vgamod/attr_addr_8  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<8> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr_addr [8])
  );
  FDR   \s0/vgamod/attr_addr_7  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<7> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr_addr [7])
  );
  FDR   \s0/vgamod/attr_addr_6  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<6> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr_addr [6])
  );
  FDR   \s0/vgamod/attr_addr_5  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<5> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr_addr [5])
  );
  FDR   \s0/vgamod/attr_addr_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<4> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr_addr [4])
  );
  FDR   \s0/vgamod/attr_addr_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<3> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr_addr [3])
  );
  FDR   \s0/vgamod/attr_addr_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<2> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr_addr [2])
  );
  FDR   \s0/vgamod/attr_addr_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr_addr [1])
  );
  FDR   \s0/vgamod/attr_addr_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr_addr [0])
  );
  FDR   \s0/vgamod/buff_addr_10  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<10> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff_addr [10])
  );
  FDR   \s0/vgamod/buff_addr_9  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<9> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff_addr [9])
  );
  FDR   \s0/vgamod/buff_addr_8  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<8> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff_addr [8])
  );
  FDR   \s0/vgamod/buff_addr_7  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<7> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff_addr [7])
  );
  FDR   \s0/vgamod/buff_addr_6  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<6> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff_addr [6])
  );
  FDR   \s0/vgamod/buff_addr_5  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<5> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff_addr [5])
  );
  FDR   \s0/vgamod/buff_addr_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<4> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff_addr [4])
  );
  FDR   \s0/vgamod/buff_addr_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<3> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff_addr [3])
  );
  FDR   \s0/vgamod/buff_addr_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<2> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff_addr [2])
  );
  FDR   \s0/vgamod/buff_addr_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff_addr [1])
  );
  FDR   \s0/vgamod/buff_addr_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff_addr [0])
  );
  FDRE   \s0/vgamod/dataout_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/a[19]_GND_308_o_equal_41_o ),
    .D(\s0/vgamod/dataout[7]_GND_308_o_mux_51_OUT<3> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/dataout[3] )
  );
  FDRE   \s0/vgamod/dataout_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/a[19]_GND_308_o_equal_41_o ),
    .D(\s0/vgamod/dataout[7]_GND_308_o_mux_51_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/dataout[0] )
  );
  FDR   \s0/vgamod/ver_addr_6  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/GND_308_o_row1_addr[4]_add_110_OUT<6> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/ver_addr [6])
  );
  FDR   \s0/vgamod/ver_addr_5  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/GND_308_o_row1_addr[4]_add_110_OUT<5> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/ver_addr [5])
  );
  FDR   \s0/vgamod/ver_addr_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/GND_308_o_row1_addr[4]_add_110_OUT<4> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/ver_addr [4])
  );
  FDR   \s0/vgamod/ver_addr_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/GND_308_o_row1_addr[4]_add_110_OUT<3> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/ver_addr [3])
  );
  FDR   \s0/vgamod/ver_addr_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/Madd_GND_308_o_row1_addr[4]_add_110_OUT_lut<2> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/ver_addr [2])
  );
  FDR   \s0/vgamod/ver_addr_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/row1_addr [1]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/ver_addr [1])
  );
  FDR   \s0/vgamod/ver_addr_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/row1_addr [0]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/ver_addr [0])
  );
  FDR   \s0/vgamod/row1_addr_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<4> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/row1_addr [4])
  );
  FDR   \s0/vgamod/row1_addr_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<3> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/row1_addr [3])
  );
  FDR   \s0/vgamod/row1_addr_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<2> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/row1_addr [2])
  );
  FDR   \s0/vgamod/row1_addr_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/row1_addr [1])
  );
  FDR   \s0/vgamod/row1_addr_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/row1_addr [0])
  );
  FDR   \s0/vgamod/hor_addr_6  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col1_addr [6]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/hor_addr [6])
  );
  FDR   \s0/vgamod/hor_addr_5  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col1_addr [5]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/hor_addr [5])
  );
  FDR   \s0/vgamod/hor_addr_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col1_addr [4]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/hor_addr [4])
  );
  FDR   \s0/vgamod/hor_addr_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col1_addr [3]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/hor_addr [3])
  );
  FDR   \s0/vgamod/hor_addr_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col1_addr [2]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/hor_addr [2])
  );
  FDR   \s0/vgamod/hor_addr_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col1_addr [1]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/hor_addr [1])
  );
  FDR   \s0/vgamod/hor_addr_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col1_addr [0]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/hor_addr [0])
  );
  FDR   \s0/vgamod/cursor_on_h  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/cursor_on_h_602 )
  );
  FDE   \s0/vgamod/reg_cur_start_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(GPIO_SW_C_IBUF_3),
    .D(\s0/vgamod/reg_cur_start[3]_PWR_188_o_mux_68_OUT<3> ),
    .Q(\s0/vgamod/reg_cur_start [3])
  );
  FDR   \s0/vgamod/vga2_rw  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga1_rw_548 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga2_rw_589 )
  );
  FDR   \s0/vgamod/col1_addr_6  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col_addr [6]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col1_addr [6])
  );
  FDR   \s0/vgamod/col1_addr_5  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col_addr [5]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col1_addr [5])
  );
  FDR   \s0/vgamod/col1_addr_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col_addr [4]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col1_addr [4])
  );
  FDR   \s0/vgamod/col1_addr_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col_addr [3]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col1_addr [3])
  );
  FDR   \s0/vgamod/col1_addr_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col_addr [2]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col1_addr [2])
  );
  FDR   \s0/vgamod/col1_addr_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col_addr [1]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col1_addr [1])
  );
  FDR   \s0/vgamod/col1_addr_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/col_addr [0]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col1_addr [0])
  );
  FDRE   \s0/vgamod/col_addr_6  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count [9]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col_addr [6])
  );
  FDRE   \s0/vgamod/col_addr_5  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count [8]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col_addr [5])
  );
  FDRE   \s0/vgamod/col_addr_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count [7]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col_addr [4])
  );
  FDRE   \s0/vgamod/col_addr_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count [6]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col_addr [3])
  );
  FDRE   \s0/vgamod/col_addr_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .D(\s0/vgamod/h_count [5]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col_addr [2])
  );
  FDRE   \s0/vgamod/col_addr_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .D(\s0/vgamod/blink_count [4]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col_addr [1])
  );
  FDRE   \s0/vgamod/col_addr_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .D(\s0/vgamod/blink_count [3]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/col_addr [0])
  );
  FDRE   \s0/vgamod/row_addr_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [8]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/row_addr [4])
  );
  FDRE   \s0/vgamod/row_addr_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [7]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/row_addr [3])
  );
  FDRE   \s0/vgamod/row_addr_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [6]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/row_addr [2])
  );
  FDRE   \s0/vgamod/row_addr_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [5]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/row_addr [1])
  );
  FDRE   \s0/vgamod/row_addr_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .D(\s0/vgamod/v_count [4]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/row_addr [0])
  );
  FDS   \s0/vgamod/vga1_rw  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/vga0_rw_608 ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga1_rw_548 )
  );
  FDRSE   \s0/vgamod/video_on_v  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/v_count[9]_GND_308_o_equal_91_o ),
    .D(dack_2_n),
    .R(\s0/vgamod/_n0361 ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/video_on_v_493 )
  );
  FDRSE   \s0/vgamod/video_on_h  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o ),
    .D(dack_2_n),
    .R(\s0/vgamod/_n0357 ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/video_on_h_494 )
  );
  FDRSE   \s0/vgamod/horiz_sync  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/_n0400_inv3 ),
    .D(dack_2_n),
    .R(\s0/vgamod/_n0351 ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/horiz_sync_73 )
  );
  FDRSE   \s0/vgamod/vert_sync  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/v_count[9]_GND_308_o_equal_88_o ),
    .D(dack_2_n),
    .R(\s0/vgamod/_n0353 ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vert_sync_74 )
  );
  FDRE   \s0/vgamod/attr0_addr_10  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[11]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr0_addr [10])
  );
  FDRE   \s0/vgamod/attr0_addr_9  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[10]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr0_addr [9])
  );
  FDRE   \s0/vgamod/attr0_addr_8  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[9]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr0_addr [8])
  );
  FDRE   \s0/vgamod/attr0_addr_7  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[8]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr0_addr [7])
  );
  FDRE   \s0/vgamod/attr0_addr_6  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[7]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr0_addr [6])
  );
  FDRE   \s0/vgamod/attr0_addr_5  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[6]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr0_addr [5])
  );
  FDRE   \s0/vgamod/attr0_addr_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[5]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr0_addr [4])
  );
  FDRE   \s0/vgamod/attr0_addr_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[4]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr0_addr [3])
  );
  FDRE   \s0/vgamod/attr0_addr_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[3]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr0_addr [2])
  );
  FDRE   \s0/vgamod/attr0_addr_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[2]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr0_addr [1])
  );
  FDRE   \s0/vgamod/attr0_addr_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_attr_we ),
    .D(a[1]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/attr0_addr [0])
  );
  FDRE   \s0/vgamod/cursor_on  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o ),
    .D(\s0/vgamod/blink_count [22]),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable1 ),
    .Q(\s0/vgamod/cursor_on_512 )
  );
  FDRE   \s0/vgamod/video_on  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o ),
    .D(\s0/vgamod/video_on_v_493 ),
    .R(\s0/vgamod/Reset_OR_DriverANDClockEnable ),
    .Q(\s0/vgamod/video_on_513 )
  );
  FDRE   \s0/vgamod/buff0_addr_10  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[11]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff0_addr [10])
  );
  FDRE   \s0/vgamod/buff0_addr_9  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[10]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff0_addr [9])
  );
  FDRE   \s0/vgamod/buff0_addr_8  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[9]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff0_addr [8])
  );
  FDRE   \s0/vgamod/buff0_addr_7  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[8]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff0_addr [7])
  );
  FDRE   \s0/vgamod/buff0_addr_6  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[7]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff0_addr [6])
  );
  FDRE   \s0/vgamod/buff0_addr_5  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[6]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff0_addr [5])
  );
  FDRE   \s0/vgamod/buff0_addr_4  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[5]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff0_addr [4])
  );
  FDRE   \s0/vgamod/buff0_addr_3  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[4]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff0_addr [3])
  );
  FDRE   \s0/vgamod/buff0_addr_2  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[3]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff0_addr [2])
  );
  FDRE   \s0/vgamod/buff0_addr_1  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[2]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff0_addr [1])
  );
  FDRE   \s0/vgamod/buff0_addr_0  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .CE(\s0/vgamod/new_buff_we ),
    .D(a[1]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/buff0_addr [0])
  );
  FDR   \s0/vgamod/cursor_on_v  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(\s0/vgamod/v_count[8]_v_count[3]_AND_912_o_409 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/cursor_on_v_601 )
  );
  FD   \s0/vgamod/vga0_rw  (
    .C(\s1/i8284/vclk_BUFG_33 ),
    .D(GPIO_SW_C_IBUF_3),
    .Q(\s0/vgamod/vga0_rw_608 )
  );
  FD   \s4/i8237/reset_clk_DFF_1945  (
    .C(dclk),
    .D(\s4/i8237/reset_mast_clr_AND_707_o_633 ),
    .Q(\s4/i8237/reset_clk_DFF_1945_634 )
  );
  FDR   \s1/i8088/tcore/hlt_op_old  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec_st ),
    .R(\s1/i8088/tcore/opcode[7]_PWR_8_o_equal_5_o_0 ),
    .Q(\s1/i8088/tcore/hlt_op_old_759 )
  );
  FDRSE   \s1/i8088/tcore/hlt  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/hlt_out ),
    .D(PIEZO_SPEAKER_OBUF_75),
    .R(GPIO_SW_C_IBUF_3),
    .S(\s1/i8088/tcore/hlt_in ),
    .Q(\s1/i8088/tcore/hlt_758 )
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<19>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [18]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_xor<19>_rt_6651 ),
    .O(\s1/i8088/tcore/pc [19])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<18>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [17]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt_6481 ),
    .O(\s1/i8088/tcore/pc [18])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<18>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [17]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt_6481 ),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [18])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<17>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [16]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt_6482 ),
    .O(\s1/i8088/tcore/pc [17])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<17>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [16]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt_6482 ),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [17])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<16>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [15]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt_6483 ),
    .O(\s1/i8088/tcore/pc [16])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<16>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [15]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt_6483 ),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [16])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<15>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [14]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [15]),
    .O(\s1/i8088/tcore/pc [15])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<15>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [14]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [15]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [15])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<14>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [13]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [14]),
    .O(\s1/i8088/tcore/pc [14])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<14>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [13]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [14]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [14])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<13>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [12]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [13]),
    .O(\s1/i8088/tcore/pc [13])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<13>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [12]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [13]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<13>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [13])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<12>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [11]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [12]),
    .O(\s1/i8088/tcore/pc [12])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<12>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [11]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [12]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<12>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [12])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<11>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [10]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [11]),
    .O(\s1/i8088/tcore/pc [11])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<11>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [10]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [11]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<11>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [11])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<10>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [9]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [10]),
    .O(\s1/i8088/tcore/pc [10])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<10>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [9]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [10]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<10>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [10])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<9>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [8]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [9]),
    .O(\s1/i8088/tcore/pc [9])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<9>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [8]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [9]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<9>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [9])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<8>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [7]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [8]),
    .O(\s1/i8088/tcore/pc [8])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<8>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [7]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [8]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<8>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [8])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<7>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [6]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [7]),
    .O(\s1/i8088/tcore/pc [7])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<7>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [6]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [7]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<7>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [7])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<6>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [5]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [6]),
    .O(\s1/i8088/tcore/pc [6])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<6>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [5]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [6]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<6>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [6])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<5>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [4]),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [5]),
    .O(\s1/i8088/tcore/pc [5])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<5>  (
    .CI(\s1/i8088/tcore/fetch/Madd_pc_cy [4]),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [5]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<5>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [5])
  );
  XORCY   \s1/i8088/tcore/fetch/Madd_pc_xor<4>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/fetch/Madd_pc_lut [4]),
    .O(\s1/i8088/tcore/pc [4])
  );
  MUXCY   \s1/i8088/tcore/fetch/Madd_pc_cy<4>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .S(\s1/i8088/tcore/fetch/Madd_pc_lut [4]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/fetch/Madd_pc_lut<4>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_lut [4])
  );
  FDRE   \s1/i8088/tcore/fetch/sop_l_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0239_inv1 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable2 ),
    .Q(\s1/i8088/tcore/fetch/sop_l [2])
  );
  FDRE   \s1/i8088/tcore/fetch/sop_l_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0239_inv1 ),
    .D(\s1/i8088/tcore/opcode [4]),
    .R(\s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable2 ),
    .Q(\s1/i8088/tcore/fetch/sop_l [1])
  );
  FDRE   \s1/i8088/tcore/fetch/sop_l_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0239_inv1 ),
    .D(\s1/i8088/tcore/opcode [3]),
    .R(\s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable2 ),
    .Q(\s1/i8088/tcore/fetch/sop_l [0])
  );
  FDRE   \s1/i8088/tcore/fetch/pref_l_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0231_inv1 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable_955 ),
    .Q(\s1/i8088/tcore/fetch/pref_l [1])
  );
  FDRE   \s1/i8088/tcore/fetch/pref_l_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0231_inv1 ),
    .D(\s1/i8088/tcore/opcode [0]),
    .R(\s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable_955 ),
    .Q(\s1/i8088/tcore/fetch/pref_l [0])
  );
  FDSE   \s1/i8088/tcore/fetch/state_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/ld_base ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/state [2])
  );
  FDRE   \s1/i8088/tcore/fetch/state_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/state [1])
  );
  FDRE   \s1/i8088/tcore/fetch/state_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/state [0])
  );
  FDSE   \s1/i8088/tcore/fetch/opcode_l_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<7> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/opcode_l [7])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<6> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/opcode_l [6])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/opcode_l [5])
  );
  FDSE   \s1/i8088/tcore/fetch/opcode_l_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<4> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/opcode_l [4])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<3> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/opcode_l [3])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/opcode_l [2])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/opcode_l [1])
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/opcode_l [0])
  );
  FDRSE   \s1/i8088/tcore/fetch/lock_l  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0231_inv11 ),
    .D(PIEZO_SPEAKER_OBUF_75),
    .R(\s1/i8088/tcore/fetch/_n0175 ),
    .S(\s1/i8088/tcore/fetch/_n0188 ),
    .Q(\s1/i8088/tcore/fetch/lock_l_1009 )
  );
  FDE   \s1/i8088/tcore/fetch/off_l_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<15> ),
    .Q(\s1/i8088/tcore/fetch/off_l [15])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<14> ),
    .Q(\s1/i8088/tcore/fetch/off_l [14])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<13> ),
    .Q(\s1/i8088/tcore/fetch/off_l [13])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<12> ),
    .Q(\s1/i8088/tcore/fetch/off_l [12])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<11> ),
    .Q(\s1/i8088/tcore/fetch/off_l [11])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<10> ),
    .Q(\s1/i8088/tcore/fetch/off_l [10])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<9> ),
    .Q(\s1/i8088/tcore/fetch/off_l [9])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<8> ),
    .Q(\s1/i8088/tcore/fetch/off_l [8])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<7> ),
    .Q(\s1/i8088/tcore/fetch/off_l [7])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<6> ),
    .Q(\s1/i8088/tcore/fetch/off_l [6])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<5> ),
    .Q(\s1/i8088/tcore/fetch/off_l [5])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<4> ),
    .Q(\s1/i8088/tcore/fetch/off_l [4])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<3> ),
    .Q(\s1/i8088/tcore/fetch/off_l [3])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<2> ),
    .Q(\s1/i8088/tcore/fetch/off_l [2])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<1> ),
    .Q(\s1/i8088/tcore/fetch/off_l [1])
  );
  FDE   \s1/i8088/tcore/fetch/off_l_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0> ),
    .Q(\s1/i8088/tcore/fetch/off_l [0])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<7> ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [7])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<6> ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [6])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<5> ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [5])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<4> ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [4])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<3> ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [3])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<2>_967 ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [2])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>_966 ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [1])
  );
  FDE   \s1/i8088/tcore/fetch/modrm_l_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0203_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0> ),
    .Q(\s1/i8088/tcore/fetch/modrm_l [0])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/msb_i/q [7]),
    .Q(\s1/i8088/tcore/fetch/imm_l [15])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/msb_i/q [6]),
    .Q(\s1/i8088/tcore/fetch/imm_l [14])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/msb_i/q [5]),
    .Q(\s1/i8088/tcore/fetch/imm_l [13])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/msb_i/q [4]),
    .Q(\s1/i8088/tcore/fetch/imm_l [12])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/msb_i/q [3]),
    .Q(\s1/i8088/tcore/fetch/imm_l [11])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/msb_i/q [2]),
    .Q(\s1/i8088/tcore/fetch/imm_l [10])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/msb_i/q [1]),
    .Q(\s1/i8088/tcore/fetch/imm_l [9])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/msb_i/q [0]),
    .Q(\s1/i8088/tcore/fetch/imm_l [8])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/lsb_i/q [7]),
    .Q(\s1/i8088/tcore/fetch/imm_l [7])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/lsb_i/q [6]),
    .Q(\s1/i8088/tcore/fetch/imm_l [6])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/lsb_i/q [5]),
    .Q(\s1/i8088/tcore/fetch/imm_l [5])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/lsb_i/q [4]),
    .Q(\s1/i8088/tcore/fetch/imm_l [4])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/lsb_i/q [3]),
    .Q(\s1/i8088/tcore/fetch/imm_l [3])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/lsb_i/q [2]),
    .Q(\s1/i8088/tcore/fetch/imm_l [2])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/lsb_i/q [1]),
    .Q(\s1/i8088/tcore/fetch/imm_l [1])
  );
  FDE   \s1/i8088/tcore/fetch/imm_l_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/fetch/_n0215_inv ),
    .D(\s1/i8088/lsb_i/q [0]),
    .Q(\s1/i8088/tcore/fetch/imm_l [0])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<8>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [7]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [8]),
    .O(\s1/i8088/tcore/seq_addr [8])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<7>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [6]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [7]),
    .O(\s1/i8088/tcore/seq_addr [7])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<7>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [6]),
    .DI(\s1/i8088/tcore/decode/seq [7]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [7]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [7])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<6>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [5]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [6]),
    .O(\s1/i8088/tcore/seq_addr [6])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<6>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [5]),
    .DI(\s1/i8088/tcore/decode/seq [6]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [6]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [6])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<5>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [4]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [5]),
    .O(\s1/i8088/tcore/seq_addr [5])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<5>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [4]),
    .DI(\s1/i8088/tcore/decode/seq [5]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [5]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [5])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<4>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [3]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [4]),
    .O(\s1/i8088/tcore/seq_addr [4])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<4>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [3]),
    .DI(\s1/i8088/tcore/decode/seq [4]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [4]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [4])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<3>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [2]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [3]),
    .O(\s1/i8088/tcore/seq_addr [3])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<3>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [2]),
    .DI(\s1/i8088/tcore/decode/seq [3]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [3]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [3])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<2>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [1]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [2]),
    .O(\s1/i8088/tcore/seq_addr [2])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<2>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [1]),
    .DI(\s1/i8088/tcore/decode/seq [2]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [2]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [2])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<1>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [0]),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [1]),
    .O(\s1/i8088/tcore/seq_addr [1])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<1>  (
    .CI(\s1/i8088/tcore/decode/Madd_seq_addr_cy [0]),
    .DI(\s1/i8088/tcore/decode/seq [1]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [1]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [1])
  );
  XORCY   \s1/i8088/tcore/decode/Madd_seq_addr_xor<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/decode/Madd_seq_addr_lut [0]),
    .O(\s1/i8088/tcore/seq_addr [0])
  );
  MUXCY   \s1/i8088/tcore/decode/Madd_seq_addr_cy<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(\s1/i8088/tcore/decode/seq [0]),
    .S(\s1/i8088/tcore/decode/Madd_seq_addr_lut [0]),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_cy [0])
  );
  FDRE   \s1/i8088/tcore/decode/seq_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq8 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [8])
  );
  FDRE   \s1/i8088/tcore/decode/seq_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq7 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [7])
  );
  FDRE   \s1/i8088/tcore/decode/seq_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq5 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [5])
  );
  FDRE   \s1/i8088/tcore/decode/seq_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq4 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [4])
  );
  FDRE   \s1/i8088/tcore/decode/seq_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq6 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [6])
  );
  FDRE   \s1/i8088/tcore/decode/seq_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq2 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [2])
  );
  FDRE   \s1/i8088/tcore/decode/seq_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq1 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [1])
  );
  FDRE   \s1/i8088/tcore/decode/seq_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq3 ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [3])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt4 ),
    .R(\s1/i8088/tcore/decode/Mcount_div_cnt_val_1072 ),
    .Q(\s1/i8088/tcore/decode/div_cnt [4])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt3 ),
    .R(\s1/i8088/tcore/decode/Mcount_div_cnt_val_1072 ),
    .Q(\s1/i8088/tcore/decode/div_cnt [3])
  );
  FDRE   \s1/i8088/tcore/decode/seq_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/_n0129_inv ),
    .D(\s1/i8088/tcore/decode/Mcount_seq ),
    .R(\s1/i8088/tcore/decode/Mcount_seq_val ),
    .Q(\s1/i8088/tcore/decode/seq [0])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt1_1070 ),
    .R(\s1/i8088/tcore/decode/Mcount_div_cnt_val_1072 ),
    .Q(\s1/i8088/tcore/decode/div_cnt [1])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt ),
    .R(\s1/i8088/tcore/decode/Mcount_div_cnt_val_1072 ),
    .Q(\s1/i8088/tcore/decode/div_cnt [0])
  );
  FDR   \s1/i8088/tcore/decode/div_cnt_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/decode/Mcount_div_cnt2 ),
    .R(\s1/i8088/tcore/decode/Mcount_div_cnt_val_1072 ),
    .Q(\s1/i8088/tcore/decode/div_cnt [2])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<8>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [7]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [8]),
    .O(\s1/i8088/tcore/decode/Mcount_seq8 )
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<7>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [6]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [7]),
    .O(\s1/i8088/tcore/decode/Mcount_seq7 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<7>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [6]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [7]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [7])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<6>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [5]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [6]),
    .O(\s1/i8088/tcore/decode/Mcount_seq6 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<6>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [5]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [6]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [6])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<5>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [4]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [5]),
    .O(\s1/i8088/tcore/decode/Mcount_seq5 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<5>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [4]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [5]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [5])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<4>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [3]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [4]),
    .O(\s1/i8088/tcore/decode/Mcount_seq4 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<4>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [3]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [4]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [4])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<3>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [2]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [3]),
    .O(\s1/i8088/tcore/decode/Mcount_seq3 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<3>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [2]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [3]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [3])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<2>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [1]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [2]),
    .O(\s1/i8088/tcore/decode/Mcount_seq2 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<2>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [1]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [2]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [2])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<1>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [0]),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [1]),
    .O(\s1/i8088/tcore/decode/Mcount_seq1 )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<1>  (
    .CI(\s1/i8088/tcore/decode/Mcount_seq_cy [0]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [1]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [1])
  );
  XORCY   \s1/i8088/tcore/decode/Mcount_seq_xor<0>  (
    .CI(\s1/i8088/tcore/exec_st ),
    .LI(\s1/i8088/tcore/decode/Mcount_seq_lut [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq )
  );
  MUXCY   \s1/i8088/tcore/decode/Mcount_seq_cy<0>  (
    .CI(\s1/i8088/tcore/exec_st ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/decode/Mcount_seq_lut [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_cy [0])
  );
  FDRSE   \s1/i8088/tcore/decode/ext_int  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/decode/GND_12_o_end_seq_MUX_257_o ),
    .R(GPIO_SW_C_IBUF_3),
    .S(\s1/i8088/tcore/decode/_n0112 ),
    .Q(\s1/i8088/tcore/decode/ext_int_820 )
  );
  FDRSE   \s1/i8088/tcore/decode/tfle  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/decode/GND_12_o_end_seq_MUX_253_o ),
    .R(GPIO_SW_C_IBUF_3),
    .S(\s1/i8088/tcore/decode/_n0110 ),
    .Q(\s1/i8088/tcore/decode/tfle_1090 )
  );
  FDRSE   \s1/i8088/tcore/decode/dive  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/decode/GND_12_o_end_seq_MUX_249_o ),
    .R(GPIO_SW_C_IBUF_3),
    .S(\s1/i8088/tcore/decode/_n0108 ),
    .Q(\s1/i8088/tcore/decode/dive_1091 )
  );
  FDRSE   \s1/i8088/tcore/decode/iflssd  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/wr_ss ),
    .D(PIEZO_SPEAKER_OBUF_75),
    .R(GPIO_SW_C_IBUF_3),
    .S(\s1/i8088/tcore/decode/exec_st_inv ),
    .Q(\s1/i8088/tcore/decode/iflssd_1092 )
  );
  FDRE   \s1/i8088/tcore/decode/ifld  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/exec_st_inv ),
    .D(\s1/i8088/tcore/exec/regfile/flags [6]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/decode/ifld_1093 )
  );
  FDRE   \s1/i8088/tcore/decode/tfld  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/exec_st_inv ),
    .D(\s1/i8088/tcore/exec/regfile/flags [5]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/decode/tfld_1094 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_3  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/rot[0] ),
    .I3(\s1/i8088/tcore/exec/alu/oth [0]),
    .I4(\s1/i8088/tcore/exec/alu/arl [0]),
    .I5(\s1/i8088/tcore/exec/alu/log [0]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_3_1295 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_4  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [0]),
    .I3(\s1/i8088/tcore/exec/alu/mul [0]),
    .I4(\s1/i8088/tcore/exec/alu/add [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_4_1296 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_4_1296 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_3_1295 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [0])
  );
  LUT6 #(
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_41  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/alu/mul [1]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/alu/cnv [1]),
    .I5(\s1/i8088/tcore/exec/alu/add [1]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_41_1298 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_41_1298 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_31_1297 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_42  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [2]),
    .I3(\s1/i8088/tcore/exec/alu/mul [2]),
    .I4(\s1/i8088/tcore/exec/alu/add [2]),
    .I5(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_42_1300 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_1  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_42_1300 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_32_1299 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_43  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [3]),
    .I3(\s1/i8088/tcore/exec/alu/mul [3]),
    .I4(\s1/i8088/tcore/exec/alu/add [3]),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_43_1302 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_2  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_43_1302 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_33_1301 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_34  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/rot[4] ),
    .I3(\s1/i8088/tcore/exec/alu/oth [4]),
    .I4(\s1/i8088/tcore/exec/alu/arl [4]),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<4>_4508 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_34_1303 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_44  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [4]),
    .I3(\s1/i8088/tcore/exec/alu/mul [4]),
    .I4(\s1/i8088/tcore/exec/alu/add [4]),
    .I5(\s1/i8088/tcore/exec/bus_b [4]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_44_1304 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_3  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_44_1304 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_34_1303 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_35  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/rot[5] ),
    .I3(\s1/i8088/tcore/exec/alu/oth [5]),
    .I4(\s1/i8088/tcore/exec/alu/arl [5]),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<5>_4506 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_35_1305 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_45  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [5]),
    .I3(\s1/i8088/tcore/exec/alu/mul [5]),
    .I4(\s1/i8088/tcore/exec/alu/add [5]),
    .I5(\s1/i8088/tcore/exec/bus_b [5]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_45_1306 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_4  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_45_1306 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_35_1305 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_36  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/rot[6] ),
    .I3(\s1/i8088/tcore/exec/alu/oth [6]),
    .I4(\s1/i8088/tcore/exec/alu/arl [6]),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<6>_4504 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_36_1307 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_46  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [6]),
    .I3(\s1/i8088/tcore/exec/alu/mul [6]),
    .I4(\s1/i8088/tcore/exec/alu/add [6]),
    .I5(\s1/i8088/tcore/exec/bus_b [6]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_46_1308 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_5  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_46_1308 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_36_1307 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_37  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/rot[7] ),
    .I3(\s1/i8088/tcore/exec/alu/oth [7]),
    .I4(\s1/i8088/tcore/exec/alu/arl [7]),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<7>_4502 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_37_1309 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_47  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/cnv [7]),
    .I3(\s1/i8088/tcore/exec/alu/mul [7]),
    .I4(\s1/i8088/tcore/exec/alu/add [7]),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_47_1310 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out_2_f7_6  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out_47_1310 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out_37_1309 ),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/addr_exec [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [15]),
    .LI(\s1/i8088/tcore/Mmux_ir211_6652 ),
    .O(\s1/i8088/tcore/exec/alu/addsub/cfoadd )
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/add [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [14]),
    .DI(\s1/i8088/tcore/exec/a [15]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/add [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [13]),
    .DI(\s1/i8088/tcore/exec/a [14]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/add [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [12]),
    .DI(\s1/i8088/tcore/exec/a [13]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/add [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [11]),
    .DI(\s1/i8088/tcore/exec/a [12]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/add [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [10]),
    .DI(\s1/i8088/tcore/exec/a [11]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/add [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [9]),
    .DI(\s1/i8088/tcore/exec/a [10]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/add [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [8]),
    .DI(\s1/i8088/tcore/exec/a [9]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/add [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [7]),
    .DI(\s1/i8088/tcore/exec/a [8]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/add [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [6]),
    .DI(\s1/i8088/tcore/exec/a [7]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/add [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [5]),
    .DI(\s1/i8088/tcore/exec/a [6]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/add [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [4]),
    .DI(\s1/i8088/tcore/exec/a [5]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/add [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [3]),
    .DI(\s1/i8088/tcore/exec/a [4]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/add [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [2]),
    .DI(\s1/i8088/tcore/exec/a [3]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/add [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [1]),
    .DI(\s1/i8088/tcore/exec/a [2]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/add [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [0]),
    .DI(\s1/i8088/tcore/exec/a [1]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/ci ),
    .LI(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/add [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/addsub/ci ),
    .DI(\s1/i8088/tcore/exec/a [0]),
    .S(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [15]),
    .LI(\s1/i8088/tcore/Mmux_ir191_6653 ),
    .O(\s1/i8088/tcore/exec/alu/arlog/cfoadd )
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [14]),
    .DI(\s1/i8088/tcore/exec/a [15]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [13]),
    .DI(\s1/i8088/tcore/exec/a [14]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [12]),
    .DI(\s1/i8088/tcore/exec/a [13]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [11]),
    .DI(\s1/i8088/tcore/exec/a [12]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [10]),
    .DI(\s1/i8088/tcore/exec/a [11]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [9]),
    .DI(\s1/i8088/tcore/exec/a [10]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [8]),
    .DI(\s1/i8088/tcore/exec/a [9]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [7]),
    .DI(\s1/i8088/tcore/exec/a [8]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [6]),
    .DI(\s1/i8088/tcore/exec/a [7]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [5]),
    .DI(\s1/i8088/tcore/exec/a [6]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [4]),
    .DI(\s1/i8088/tcore/exec/a [5]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [3]),
    .DI(\s1/i8088/tcore/exec/a [4]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [2]),
    .DI(\s1/i8088/tcore/exec/a [3]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [1]),
    .DI(\s1/i8088/tcore/exec/a [2]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [0]),
    .DI(\s1/i8088/tcore/exec/a [1]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_xor<0>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/ci ),
    .LI(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/arlog/outadd [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/arlog/ci ),
    .DI(\s1/i8088/tcore/exec/a [0]),
    .S(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_cy [0])
  );
  DSP48E #(
    .AREG ( 0 ),
    .ACASCREG ( 0 ),
    .BREG ( 0 ),
    .BCASCREG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 1 ),
    .CARRYINREG ( 0 ),
    .OPMODEREG ( 0 ),
    .ALUMODEREG ( 0 ),
    .CARRYINSELREG ( 0 ),
    .MULTCARRYINREG ( 0 ),
    .USE_MULT ( "MULT" ),
    .A_INPUT ( "DIRECT" ),
    .B_INPUT ( "DIRECT" ),
    .USE_SIMD ( "ONE48" ),
    .PATTERN ( 48'h000000000000 ),
    .MASK ( 48'h3FFFFFFFFFFF ),
    .SEL_PATTERN ( "PATTERN" ),
    .SEL_MASK ( "MASK" ),
    .SEL_ROUNDING_MASK ( "SEL_MASK" ),
    .AUTORESET_PATTERN_DETECT ( "FALSE" ),
    .AUTORESET_PATTERN_DETECT_OPTINV ( "MATCH" ),
    .USE_PATTERN_DETECT ( "NO_PATDET" ))
  \s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT  (
    .CARRYIN(PIEZO_SPEAKER_OBUF_75),
    .CEA1(PIEZO_SPEAKER_OBUF_75),
    .CEA2(PIEZO_SPEAKER_OBUF_75),
    .CEB1(PIEZO_SPEAKER_OBUF_75),
    .CEB2(PIEZO_SPEAKER_OBUF_75),
    .CEC(PIEZO_SPEAKER_OBUF_75),
    .CECTRL(PIEZO_SPEAKER_OBUF_75),
    .CEP(dack_2_n),
    .CEM(PIEZO_SPEAKER_OBUF_75),
    .CECARRYIN(PIEZO_SPEAKER_OBUF_75),
    .CEMULTCARRYIN(PIEZO_SPEAKER_OBUF_75),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .RSTA(PIEZO_SPEAKER_OBUF_75),
    .RSTB(PIEZO_SPEAKER_OBUF_75),
    .RSTC(PIEZO_SPEAKER_OBUF_75),
    .RSTCTRL(PIEZO_SPEAKER_OBUF_75),
    .RSTP(PIEZO_SPEAKER_OBUF_75),
    .RSTM(PIEZO_SPEAKER_OBUF_75),
    .RSTALLCARRYIN(PIEZO_SPEAKER_OBUF_75),
    .CEALUMODE(PIEZO_SPEAKER_OBUF_75),
    .RSTALUMODE(PIEZO_SPEAKER_OBUF_75),
    .PATTERNBDETECT(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PATTERNBDETECT_UNCONNECTED ),
    .PATTERNDETECT(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PATTERNDETECT_UNCONNECTED ),
    .OVERFLOW(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_OVERFLOW_UNCONNECTED ),
    .UNDERFLOW(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_UNDERFLOW_UNCONNECTED ),
    .CARRYCASCIN(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYCASCIN_UNCONNECTED ),
    .CARRYCASCOUT(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYCASCOUT_UNCONNECTED ),
    .MULTSIGNIN(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_MULTSIGNIN_UNCONNECTED ),
    .MULTSIGNOUT(\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_MULTSIGNOUT_UNCONNECTED ),
    .A({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
\s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , 
\s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/bs , 
\s1/i8088/tcore/exec/alu/muldiv/bs , \s1/i8088/tcore/exec/alu/muldiv/b [15], \s1/i8088/tcore/exec/alu/muldiv/b [14], 
\s1/i8088/tcore/exec/alu/muldiv/b [13], \s1/i8088/tcore/exec/alu/muldiv/b [12], \s1/i8088/tcore/exec/alu/muldiv/b [11], 
\s1/i8088/tcore/exec/alu/muldiv/b [10], \s1/i8088/tcore/exec/alu/muldiv/b [9], \s1/i8088/tcore/exec/alu/muldiv/b [8], \s1/i8088/tcore/exec/bus_b [7], 
\s1/i8088/tcore/exec/bus_b [6], \s1/i8088/tcore/exec/bus_b [5], \s1/i8088/tcore/exec/bus_b [4], \s1/i8088/tcore/exec/bus_b [3], 
\s1/i8088/tcore/exec/bus_b [2], \s1/i8088/tcore/exec/bus_b [1], \s1/i8088/tcore/exec/bus_b [0]}),
    .PCIN({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<47>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<46>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<45>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<44>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<43>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<42>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<41>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<40>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<39>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<38>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<37>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<36>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<35>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<34>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<33>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<32>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<31>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<30>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<29>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<28>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<27>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<26>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<25>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<24>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<23>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<22>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<21>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<20>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<19>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<18>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCIN<0>_UNCONNECTED }),
    .B({\s1/i8088/tcore/exec/alu/muldiv/as , \s1/i8088/tcore/exec/alu/muldiv/as , \s1/i8088/tcore/exec/alu/muldiv/a [15], 
\s1/i8088/tcore/exec/alu/muldiv/a [14], \s1/i8088/tcore/exec/alu/muldiv/a [13], \s1/i8088/tcore/exec/alu/muldiv/a [12], 
\s1/i8088/tcore/exec/alu/muldiv/a [11], \s1/i8088/tcore/exec/alu/muldiv/a [10], \s1/i8088/tcore/exec/alu/muldiv/a [9], 
\s1/i8088/tcore/exec/alu/muldiv/a [8], \s1/i8088/tcore/exec/a [7], \s1/i8088/tcore/exec/a [6], \s1/i8088/tcore/exec/a [5], \s1/i8088/tcore/exec/a [4]
, \s1/i8088/tcore/exec/a [3], \s1/i8088/tcore/exec/a [2], \s1/i8088/tcore/exec/a [1], \s1/i8088/tcore/exec/a [0]}),
    .C({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75}),
    .CARRYINSEL({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75}),
    .OPMODE({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, dack_2_n, PIEZO_SPEAKER_OBUF_75, dack_2_n}),
    .BCIN({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCIN<0>_UNCONNECTED }),
    .ALUMODE({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75}),
    .PCOUT({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<47>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<46>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<45>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<44>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<43>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<42>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<41>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<40>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<39>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<38>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<37>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<36>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<35>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<34>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<33>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<32>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<31>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<30>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<29>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<28>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<27>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<26>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<25>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<24>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<23>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<22>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<21>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<20>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<19>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<18>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_PCOUT<0>_UNCONNECTED }),
    .P({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<47>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<46>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<45>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<44>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<43>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<42>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<41>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<40>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<39>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<38>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<37>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<36>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<35>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<34>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<33>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_P<32>_UNCONNECTED , \s1/i8088/tcore/exec/alu/muldiv/p [31], 
\s1/i8088/tcore/exec/alu/muldiv/p [30], \s1/i8088/tcore/exec/alu/muldiv/p [29], \s1/i8088/tcore/exec/alu/muldiv/p [28], 
\s1/i8088/tcore/exec/alu/muldiv/p [27], \s1/i8088/tcore/exec/alu/muldiv/p [26], \s1/i8088/tcore/exec/alu/muldiv/p [25], 
\s1/i8088/tcore/exec/alu/muldiv/p [24], \s1/i8088/tcore/exec/alu/muldiv/p [23], \s1/i8088/tcore/exec/alu/muldiv/p [22], 
\s1/i8088/tcore/exec/alu/muldiv/p [21], \s1/i8088/tcore/exec/alu/muldiv/p [20], \s1/i8088/tcore/exec/alu/muldiv/p [19], 
\s1/i8088/tcore/exec/alu/muldiv/p [18], \s1/i8088/tcore/exec/alu/muldiv/p [17], \s1/i8088/tcore/exec/alu/muldiv/p [16], 
\s1/i8088/tcore/exec/alu/muldiv/p [15], \s1/i8088/tcore/exec/alu/muldiv/p [14], \s1/i8088/tcore/exec/alu/muldiv/p [13], 
\s1/i8088/tcore/exec/alu/muldiv/p [12], \s1/i8088/tcore/exec/alu/muldiv/p [11], \s1/i8088/tcore/exec/alu/muldiv/p [10], 
\s1/i8088/tcore/exec/alu/muldiv/p [9], \s1/i8088/tcore/exec/alu/muldiv/p [8], \s1/i8088/tcore/exec/alu/muldiv/p [7], 
\s1/i8088/tcore/exec/alu/muldiv/p [6], \s1/i8088/tcore/exec/alu/muldiv/p [5], \s1/i8088/tcore/exec/alu/muldiv/p [4], 
\s1/i8088/tcore/exec/alu/muldiv/p [3], \s1/i8088/tcore/exec/alu/muldiv/p [2], \s1/i8088/tcore/exec/alu/muldiv/p [1], 
\s1/i8088/tcore/exec/alu/muldiv/p [0]}),
    .BCOUT({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_BCOUT<0>_UNCONNECTED }),
    .ACIN({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<29>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<28>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<27>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<26>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<25>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<24>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<23>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<22>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<21>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<20>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<19>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<18>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACIN<0>_UNCONNECTED }),
    .ACOUT({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<29>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<28>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<27>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<26>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<25>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<24>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<23>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<22>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<21>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<20>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<19>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<18>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<17>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<16>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<15>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<14>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<13>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<12>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<11>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<10>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<9>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<8>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<7>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<6>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<5>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<4>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_ACOUT<0>_UNCONNECTED }),
    .CARRYOUT({\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<3>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<2>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<1>_UNCONNECTED , 
\NLW_s1/i8088/tcore/exec/alu/muldiv/signmul17/Mmult_a[16]_b[16]_MuLt_1_OUT_CARRYOUT<0>_UNCONNECTED })
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [13]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [12]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [11]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [10]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [9]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [8]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [7]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [6]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [5]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [4]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [3]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [2]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [1]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [0]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_xor<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<0>_rt_6958 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<0>_rt_6958 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [16]),
    .LI(dack_2_n),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [17])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [15]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [16])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [15]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [16])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [14]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [13]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [12]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [11]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [10]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [9]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [8]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [7]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [6]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [5]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [4]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [3]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [2]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [1]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [0]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_xor<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<0>_rt_6959 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<0>_rt_6959 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<14>_1591 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<15> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<13>_1592 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<13>_1592 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<14>_1591 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<12>_1593 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<12>_1593 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<13>_1592 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<11>_1594 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<11>_1594 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<12>_1593 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<10>_1595 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<10>_1595 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<11>_1594 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<9>_1596 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<9>_1596 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<10>_1595 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<8>_1597 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<8>_1597 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<9>_1596 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<7>_1598 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<7>_1598 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<8>_1597 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<6>_1599 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<6>_1599 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<7>_1598 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<5>_1600 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<5>_1600 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<6>_1599 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<4>_1601 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<4>_1601 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<5>_1600 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<3>_1602 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<3>_1602 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<4>_1601 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<2>_1603 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<2>_1603 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<3>_1602 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<1>_1604 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<1>_1604 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<2>_1603 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<0>_1605 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<1> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<0>_1605 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<1>_1604 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_xor<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/exec/Mmux_bus_b110_6960 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<0> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/Mmux_bus_b110_6960 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_d[16]_GND_26_o_add_2_OUT_cy<0>_1605 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<30>_1606 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [31]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<31> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<29>_1607 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [30]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<29>_1607 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [30]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<30>_1606 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<28>_1608 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [29]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<28>_1608 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [29]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<29>_1607 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<27>_1609 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [28]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<27>_1609 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [28]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<28>_1608 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<26>_1610 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [27]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<26>_1610 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [27]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<27>_1609 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<25>_1611 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [26]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<25>_1611 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [26]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<26>_1610 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<24>_1612 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [25]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<24>_1612 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [25]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<25>_1611 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<23>_1613 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [24]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<23>_1613 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [24]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<24>_1612 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<22>_1614 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [23]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<22>_1614 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [23]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<23>_1613 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<21>_1615 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [22]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<21>_1615 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [22]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<22>_1614 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<20>_1616 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [21]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<20>_1616 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [21]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<21>_1615 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<19>_1617 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [20]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<19>_1617 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [20]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<20>_1616 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<18>_1618 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [19]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<18>_1618 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [19]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<19>_1617 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<17>_1619 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [18]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<17>_1619 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [18]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<18>_1618 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<16>_1620 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [17]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<16>_1620 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [17]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<17>_1619 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<15>_1621 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<15>_1621 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<16>_1620 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<14>_1622 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<14>_1622 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<15>_1621 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<13>_1623 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<13>_1623 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<14>_1622 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<12>_1624 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<12>_1624 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<13>_1623 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<11>_1625 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<11>_1625 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<12>_1624 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<10>_1626 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<10>_1626 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<11>_1625 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<9>_1627 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<9>_1627 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<10>_1626 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<8>_1628 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<8>_1628 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<9>_1627 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<7>_1629 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<7>_1629 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<8>_1628 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<6>_1630 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<6>_1630 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<7>_1629 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<5>_1631 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<5>_1631 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<6>_1630 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<4>_1632 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<4>_1632 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<5>_1631 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<3>_1633 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<3>_1633 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<4>_1632 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<2>_1634 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<2>_1634 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<3>_1633 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<1>_1635 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<1>_1635 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<2>_1634 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<0>_1636 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<1> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<0>_1636 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<1>_1635 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_xor<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_lut<0>_1637 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<0> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_lut<0>_1637 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_cy<0>_1636 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<1> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/s_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<0> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [0])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [17])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [16])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<1> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/q_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<0> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<1> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/id_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<0> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [16])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<1> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/iz_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<0> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<33>_1962 ),
    .LI(dack_2_n),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>_1964 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>_1963 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>_1964 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[2] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>_1963 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<33>_1962 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>_1966 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>_1965 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>_1966 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[3] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>_1965 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<32>_1964 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>_1968 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>_1967 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>_1968 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[4] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>_1967 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<31>_1966 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>_1970 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>_1969 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>_1970 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[5] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>_1969 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<30>_1968 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>_1972 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>_1971 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>_1972 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[6] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>_1971 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<29>_1970 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>_1974 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>_1973 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>_1974 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[7] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>_1973 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<28>_1972 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>_1976 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>_1975 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>_1976 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[8] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>_1975 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<27>_1974 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>_1978 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>_1977 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>_1978 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[9] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>_1977 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<26>_1976 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>_1980 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>_1979 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>_1980 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[10] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>_1979 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<25>_1978 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>_1982 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>_1981 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>_1982 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[11] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>_1981 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<24>_1980 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>_1984 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>_1983 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>_1984 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[12] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>_1983 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<23>_1982 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>_1986 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>_1985 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>_1986 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[13] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>_1985 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<22>_1984 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>_1988 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>_1987 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>_1988 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[14] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>_1987 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<21>_1986 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>_1990 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>_1989 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>_1990 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[15] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>_1989 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<20>_1988 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>_1992 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>_1991 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>_1992 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[16] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>_1991 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<19>_1990 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>_1994 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>_1993 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>_1994 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[17] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>_1993 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<18>_1992 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>_1996 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>_1995 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>_1996 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[18] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>_1995 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<17>_1994 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>_1998 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>_1997 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>_1998 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[19] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>_1997 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<16>_1996 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>_2000 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>_1999 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>_2000 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[20] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>_1999 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<15>_1998 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>_2002 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>_2001 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>_2002 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[21] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>_2001 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<14>_2000 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>_2004 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>_2003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>_2004 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[22] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>_2003 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<13>_2002 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>_2006 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>_2005 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>_2006 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[23] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>_2005 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<12>_2004 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>_2008 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>_2007 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>_2008 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[24] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>_2007 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<11>_2006 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>_2010 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>_2009 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>_2010 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[25] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>_2009 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<10>_2008 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>_2012 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>_2011 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>_2012 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[26] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>_2011 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<9>_2010 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>_2014 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>_2013 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>_2014 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[27] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>_2013 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<8>_2012 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>_2016 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>_2015 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>_2016 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[28] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>_2015 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<7>_2014 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>_2018 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>_2017 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>_2018 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[29] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>_2017 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<6>_2016 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>_2020 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>_2019 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>_2020 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[30] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>_2019 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<5>_2018 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>_2022 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>_2021 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>_2022 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[31] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>_2021 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<4>_2020 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>_2024 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>_2023 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>_2024 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[32] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>_2023 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<3>_2022 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>_2026 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>_2025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>_2026 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[33] ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>_2025 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<2>_2024 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<0>_2028 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<1>_2026 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<1> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_cy<0>_2028 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<33>_2030 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<34>_2029 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>_2032 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>_2031 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>_2032 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32_3570 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>_2031 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<33>_2030 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>_2034 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>_2033 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>_2034 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31_3569 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>_2033 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<32>_2032 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>_2036 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>_2035 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>_2036 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30_3568 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>_2035 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<31>_2034 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>_2038 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>_2037 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>_2038 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29_3567 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>_2037 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<30>_2036 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>_2040 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>_2039 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>_2040 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28_3566 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>_2039 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<29>_2038 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>_2042 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>_2041 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>_2042 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27_3565 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>_2041 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<28>_2040 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>_2044 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>_2043 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>_2044 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26_3564 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>_2043 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<27>_2042 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>_2046 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>_2045 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>_2046 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25_3563 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>_2045 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<26>_2044 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>_2048 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>_2047 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>_2048 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24_3562 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>_2047 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<25>_2046 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>_2050 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>_2049 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>_2050 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23_3561 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>_2049 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<24>_2048 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>_2052 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>_2051 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>_2052 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22_3560 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>_2051 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<23>_2050 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>_2054 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>_2053 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>_2054 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21_3559 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>_2053 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<22>_2052 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>_2056 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>_2055 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>_2056 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20_3558 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>_2055 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<21>_2054 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>_2058 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>_2057 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>_2058 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19_3557 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>_2057 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<20>_2056 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>_2060 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>_2059 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>_2060 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18_3556 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>_2059 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<19>_2058 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>_2062 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>_2061 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>_2062 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17_3555 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>_2061 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<18>_2060 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>_2064 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>_2063 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>_2064 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16_3554 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>_2063 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<17>_2062 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>_2066 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>_2065 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>_2066 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15_3553 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>_2065 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<16>_2064 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>_2068 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>_2067 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>_2068 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14_3552 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>_2067 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<15>_2066 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>_2070 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>_2069 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>_2070 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13_3551 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>_2069 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<14>_2068 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>_2072 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>_2071 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>_2072 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12_3550 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>_2071 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<13>_2070 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>_2074 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>_2073 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>_2074 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11_3549 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>_2073 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<12>_2072 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>_2076 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>_2075 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>_2076 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10_3548 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>_2075 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<11>_2074 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>_2078 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>_2077 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>_2078 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9_3547 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>_2077 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<10>_2076 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>_2080 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>_2079 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>_2080 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8_3546 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>_2079 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<9>_2078 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>_2082 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>_2081 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>_2082 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7_3545 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>_2081 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<8>_2080 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>_2084 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>_2083 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>_2084 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6_3544 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>_2083 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<7>_2082 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>_2086 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>_2085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>_2086 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5_3543 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>_2085 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<6>_2084 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>_2088 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>_2087 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>_2088 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4_3542 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>_2087 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<5>_2086 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>_2090 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>_2089 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>_2090 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3_3541 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>_2089 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<4>_2088 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>_2092 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>_2091 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>_2092 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2_3540 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>_2091 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<3>_2090 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<1>_2093 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<2>_2092 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<0>_2095 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<1>_2093 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<1> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_cy<0>_2095 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<33>_2097 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<34>_2096 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>_2099 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>_2098 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>_2099 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32_3602 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>_2098 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<33>_2097 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>_2101 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>_2100 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>_2101 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31_3601 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>_2100 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<32>_2099 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>_2103 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>_2102 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>_2103 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30_3600 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>_2102 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<31>_2101 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>_2105 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>_2104 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>_2105 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29_3599 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>_2104 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<30>_2103 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>_2107 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>_2106 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>_2107 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28_3598 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>_2106 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<29>_2105 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>_2109 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>_2108 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>_2109 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27_3597 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>_2108 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<28>_2107 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>_2111 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>_2110 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>_2111 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26_3596 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>_2110 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<27>_2109 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>_2113 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>_2112 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>_2113 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25_3595 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>_2112 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<26>_2111 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>_2115 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>_2114 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>_2115 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24_3594 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>_2114 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<25>_2113 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>_2117 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>_2116 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>_2117 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23_3593 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>_2116 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<24>_2115 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>_2119 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>_2118 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>_2119 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22_3592 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>_2118 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<23>_2117 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>_2121 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>_2120 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>_2121 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21_3591 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>_2120 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<22>_2119 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>_2123 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>_2122 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>_2123 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20_3590 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>_2122 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<21>_2121 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>_2125 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>_2124 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>_2125 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19_3589 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>_2124 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<20>_2123 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>_2127 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>_2126 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>_2127 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18_3588 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>_2126 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<19>_2125 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>_2129 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>_2128 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>_2129 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17_3587 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>_2128 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<18>_2127 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>_2131 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>_2130 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>_2131 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16_3586 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>_2130 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<17>_2129 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>_2133 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>_2132 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>_2133 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15_3585 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>_2132 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<16>_2131 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>_2135 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>_2134 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>_2135 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14_3584 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>_2134 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<15>_2133 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>_2137 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>_2136 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>_2137 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13_3583 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>_2136 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<14>_2135 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>_2139 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>_2138 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>_2139 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12_3582 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>_2138 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<13>_2137 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>_2141 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>_2140 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>_2141 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11_3581 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>_2140 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<12>_2139 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>_2143 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>_2142 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>_2143 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10_3580 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>_2142 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<11>_2141 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>_2145 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>_2144 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>_2145 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9_3579 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>_2144 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<10>_2143 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>_2147 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>_2146 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>_2147 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8_3578 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>_2146 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<9>_2145 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>_2149 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>_2148 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>_2149 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7_3577 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>_2148 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<8>_2147 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>_2151 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>_2150 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>_2151 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6_3576 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>_2150 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<7>_2149 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>_2153 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>_2152 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>_2153 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5_3575 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>_2152 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<6>_2151 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>_2155 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>_2154 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>_2155 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4_3574 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>_2154 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<5>_2153 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>_2157 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>_2156 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<4> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>_2157 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3_3573 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>_2156 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<4>_2155 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<2>_2158 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<3>_2157 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<1>_2159 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<2>_2158 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<0>_2161 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<1>_2159 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<1> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_cy<0>_2161 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<31>_2163 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<32>_2162 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<32> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32_3489 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_32_4201 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<32>_2162 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>_2165 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>_2164 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>_2165 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_3488 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>_2164 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<31>_2163 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_3488 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_31_4200 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<31>_2164 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>_2167 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>_2166 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>_2167 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_3487 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>_2166 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<30>_2165 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_3487 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_30_4199 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<30>_2166 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>_2169 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>_2168 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>_2169 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_3486 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>_2168 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<29>_2167 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_3486 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_29_4198 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<29>_2168 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>_2171 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>_2170 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>_2171 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_3485 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>_2170 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<28>_2169 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_3485 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_28_4197 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<28>_2170 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>_2173 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>_2172 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>_2173 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_3484 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>_2172 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<27>_2171 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_3484 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_27_4196 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<27>_2172 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>_2175 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>_2174 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>_2175 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_3483 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>_2174 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<26>_2173 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_3483 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_26_4195 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<26>_2174 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>_2177 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>_2176 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>_2177 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_3482 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>_2176 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<25>_2175 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_3482 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_25_4194 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<25>_2176 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>_2179 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>_2178 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>_2179 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_3481 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>_2178 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<24>_2177 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_3481 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_24_4193 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<24>_2178 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>_2181 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>_2180 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>_2181 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_3480 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>_2180 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<23>_2179 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_3480 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_23_4192 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<23>_2180 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>_2183 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>_2182 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>_2183 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_3479 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>_2182 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<22>_2181 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_3479 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_22_4191 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<22>_2182 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>_2185 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>_2184 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>_2185 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_3478 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>_2184 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<21>_2183 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_3478 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_21_4190 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<21>_2184 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>_2187 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>_2186 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>_2187 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_3477 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>_2186 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<20>_2185 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_3477 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_20_4189 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<20>_2186 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>_2189 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>_2188 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>_2189 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_3476 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>_2188 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<19>_2187 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_3476 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_19_4188 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<19>_2188 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>_2191 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>_2190 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>_2191 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_3475 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>_2190 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<18>_2189 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_3475 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_18_4187 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<18>_2190 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_xor<17>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>_2192 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_3474 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>_2192 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_cy<17>_2191 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_3474 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_17_4186 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Madd_s_pipe[17][34]_d_pipe[17][34]_add_64_OUT_lut<17>_2192 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<33>_2194 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<34>_2193 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>_2196 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>_2195 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>_2196 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32_3633 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>_2195 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<33>_2194 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>_2198 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>_2197 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>_2198 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31_3632 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>_2197 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<32>_2196 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>_2200 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>_2199 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>_2200 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30_3631 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>_2199 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<31>_2198 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>_2202 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>_2201 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>_2202 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29_3630 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>_2201 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<30>_2200 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>_2204 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>_2203 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>_2204 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28_3629 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>_2203 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<29>_2202 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>_2206 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>_2205 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>_2206 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27_3628 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>_2205 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<28>_2204 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>_2208 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>_2207 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>_2208 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26_3627 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>_2207 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<27>_2206 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>_2210 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>_2209 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>_2210 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25_3626 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>_2209 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<26>_2208 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>_2212 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>_2211 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>_2212 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24_3625 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>_2211 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<25>_2210 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>_2214 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>_2213 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>_2214 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23_3624 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>_2213 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<24>_2212 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>_2216 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>_2215 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>_2216 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22_3623 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>_2215 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<23>_2214 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>_2218 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>_2217 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>_2218 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21_3622 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>_2217 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<22>_2216 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>_2220 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>_2219 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>_2220 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20_3621 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>_2219 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<21>_2218 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>_2222 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>_2221 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>_2222 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19_3620 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>_2221 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<20>_2220 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>_2224 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>_2223 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>_2224 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18_3619 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>_2223 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<19>_2222 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>_2226 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>_2225 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>_2226 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17_3618 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>_2225 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<18>_2224 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>_2228 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>_2227 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>_2228 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16_3617 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>_2227 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<17>_2226 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>_2230 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>_2229 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>_2230 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15_3616 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>_2229 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<16>_2228 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>_2232 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>_2231 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>_2232 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14_3615 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>_2231 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<15>_2230 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>_2234 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>_2233 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>_2234 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13_3614 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>_2233 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<14>_2232 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>_2236 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>_2235 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>_2236 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12_3613 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>_2235 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<13>_2234 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>_2238 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>_2237 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>_2238 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11_3612 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>_2237 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<12>_2236 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>_2240 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>_2239 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>_2240 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10_3611 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>_2239 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<11>_2238 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>_2242 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>_2241 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>_2242 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9_3610 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>_2241 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<10>_2240 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>_2244 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>_2243 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>_2244 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8_3609 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>_2243 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<9>_2242 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>_2246 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>_2245 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>_2246 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7_3608 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>_2245 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<8>_2244 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>_2248 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>_2247 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>_2248 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6_3607 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>_2247 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<7>_2246 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>_2250 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>_2249 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>_2250 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5_3606 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>_2249 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<6>_2248 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>_2252 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>_2251 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<5> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>_2252 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4_3605 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>_2251 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<5>_2250 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<3>_2253 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<4>_2252 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<2>_2254 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<3>_2253 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<1>_2255 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<2>_2254 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<0>_2257 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<1>_2255 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<1> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_cy<0>_2257 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<33>_2259 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<34>_2258 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>_2261 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>_2260 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>_2261 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32_3663 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>_2260 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<33>_2259 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>_2263 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>_2262 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>_2263 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31_3662 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>_2262 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<32>_2261 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>_2265 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>_2264 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>_2265 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30_3661 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>_2264 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<31>_2263 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>_2267 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>_2266 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>_2267 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29_3660 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>_2266 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<30>_2265 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>_2269 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>_2268 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>_2269 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28_3659 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>_2268 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<29>_2267 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>_2271 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>_2270 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>_2271 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27_3658 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>_2270 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<28>_2269 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>_2273 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>_2272 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>_2273 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26_3657 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>_2272 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<27>_2271 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>_2275 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>_2274 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>_2275 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25_3656 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>_2274 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<26>_2273 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>_2277 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>_2276 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>_2277 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24_3655 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>_2276 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<25>_2275 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>_2279 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>_2278 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>_2279 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23_3654 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>_2278 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<24>_2277 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>_2281 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>_2280 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>_2281 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22_3653 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>_2280 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<23>_2279 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>_2283 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>_2282 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>_2283 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21_3652 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>_2282 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<22>_2281 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>_2285 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>_2284 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>_2285 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20_3651 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>_2284 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<21>_2283 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>_2287 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>_2286 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>_2287 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19_3650 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>_2286 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<20>_2285 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>_2289 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>_2288 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>_2289 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18_3649 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>_2288 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<19>_2287 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>_2291 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>_2290 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>_2291 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17_3648 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>_2290 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<18>_2289 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>_2293 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>_2292 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>_2293 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16_3647 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>_2292 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<17>_2291 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>_2295 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>_2294 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>_2295 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15_3646 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>_2294 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<16>_2293 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>_2297 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>_2296 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>_2297 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14_3645 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>_2296 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<15>_2295 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>_2299 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>_2298 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>_2299 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13_3644 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>_2298 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<14>_2297 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>_2301 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>_2300 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>_2301 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12_3643 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>_2300 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<13>_2299 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>_2303 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>_2302 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>_2303 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11_3642 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>_2302 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<12>_2301 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>_2305 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>_2304 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>_2305 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10_3641 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>_2304 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<11>_2303 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>_2307 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>_2306 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>_2307 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9_3640 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>_2306 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<10>_2305 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>_2309 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>_2308 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>_2309 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8_3639 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>_2308 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<9>_2307 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>_2311 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>_2310 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>_2311 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7_3638 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>_2310 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<8>_2309 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>_2313 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>_2312 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>_2313 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6_3637 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>_2312 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<7>_2311 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>_2315 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>_2314 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<6> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>_2315 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5_3636 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>_2314 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<6>_2313 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<4>_2316 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<5>_2315 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<3>_2317 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<4>_2316 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<2>_2318 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<3>_2317 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<1>_2319 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<2>_2318 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<0>_2321 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<1>_2319 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<1> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_cy<0>_2321 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<33>_2323 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<34>_2322 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>_2325 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>_2324 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>_2325 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32_3720 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>_2324 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<33>_2323 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>_2327 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>_2326 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>_2327 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31_3719 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>_2326 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<32>_2325 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>_2329 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>_2328 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>_2329 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30_3718 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>_2328 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<31>_2327 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>_2331 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>_2330 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>_2331 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29_3717 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>_2330 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<30>_2329 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>_2333 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>_2332 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>_2333 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28_3716 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>_2332 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<29>_2331 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>_2335 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>_2334 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>_2335 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27_3715 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>_2334 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<28>_2333 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>_2337 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>_2336 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>_2337 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26_3714 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>_2336 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<27>_2335 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>_2339 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>_2338 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>_2339 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25_3713 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>_2338 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<26>_2337 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>_2341 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>_2340 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>_2341 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24_3712 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>_2340 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<25>_2339 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>_2343 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>_2342 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>_2343 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23_3711 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>_2342 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<24>_2341 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>_2345 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>_2344 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>_2345 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22_3710 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>_2344 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<23>_2343 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>_2347 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>_2346 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>_2347 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21_3709 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>_2346 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<22>_2345 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>_2349 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>_2348 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>_2349 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20_3708 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>_2348 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<21>_2347 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>_2351 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>_2350 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>_2351 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19_3707 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>_2350 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<20>_2349 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>_2353 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>_2352 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>_2353 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18_3706 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>_2352 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<19>_2351 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>_2355 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>_2354 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>_2355 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17_3705 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>_2354 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<18>_2353 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>_2357 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>_2356 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>_2357 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16_3704 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>_2356 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<17>_2355 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>_2359 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>_2358 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>_2359 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15_3703 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>_2358 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<16>_2357 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>_2361 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>_2360 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>_2361 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14_3702 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>_2360 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<15>_2359 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>_2363 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>_2362 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>_2363 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13_3701 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>_2362 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<14>_2361 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>_2365 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>_2364 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>_2365 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12_3700 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>_2364 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<13>_2363 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>_2367 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>_2366 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>_2367 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11_3699 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>_2366 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<12>_2365 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>_2369 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>_2368 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>_2369 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10_3698 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>_2368 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<11>_2367 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>_2371 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>_2370 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>_2371 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9_3697 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>_2370 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<10>_2369 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>_2373 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>_2372 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>_2373 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8_3696 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>_2372 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<9>_2371 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>_2375 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>_2374 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>_2375 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7_3695 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>_2374 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<8>_2373 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<6>_2376 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<7>_2375 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<5>_2377 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<6>_2376 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<4>_2378 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<5>_2377 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<3>_2379 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<4>_2378 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<2>_2380 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<3>_2379 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<1>_2381 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<2>_2380 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<0>_2383 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<1>_2381 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<1> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_cy<0>_2383 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<33>_2385 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<34>_2384 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>_2387 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>_2386 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>_2387 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32_3747 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>_2386 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<33>_2385 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>_2389 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>_2388 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>_2389 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31_3746 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>_2388 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<32>_2387 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>_2391 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>_2390 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>_2391 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30_3745 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>_2390 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<31>_2389 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>_2393 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>_2392 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>_2393 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29_3744 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>_2392 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<30>_2391 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>_2395 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>_2394 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>_2395 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28_3743 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>_2394 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<29>_2393 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>_2397 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>_2396 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>_2397 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27_3742 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>_2396 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<28>_2395 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>_2399 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>_2398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>_2399 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26_3741 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>_2398 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<27>_2397 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>_2401 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>_2400 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>_2401 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25_3740 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>_2400 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<26>_2399 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>_2403 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>_2402 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>_2403 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24_3739 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>_2402 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<25>_2401 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>_2405 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>_2404 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>_2405 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23_3738 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>_2404 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<24>_2403 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>_2407 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>_2406 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>_2407 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22_3737 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>_2406 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<23>_2405 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>_2409 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>_2408 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>_2409 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21_3736 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>_2408 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<22>_2407 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>_2411 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>_2410 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>_2411 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20_3735 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>_2410 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<21>_2409 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>_2413 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>_2412 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>_2413 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19_3734 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>_2412 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<20>_2411 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>_2415 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>_2414 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>_2415 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18_3733 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>_2414 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<19>_2413 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>_2417 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>_2416 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>_2417 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17_3732 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>_2416 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<18>_2415 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>_2419 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>_2418 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>_2419 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16_3731 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>_2418 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<17>_2417 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>_2421 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>_2420 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>_2421 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15_3730 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>_2420 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<16>_2419 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>_2423 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>_2422 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>_2423 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14_3729 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>_2422 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<15>_2421 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>_2425 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>_2424 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>_2425 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13_3728 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>_2424 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<14>_2423 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>_2427 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>_2426 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>_2427 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12_3727 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>_2426 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<13>_2425 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>_2429 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>_2428 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>_2429 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11_3726 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>_2428 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<12>_2427 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>_2431 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>_2430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>_2431 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10_3725 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>_2430 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<11>_2429 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>_2433 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>_2432 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>_2433 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9_3724 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>_2432 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<10>_2431 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>_2435 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>_2434 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>_2435 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8_3723 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>_2434 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<9>_2433 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<7>_2436 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<8>_2435 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<6>_2437 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<7>_2436 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<5>_2438 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<6>_2437 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<4>_2439 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<5>_2438 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<3>_2440 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<4>_2439 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<2>_2441 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<3>_2440 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<1>_2442 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<2>_2441 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<0>_2444 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<1>_2442 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<1> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_cy<0>_2444 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<33>_2446 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<34>_2445 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>_2448 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>_2447 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>_2448 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32_3692 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>_2447 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<33>_2446 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>_2450 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>_2449 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>_2450 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31_3691 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>_2449 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<32>_2448 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>_2452 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>_2451 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>_2452 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30_3690 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>_2451 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<31>_2450 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>_2454 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>_2453 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>_2454 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29_3689 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>_2453 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<30>_2452 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>_2456 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>_2455 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>_2456 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28_3688 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>_2455 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<29>_2454 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>_2458 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>_2457 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>_2458 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27_3687 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>_2457 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<28>_2456 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>_2460 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>_2459 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>_2460 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26_3686 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>_2459 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<27>_2458 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>_2462 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>_2461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>_2462 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25_3685 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>_2461 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<26>_2460 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>_2464 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>_2463 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>_2464 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24_3684 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>_2463 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<25>_2462 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>_2466 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>_2465 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>_2466 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23_3683 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>_2465 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<24>_2464 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>_2468 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>_2467 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>_2468 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22_3682 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>_2467 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<23>_2466 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>_2470 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>_2469 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>_2470 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21_3681 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>_2469 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<22>_2468 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>_2472 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>_2471 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>_2472 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20_3680 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>_2471 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<21>_2470 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>_2474 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>_2473 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>_2474 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19_3679 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>_2473 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<20>_2472 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>_2476 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>_2475 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>_2476 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18_3678 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>_2475 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<19>_2474 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>_2478 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>_2477 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>_2478 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17_3677 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>_2477 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<18>_2476 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>_2480 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>_2479 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>_2480 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16_3676 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>_2479 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<17>_2478 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>_2482 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>_2481 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>_2482 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15_3675 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>_2481 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<16>_2480 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>_2484 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>_2483 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>_2484 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14_3674 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>_2483 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<15>_2482 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>_2486 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>_2485 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>_2486 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13_3673 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>_2485 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<14>_2484 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>_2488 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>_2487 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>_2488 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12_3672 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>_2487 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<13>_2486 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>_2490 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>_2489 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>_2490 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11_3671 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>_2489 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<12>_2488 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>_2492 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>_2491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>_2492 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10_3670 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>_2491 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<11>_2490 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>_2494 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>_2493 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>_2494 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9_3669 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>_2493 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<10>_2492 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>_2496 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>_2495 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>_2496 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8_3668 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>_2495 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<9>_2494 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>_2498 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>_2497 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>_2498 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7_3667 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>_2497 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<8>_2496 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>_2500 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>_2499 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<7> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>_2500 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6_3666 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>_2499 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<7>_2498 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<5>_2501 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<6>_2500 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<4>_2502 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<5>_2501 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<3>_2503 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<4>_2502 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<2>_2504 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<3>_2503 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<1>_2505 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<2>_2504 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<0>_2507 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<1>_2505 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<1> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_cy<0>_2507 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<33>_2509 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<34>_2508 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>_2511 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>_2510 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>_2511 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32_3773 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>_2510 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<33>_2509 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>_2513 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>_2512 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>_2513 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31_3772 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>_2512 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<32>_2511 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>_2515 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>_2514 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>_2515 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30_3771 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>_2514 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<31>_2513 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>_2517 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>_2516 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>_2517 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29_3770 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>_2516 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<30>_2515 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>_2519 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>_2518 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>_2519 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28_3769 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>_2518 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<29>_2517 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>_2521 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>_2520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>_2521 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27_3768 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>_2520 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<28>_2519 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>_2523 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>_2522 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>_2523 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26_3767 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>_2522 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<27>_2521 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>_2525 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>_2524 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>_2525 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25_3766 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>_2524 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<26>_2523 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>_2527 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>_2526 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>_2527 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24_3765 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>_2526 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<25>_2525 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>_2529 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>_2528 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>_2529 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23_3764 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>_2528 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<24>_2527 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>_2531 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>_2530 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>_2531 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22_3763 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>_2530 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<23>_2529 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>_2533 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>_2532 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>_2533 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21_3762 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>_2532 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<22>_2531 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>_2535 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>_2534 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>_2535 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20_3761 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>_2534 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<21>_2533 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>_2537 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>_2536 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>_2537 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19_3760 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>_2536 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<20>_2535 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>_2539 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>_2538 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>_2539 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18_3759 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>_2538 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<19>_2537 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>_2541 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>_2540 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>_2541 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17_3758 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>_2540 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<18>_2539 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>_2543 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>_2542 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>_2543 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16_3757 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>_2542 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<17>_2541 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>_2545 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>_2544 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>_2545 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15_3756 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>_2544 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<16>_2543 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>_2547 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>_2546 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>_2547 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14_3755 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>_2546 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<15>_2545 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>_2549 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>_2548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>_2549 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13_3754 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>_2548 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<14>_2547 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>_2551 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>_2550 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>_2551 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12_3753 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>_2550 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<13>_2549 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>_2553 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>_2552 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>_2553 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11_3752 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>_2552 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<12>_2551 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>_2555 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>_2554 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>_2555 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10_3751 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>_2554 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<11>_2553 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>_2557 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>_2556 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>_2557 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9_3750 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>_2556 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<10>_2555 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<8>_2558 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<9>_2557 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<7>_2559 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<8>_2558 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<6>_2560 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<7>_2559 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<5>_2561 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<6>_2560 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<4>_2562 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<5>_2561 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<3>_2563 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<4>_2562 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<2>_2564 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<3>_2563 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<1>_2565 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<2>_2564 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<0>_2567 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<1>_2565 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<1> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_cy<0>_2567 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<33>_2569 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<34>_2568 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>_2571 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>_2570 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>_2571 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32_3798 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>_2570 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<33>_2569 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>_2573 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>_2572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>_2573 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31_3797 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>_2572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<32>_2571 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>_2575 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>_2574 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>_2575 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30_3796 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>_2574 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<31>_2573 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>_2577 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>_2576 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>_2577 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29_3795 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>_2576 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<30>_2575 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>_2579 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>_2578 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>_2579 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28_3794 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>_2578 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<29>_2577 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>_2581 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>_2580 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>_2581 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27_3793 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>_2580 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<28>_2579 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>_2583 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>_2582 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>_2583 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26_3792 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>_2582 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<27>_2581 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>_2585 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>_2584 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>_2585 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25_3791 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>_2584 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<26>_2583 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>_2587 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>_2586 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>_2587 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24_3790 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>_2586 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<25>_2585 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>_2589 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>_2588 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>_2589 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23_3789 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>_2588 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<24>_2587 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>_2591 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>_2590 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>_2591 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22_3788 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>_2590 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<23>_2589 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>_2593 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>_2592 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>_2593 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21_3787 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>_2592 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<22>_2591 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>_2595 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>_2594 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>_2595 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20_3786 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>_2594 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<21>_2593 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>_2597 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>_2596 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>_2597 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19_3785 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>_2596 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<20>_2595 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>_2599 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>_2598 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>_2599 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18_3784 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>_2598 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<19>_2597 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>_2601 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>_2600 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>_2601 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17_3783 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>_2600 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<18>_2599 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>_2603 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>_2602 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>_2603 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16_3782 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>_2602 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<17>_2601 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>_2605 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>_2604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>_2605 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15_3781 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>_2604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<16>_2603 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>_2607 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>_2606 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>_2607 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14_3780 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>_2606 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<15>_2605 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>_2609 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>_2608 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>_2609 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13_3779 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>_2608 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<14>_2607 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>_2611 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>_2610 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>_2611 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12_3778 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>_2610 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<13>_2609 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>_2613 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>_2612 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>_2613 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11_3777 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>_2612 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<12>_2611 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>_2615 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>_2614 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>_2615 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10_3776 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>_2614 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<11>_2613 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<9>_2617 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<10>_2615 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<8>_2618 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<9>_2617 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<7>_2619 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<8>_2618 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<6>_2620 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<7>_2619 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<5>_2621 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<6>_2620 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<4>_2622 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<5>_2621 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<3>_2623 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<4>_2622 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<2>_2624 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<3>_2623 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<1>_2625 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<2>_2624 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<0>_2626 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<1>_2625 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<10> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_cy<0>_2626 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<33>_2628 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<34>_2627 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>_2630 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>_2629 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>_2630 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32_3845 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>_2629 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<33>_2628 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>_2632 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>_2631 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>_2632 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31_3844 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>_2631 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<32>_2630 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>_2634 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>_2633 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>_2634 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30_3843 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>_2633 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<31>_2632 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>_2636 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>_2635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>_2636 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29_3842 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>_2635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<30>_2634 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>_2638 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>_2637 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>_2638 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28_3841 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>_2637 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<29>_2636 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>_2640 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>_2639 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>_2640 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27_3840 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>_2639 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<28>_2638 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>_2642 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>_2641 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>_2642 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26_3839 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>_2641 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<27>_2640 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>_2644 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>_2643 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>_2644 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25_3838 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>_2643 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<26>_2642 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>_2646 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>_2645 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>_2646 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24_3837 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>_2645 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<25>_2644 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>_2648 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>_2647 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>_2648 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23_3836 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>_2647 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<24>_2646 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>_2650 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>_2649 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>_2650 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22_3835 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>_2649 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<23>_2648 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>_2652 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>_2651 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>_2652 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21_3834 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>_2651 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<22>_2650 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>_2654 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>_2653 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>_2654 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20_3833 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>_2653 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<21>_2652 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>_2656 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>_2655 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>_2656 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19_3832 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>_2655 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<20>_2654 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>_2658 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>_2657 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>_2658 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18_3831 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>_2657 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<19>_2656 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>_2660 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>_2659 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>_2660 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17_3830 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>_2659 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<18>_2658 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>_2662 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>_2661 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>_2662 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16_3829 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>_2661 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<17>_2660 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>_2664 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>_2663 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>_2664 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15_3828 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>_2663 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<16>_2662 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>_2666 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>_2665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>_2666 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14_3827 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>_2665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<15>_2664 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>_2668 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>_2667 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>_2668 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13_3826 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>_2667 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<14>_2666 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>_2670 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>_2669 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>_2670 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12_3825 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>_2669 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<13>_2668 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<11>_2671 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<12>_2670 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<10>_2672 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<11>_2671 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<9>_2674 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<10>_2672 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<8>_2675 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<9>_2674 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<7>_2676 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<8>_2675 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<6>_2677 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<7>_2676 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<5>_2678 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<6>_2677 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<4>_2679 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<5>_2678 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<3>_2680 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<4>_2679 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<2>_2681 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<3>_2680 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<1>_2682 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<2>_2681 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<0>_2683 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<1>_2682 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<10> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_cy<0>_2683 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<33>_2685 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<34>_2684 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>_2687 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>_2686 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>_2687 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32_3867 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>_2686 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<33>_2685 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>_2689 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>_2688 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>_2689 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31_3866 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>_2688 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<32>_2687 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>_2691 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>_2690 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>_2691 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30_3865 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>_2690 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<31>_2689 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>_2693 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>_2692 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>_2693 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29_3864 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>_2692 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<30>_2691 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>_2695 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>_2694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>_2695 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28_3863 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>_2694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<29>_2693 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>_2697 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>_2696 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>_2697 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27_3862 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>_2696 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<28>_2695 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>_2699 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>_2698 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>_2699 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26_3861 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>_2698 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<27>_2697 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>_2701 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>_2700 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>_2701 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25_3860 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>_2700 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<26>_2699 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>_2703 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>_2702 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>_2703 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24_3859 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>_2702 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<25>_2701 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>_2705 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>_2704 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>_2705 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23_3858 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>_2704 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<24>_2703 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>_2707 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>_2706 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>_2707 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22_3857 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>_2706 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<23>_2705 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>_2709 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>_2708 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>_2709 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21_3856 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>_2708 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<22>_2707 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>_2711 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>_2710 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>_2711 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20_3855 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>_2710 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<21>_2709 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>_2713 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>_2712 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>_2713 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19_3854 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>_2712 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<20>_2711 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>_2715 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>_2714 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>_2715 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18_3853 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>_2714 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<19>_2713 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>_2717 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>_2716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>_2717 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17_3852 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>_2716 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<18>_2715 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>_2719 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>_2718 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>_2719 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16_3851 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>_2718 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<17>_2717 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>_2721 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>_2720 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>_2721 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15_3850 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>_2720 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<16>_2719 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>_2723 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>_2722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>_2723 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14_3849 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>_2722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<15>_2721 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>_2725 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>_2724 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>_2725 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13_3848 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>_2724 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<14>_2723 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<12>_2726 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<13>_2725 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<11>_2727 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<12>_2726 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<10>_2728 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<11>_2727 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<9>_2730 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<10>_2728 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<8>_2731 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<9>_2730 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<7>_2732 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<8>_2731 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<6>_2733 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<7>_2732 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<5>_2734 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<6>_2733 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<4>_2735 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<5>_2734 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<3>_2736 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<4>_2735 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<2>_2737 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<3>_2736 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<1>_2738 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<2>_2737 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<0>_2739 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<1>_2738 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<10> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_13 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_cy<0>_2739 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<33>_2741 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<34>_2740 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>_2743 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>_2742 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>_2743 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32_3822 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>_2742 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<33>_2741 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>_2745 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>_2744 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>_2745 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31_3821 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>_2744 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<32>_2743 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>_2747 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>_2746 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>_2747 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30_3820 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>_2746 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<31>_2745 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>_2749 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>_2748 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>_2749 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29_3819 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>_2748 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<30>_2747 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>_2751 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>_2750 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>_2751 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28_3818 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>_2750 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<29>_2749 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>_2753 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>_2752 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>_2753 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27_3817 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>_2752 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<28>_2751 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>_2755 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>_2754 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>_2755 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26_3816 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>_2754 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<27>_2753 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>_2757 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>_2756 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>_2757 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25_3815 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>_2756 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<26>_2755 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>_2759 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>_2758 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>_2759 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24_3814 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>_2758 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<25>_2757 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>_2761 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>_2760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>_2761 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23_3813 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>_2760 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<24>_2759 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>_2763 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>_2762 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>_2763 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22_3812 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>_2762 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<23>_2761 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>_2765 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>_2764 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>_2765 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21_3811 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>_2764 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<22>_2763 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>_2767 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>_2766 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>_2767 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20_3810 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>_2766 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<21>_2765 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>_2769 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>_2768 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>_2769 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19_3809 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>_2768 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<20>_2767 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>_2771 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>_2770 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>_2771 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18_3808 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>_2770 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<19>_2769 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>_2773 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>_2772 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>_2773 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17_3807 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>_2772 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<18>_2771 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>_2775 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>_2774 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>_2775 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16_3806 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>_2774 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<17>_2773 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>_2777 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>_2776 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>_2777 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15_3805 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>_2776 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<16>_2775 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>_2779 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>_2778 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>_2779 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14_3804 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>_2778 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<15>_2777 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>_2781 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>_2780 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>_2781 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13_3803 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>_2780 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<14>_2779 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>_2783 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>_2782 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>_2783 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12_3802 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>_2782 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<13>_2781 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>_2785 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>_2784 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>_2785 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11_3801 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>_2784 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<12>_2783 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<10>_2786 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<11>_2785 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<9>_2788 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<10>_2786 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<8>_2789 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<9>_2788 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<7>_2790 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<8>_2789 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<6>_2791 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<7>_2790 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<5>_2792 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<6>_2791 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<4>_2793 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<5>_2792 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<3>_2794 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<4>_2793 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<2>_2795 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<3>_2794 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<1>_2796 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<2>_2795 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<0>_2797 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<1>_2796 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<10> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_cy<0>_2797 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<33>_2799 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<34>_2798 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>_2801 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>_2800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>_2801 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32_3888 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>_2800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<33>_2799 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>_2803 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>_2802 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>_2803 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31_3887 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>_2802 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<32>_2801 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>_2805 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>_2804 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>_2805 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30_3886 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>_2804 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<31>_2803 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>_2807 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>_2806 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>_2807 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29_3885 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>_2806 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<30>_2805 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>_2809 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>_2808 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>_2809 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28_3884 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>_2808 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<29>_2807 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>_2811 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>_2810 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>_2811 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27_3883 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>_2810 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<28>_2809 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>_2813 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>_2812 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>_2813 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26_3882 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>_2812 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<27>_2811 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>_2815 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>_2814 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>_2815 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25_3881 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>_2814 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<26>_2813 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>_2817 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>_2816 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>_2817 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24_3880 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>_2816 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<25>_2815 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>_2819 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>_2818 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>_2819 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23_3879 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>_2818 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<24>_2817 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>_2821 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>_2820 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>_2821 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22_3878 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>_2820 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<23>_2819 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>_2823 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>_2822 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>_2823 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21_3877 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>_2822 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<22>_2821 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>_2825 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>_2824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>_2825 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20_3876 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>_2824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<21>_2823 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>_2827 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>_2826 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>_2827 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19_3875 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>_2826 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<20>_2825 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>_2829 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>_2828 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>_2829 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18_3874 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>_2828 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<19>_2827 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>_2831 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>_2830 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>_2831 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17_3873 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>_2830 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<18>_2829 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>_2833 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>_2832 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>_2833 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16_3872 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>_2832 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<17>_2831 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>_2835 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>_2834 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>_2835 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15_3871 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>_2834 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<16>_2833 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>_2837 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>_2836 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<15> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>_2837 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14_3870 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>_2836 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<15>_2835 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<13>_2838 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<14>_2837 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<12>_2839 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<13>_2838 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<11>_2840 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<12>_2839 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<10>_2841 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<11>_2840 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<9>_2843 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<10>_2841 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<8>_2844 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<9>_2843 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<7>_2845 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<8>_2844 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<6>_2846 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<7>_2845 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<5>_2847 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<6>_2846 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<4>_2848 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<5>_2847 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<3>_2849 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<4>_2848 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<2>_2850 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<3>_2849 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<1>_2851 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<2>_2850 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<0>_2852 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_13 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<1>_2851 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<10> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_14 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_cy<0>_2852 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<33>_2854 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<34>_2853 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<34> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>_2856 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>_2855 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<33> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>_2856 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32_3908 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>_2855 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<33>_2854 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>_2858 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>_2857 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>_2858 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31_3907 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>_2857 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<32>_2856 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>_2860 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>_2859 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>_2860 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30_3906 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>_2859 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<31>_2858 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>_2862 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>_2861 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>_2862 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29_3905 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>_2861 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<30>_2860 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>_2864 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>_2863 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>_2864 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28_3904 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>_2863 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<29>_2862 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>_2866 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>_2865 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>_2866 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27_3903 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>_2865 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<28>_2864 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>_2868 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>_2867 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>_2868 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26_3902 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>_2867 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<27>_2866 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>_2870 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>_2869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>_2870 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25_3901 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>_2869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<26>_2868 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>_2872 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>_2871 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>_2872 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24_3900 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>_2871 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<25>_2870 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>_2874 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>_2873 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>_2874 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23_3899 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>_2873 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<24>_2872 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>_2876 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>_2875 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>_2876 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22_3898 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>_2875 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<23>_2874 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>_2878 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>_2877 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>_2878 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21_3897 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>_2877 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<22>_2876 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>_2880 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>_2879 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>_2880 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20_3896 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>_2879 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<21>_2878 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>_2882 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>_2881 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>_2882 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19_3895 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>_2881 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<20>_2880 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>_2884 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>_2883 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>_2884 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18_3894 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>_2883 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<19>_2882 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>_2886 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>_2885 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>_2886 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17_3893 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>_2885 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<18>_2884 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>_2888 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>_2887 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>_2888 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16_3892 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>_2887 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<17>_2886 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>_2890 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>_2889 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<16> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>_2890 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15_3891 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>_2889 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<16>_2888 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<14>_2891 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<15>_2890 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<13>_2892 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<14>_2891 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<12>_2893 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<13>_2892 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<11>_2894 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<12>_2893 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<10>_2895 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<11>_2894 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<9>_2897 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<10>_2895 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<8>_2898 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<9>_2897 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<7>_2899 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<8>_2898 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<6>_2900 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<7>_2899 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<5>_2901 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<6>_2900 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<4>_2902 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<5>_2901 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<3>_2903 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<4>_2902 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<2>_2904 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<3>_2903 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<1>_2905 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_13 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<2>_2904 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<0>_2906 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_14 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<1>_2905 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<10> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_15 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_cy<0>_2906 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<33>_2907 ),
    .LI(dack_2_n),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<34> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<32>_2908 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(dack_2_n),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<33>_2907 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>_2910 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>_2909 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>_2910 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>_2909 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<32>_2908 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<32>_2909 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>_2912 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>_2911 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>_2912 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>_2911 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<31>_2910 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<31>_2911 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>_2914 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>_2913 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>_2914 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>_2913 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<30>_2912 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<30>_2913 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>_2916 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>_2915 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>_2916 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>_2915 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<29>_2914 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<29>_2915 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>_2918 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>_2917 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>_2918 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>_2917 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<28>_2916 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<28>_2917 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>_2920 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>_2919 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>_2920 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>_2919 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<27>_2918 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<27>_2919 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>_2922 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>_2921 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>_2922 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>_2921 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<26>_2920 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<26>_2921 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>_2924 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>_2923 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>_2924 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>_2923 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<25>_2922 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<25>_2923 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>_2926 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>_2925 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>_2926 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>_2925 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<24>_2924 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<24>_2925 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>_2928 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>_2927 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>_2928 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>_2927 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<23>_2926 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<23>_2927 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>_2930 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>_2929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>_2930 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>_2929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<22>_2928 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<22>_2929 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>_2932 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>_2931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>_2932 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>_2931 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<21>_2930 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<21>_2931 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>_2934 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>_2933 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>_2934 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>_2933 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<20>_2932 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<20>_2933 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>_2936 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>_2935 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>_2936 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>_2935 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<19>_2934 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<19>_2935 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>_2938 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>_2937 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>_2938 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>_2937 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<18>_2936 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<18>_2937 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_xor<17>  (
    .CI(dack_2_n),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>_2939 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>  (
    .CI(dack_2_n),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [16]),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>_2939 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_cy<17>_2938 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [16]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Msub_s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT_lut<17>_2939 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<7>_2940 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(dack_2_n),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/ovf_pipe [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<6>_2943 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi7_2942 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<7>_2941 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<7>_2940 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15]),
    .I3(PIEZO_SPEAKER_OBUF_75),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<7>_2941 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi7  (
    .I0(PIEZO_SPEAKER_OBUF_75),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [31]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi7_2942 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<5>_2946 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi6_2945 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<6>_2944 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<6>_2943 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<6>_2944 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi6  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [30]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [29]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi6_2945 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<4>_2949 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi5_2948 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<5>_2947 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<5>_2946 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<5>_2947 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi5  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [28]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [27]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi5_2948 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<3>_2952 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi4_2951 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<4>_2950 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<4>_2949 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<4>_2950 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi4  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [26]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [25]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi4_2951 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<2>_2955 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi3_2954 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<3>_2953 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<3>_2952 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<3>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<3>_2953 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi3  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [24]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [23]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi3_2954 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<1>_2958 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi2_2957 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<2>_2956 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<2>_2955 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<2>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<2>_2956 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi2  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [22]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [21]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi2_2957 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<0>_2961 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi1_2960 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<1>_2959 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<1>_2958 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<1>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<1>_2959 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi1  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [20]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [19]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi1_2960 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<0>  (
    .CI(dack_2_n),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi_2963 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<0>_2962 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_cy<0>_2961 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<0>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lut<0>_2962 )
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [17]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mcompar_ovf_pipe<0>_lutdi_2963 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<34>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<33>_2965 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<34>_2964 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<34> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<33>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<32>_2967 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32_3927 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<33>_2966 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<33>_2965 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>_2969 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>_2968 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<32> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<32>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>_2969 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31_3926 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>_2968 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<32>_2967 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>_2971 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>_2970 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<31> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>_2971 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30_3925 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>_2970 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<31>_2969 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>_2973 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>_2972 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<30> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>_2973 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29_3924 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>_2972 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<30>_2971 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>_2975 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>_2974 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<29> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>_2975 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28_3923 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>_2974 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<29>_2973 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>_2977 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>_2976 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<28> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>_2977 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27_3922 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>_2976 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<28>_2975 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>_2979 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>_2978 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<27> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>_2979 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26_3921 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>_2978 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<27>_2977 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>_2981 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>_2980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<26> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>_2981 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25_3920 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>_2980 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<26>_2979 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>_2983 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>_2982 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<25> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>_2983 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24_3919 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>_2982 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<25>_2981 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>_2985 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>_2984 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<24> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>_2985 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23_3918 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>_2984 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<24>_2983 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>_2987 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>_2986 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<23> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>_2987 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22_3917 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>_2986 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<23>_2985 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>_2989 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>_2988 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<22> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>_2989 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21_3916 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>_2988 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<22>_2987 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>_2991 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>_2990 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<21> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>_2991 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20_3915 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>_2990 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<21>_2989 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>_2993 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>_2992 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<20> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>_2993 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19_3914 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>_2992 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<20>_2991 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>_2995 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>_2994 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<19> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>_2995 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18_3913 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>_2994 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<19>_2993 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>_2997 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>_2996 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<18> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>_2997 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17_3912 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>_2996 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<18>_2995 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>_2999 ),
    .LI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>_2998 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<17> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>_2999 ),
    .DI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16_3911 ),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>_2998 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<17>_2997 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<15>_3000 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<16>_2999 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<14>_3001 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_1 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<15>_3000 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<13>_3002 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_2 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<14>_3001 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<12>_3003 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_3 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<13>_3002 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<11>_3004 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_4 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<12>_3003 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<10>_3005 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_5 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<11>_3004 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<9>_3007 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_6 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<10>_3005 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<8>_3008 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_7 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<9>_3007 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<7>_3009 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_8 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<8>_3008 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<6>_3010 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_9 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<7>_3009 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<5>_3011 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_10 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<6>_3010 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<4>_3012 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_11 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<5>_3011 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<3>_3013 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_12 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<4>_3012 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<2>_3014 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_13 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<3>_3013 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<1>_3015 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_14 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<2>_3014 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<0>_3016 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_15 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<1>_3015 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<0>  (
    .CI(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<10> ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_16 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_cy<0>_3016 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [32]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [15])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [31]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [14])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [30]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [13])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [29]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [12])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [28]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [11])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [27]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [10])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [26]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [9])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [25]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [8])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [24]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [7])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [23]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [6])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [22]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [5])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [21]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [4])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [20]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [3])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [19]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [2])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [18]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [17]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [0])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32_3489 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_3488 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_3487 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_3486 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_3485 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_3484 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_3483 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_3482 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_3481 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_3480 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_3479 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_3478 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_3477 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_3476 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_3475 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_3474 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<16>_0_3539 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [1])
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_INV_346_o ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [0])
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<16>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<16>_0_3539 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16_3911 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17_3912 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18_3913 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19_3914 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20_3915 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21_3916 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22_3917 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23_3918 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24_3919 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25_3920 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26_3921 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27_3922 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28_3923 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29_3924 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30_3925 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31_3926 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32_3927 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_33_3928 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<15>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<15>_0_3538 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15_3891 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16_3892 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17_3893 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18_3894 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19_3895 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20_3896 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21_3897 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22_3898 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23_3899 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24_3900 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25_3901 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26_3902 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27_3903 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28_3904 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29_3905 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30_3906 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31_3907 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32_3908 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_33_3909 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<14>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<14>_0_3537 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14_3870 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15_3871 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17_3873 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18_3874 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16_3872 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19_3875 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20_3876 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21_3877 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22_3878 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23_3879 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24_3880 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25_3881 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26_3882 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27_3883 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28_3884 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29_3885 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30_3886 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31_3887 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32_3888 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_33_3889 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<13>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<13>_0_3536 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13_3848 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14_3849 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15_3850 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16_3851 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17_3852 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18_3853 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19_3854 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20_3855 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21_3856 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22_3857 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23_3858 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24_3859 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25_3860 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26_3861 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27_3862 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28_3863 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29_3864 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30_3865 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31_3866 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32_3867 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_33_3868 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<12>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<12>_0_3535 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12_3825 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13_3826 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14_3827 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15_3828 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16_3829 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17_3830 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18_3831 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19_3832 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20_3833 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21_3834 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22_3835 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24_3837 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25_3838 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23_3836 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26_3839 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27_3840 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28_3841 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29_3842 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30_3843 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31_3844 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32_3845 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_33_3846 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<11>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<11>_0_3534 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11_3801 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12_3802 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13_3803 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14_3804 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15_3805 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16_3806 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17_3807 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18_3808 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19_3809 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20_3810 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21_3811 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22_3812 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23_3813 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24_3814 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25_3815 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26_3816 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27_3817 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28_3818 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29_3819 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30_3820 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31_3821 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32_3822 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_33_3823 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<10>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<10>_0_3533 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10_3776 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11_3777 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12_3778 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13_3779 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14_3780 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15_3781 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16_3782 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17_3783 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18_3784 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19_3785 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20_3786 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21_3787 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22_3788 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23_3789 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24_3790 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25_3791 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26_3792 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27_3793 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28_3794 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29_3795 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31_3797 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32_3798 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30_3796 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_33_3799 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<9>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<9>_0_3532 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9_3750 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10_3751 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11_3752 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12_3753 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13_3754 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14_3755 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15_3756 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16_3757 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17_3758 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18_3759 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19_3760 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20_3761 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21_3762 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22_3763 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23_3764 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24_3765 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25_3766 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26_3767 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27_3768 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28_3769 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29_3770 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30_3771 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31_3772 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32_3773 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_33_3774 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<8>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<8>_0_3531 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17_4170 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_17_4186 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18_4171 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_18_4187 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19_4172 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_19_4188 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20_4173 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_20_4189 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21_4174 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_21_4190 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22_4175 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_22_4191 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23_4176 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_23_4192 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24_4177 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_24_4193 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25_4178 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_25_4194 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26_4179 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_26_4195 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27_4180 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_27_4196 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28_4181 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_28_4197 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29_4182 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_29_4198 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30_4183 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_30_4199 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31_4184 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_31_4200 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32_4185 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<17>_32_4201 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8_3723 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9_3724 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10_3725 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11_3726 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12_3727 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13_3728 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14_3729 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15_3730 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16_3731 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17_3732 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18_3733 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19_3734 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20_3735 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21_3736 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22_3737 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23_3738 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24_3739 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25_3740 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26_3741 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27_3742 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28_3743 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29_3744 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30_3745 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31_3746 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32_3747 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_33_3748 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17_4154 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17_4170 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18_4155 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18_4171 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19_4156 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19_4172 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20_4157 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20_4173 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21_4158 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21_4174 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22_4159 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22_4175 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23_4160 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23_4176 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24_4161 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24_4177 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25_4162 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25_4178 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26_4163 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26_4179 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27_4164 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27_4180 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28_4165 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28_4181 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29_4166 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29_4182 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30_4167 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30_4183 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31_4168 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31_4184 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32_4169 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32_4185 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<7>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<7>_0_3530 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17_4138 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17_4154 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18_4139 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18_4155 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19_4140 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19_4156 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20_4141 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20_4157 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21_4142 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21_4158 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22_4143 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22_4159 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23_4144 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23_4160 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24_4145 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24_4161 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25_4146 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25_4162 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26_4147 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26_4163 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27_4148 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27_4164 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28_4149 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28_4165 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29_4150 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29_4166 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30_4151 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30_4167 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31_4152 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31_4168 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32_4153 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32_4169 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7_3695 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9_3697 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10_3698 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8_3696 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11_3699 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12_3700 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13_3701 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14_3702 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15_3703 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16_3704 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17_3705 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18_3706 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19_3707 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20_3708 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21_3709 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22_3710 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23_3711 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24_3712 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25_3713 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26_3714 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27_3715 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28_3716 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29_3717 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30_3718 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31_3719 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32_3720 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_33_3721 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17_4122 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17_4138 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18_4123 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18_4139 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19_4124 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19_4140 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20_4125 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20_4141 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21_4126 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21_4142 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22_4127 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22_4143 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23_4128 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23_4144 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24_4129 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24_4145 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25_4130 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25_4146 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26_4131 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26_4147 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27_4132 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27_4148 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28_4133 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28_4149 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29_4134 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29_4150 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30_4135 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30_4151 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31_4136 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31_4152 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32_4137 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32_4153 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<6>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<6>_0_3529 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17_4106 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17_4122 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18_4107 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18_4123 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19_4108 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19_4124 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20_4109 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20_4125 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21_4110 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21_4126 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22_4111 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22_4127 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23_4112 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23_4128 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24_4113 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24_4129 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25_4114 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25_4130 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26_4115 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26_4131 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27_4116 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27_4132 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28_4117 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28_4133 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29_4118 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29_4134 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30_4119 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30_4135 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31_4120 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31_4136 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32_4121 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32_4137 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6_3666 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7_3667 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8_3668 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9_3669 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10_3670 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11_3671 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12_3672 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13_3673 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14_3674 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15_3675 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16_3676 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17_3677 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18_3678 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19_3679 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20_3680 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21_3681 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22_3682 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23_3683 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24_3684 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25_3685 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26_3686 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27_3687 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28_3688 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29_3689 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30_3690 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31_3691 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32_3692 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_33_3693 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17_4090 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17_4106 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18_4091 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18_4107 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19_4092 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19_4108 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20_4093 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20_4109 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21_4094 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21_4110 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22_4095 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22_4111 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23_4096 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23_4112 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24_4097 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24_4113 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25_4098 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25_4114 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26_4099 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26_4115 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27_4100 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27_4116 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28_4101 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28_4117 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29_4102 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29_4118 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30_4103 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30_4119 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31_4104 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31_4120 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32_4105 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32_4121 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<5>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<5>_0_3528 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17_4074 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17_4090 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18_4075 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18_4091 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19_4076 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19_4092 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20_4077 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20_4093 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21_4078 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21_4094 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22_4079 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22_4095 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23_4080 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23_4096 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24_4081 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24_4097 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25_4082 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25_4098 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26_4083 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26_4099 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27_4084 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27_4100 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28_4085 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28_4101 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29_4086 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29_4102 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30_4087 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30_4103 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31_4088 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31_4104 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32_4089 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32_4105 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5_3636 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6_3637 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7_3638 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8_3639 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9_3640 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10_3641 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11_3642 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12_3643 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13_3644 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14_3645 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16_3647 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17_3648 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15_3646 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18_3649 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19_3650 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20_3651 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21_3652 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22_3653 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23_3654 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24_3655 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25_3656 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26_3657 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27_3658 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28_3659 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29_3660 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30_3661 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31_3662 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32_3663 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_33_3664 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17_4058 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17_4074 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18_4059 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18_4075 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19_4060 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19_4076 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20_4061 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20_4077 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21_4062 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21_4078 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22_4063 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22_4079 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23_4064 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23_4080 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24_4065 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24_4081 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25_4066 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25_4082 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26_4067 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26_4083 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28_4069 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28_4085 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29_4070 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29_4086 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27_4068 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27_4084 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30_4071 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30_4087 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31_4072 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31_4088 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32_4073 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32_4089 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<4>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<4>_0_3527 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17_4042 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17_4058 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18_4043 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18_4059 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19_4044 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19_4060 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20_4045 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20_4061 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21_4046 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21_4062 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22_4047 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22_4063 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23_4048 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23_4064 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24_4049 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24_4065 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25_4050 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25_4066 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26_4051 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26_4067 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27_4052 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27_4068 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28_4053 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28_4069 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29_4054 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29_4070 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30_4055 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30_4071 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31_4056 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31_4072 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32_4057 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32_4073 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4_3605 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5_3606 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6_3607 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7_3608 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8_3609 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9_3610 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10_3611 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11_3612 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12_3613 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13_3614 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14_3615 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15_3616 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16_3617 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17_3618 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18_3619 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19_3620 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20_3621 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21_3622 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22_3623 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23_3624 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24_3625 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25_3626 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26_3627 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27_3628 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28_3629 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29_3630 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30_3631 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31_3632 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32_3633 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_33_3634 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17_4026 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17_4042 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18_4027 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18_4043 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19_4028 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19_4044 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20_4029 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20_4045 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21_4030 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21_4046 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22_4031 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22_4047 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23_4032 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23_4048 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24_4033 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24_4049 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25_4034 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25_4050 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26_4035 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26_4051 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27_4036 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27_4052 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28_4037 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28_4053 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29_4038 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29_4054 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30_4039 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30_4055 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31_4040 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31_4056 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32_4041 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32_4057 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<3>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<3>_0_3526 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17_4010 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17_4026 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18_4011 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18_4027 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19_4012 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19_4028 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20_4013 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20_4029 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21_4014 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21_4030 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22_4015 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22_4031 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23_4016 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23_4032 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24_4017 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24_4033 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25_4018 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25_4034 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26_4019 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26_4035 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27_4020 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27_4036 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28_4021 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28_4037 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29_4022 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29_4038 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30_4023 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30_4039 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31_4024 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31_4040 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32_4025 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32_4041 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3_3573 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4_3574 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5_3575 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6_3576 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7_3577 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8_3578 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9_3579 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10_3580 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11_3581 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12_3582 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13_3583 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14_3584 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15_3585 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16_3586 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17_3587 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18_3588 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19_3589 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20_3590 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21_3591 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23_3593 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24_3594 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22_3592 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25_3595 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26_3596 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27_3597 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28_3598 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29_3599 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30_3600 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31_3601 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32_3602 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_33_3603 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17_3994 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17_4010 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18_3995 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18_4011 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19_3996 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19_4012 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20_3997 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20_4013 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21_3998 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21_4014 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22_3999 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22_4015 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23_4000 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23_4016 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24_4001 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24_4017 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25_4002 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25_4018 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26_4003 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26_4019 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27_4004 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27_4020 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28_4005 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28_4021 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29_4006 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29_4022 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30_4007 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30_4023 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31_4008 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31_4024 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32_4009 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32_4025 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<2>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<2>_0_3525 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17_3978 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17_3994 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18_3979 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18_3995 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19_3980 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19_3996 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20_3981 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20_3997 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21_3982 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21_3998 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22_3983 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22_3999 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23_3984 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23_4000 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24_3985 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24_4001 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25_3986 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25_4002 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26_3987 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26_4003 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27_3988 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27_4004 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28_3989 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28_4005 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29_3990 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29_4006 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30_3991 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30_4007 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31_3992 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31_4008 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32_3993 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32_4009 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<2> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2_3540 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<3> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3_3541 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<4> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4_3542 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<5> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5_3543 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<6> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6_3544 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<7> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7_3545 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<8> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8_3546 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<9> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9_3547 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<10> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10_3548 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<11> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11_3549 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<12> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12_3550 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<13> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13_3551 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<14> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14_3552 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<15> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15_3553 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<16> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16_3554 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17_3555 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18_3556 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19_3557 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20_3558 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21_3559 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22_3560 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23_3561 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24_3562 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25_3563 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26_3564 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27_3565 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28_3566 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29_3567 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30_3568 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31_3569 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32_3570 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<33> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_33_3571 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17_3962 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17_3978 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18_3963 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18_3979 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19_3964 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19_3980 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20_3965 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20_3981 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21_3966 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21_3982 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22_3967 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22_3983 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23_3968 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23_3984 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24_3969 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24_3985 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25_3970 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25_3986 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26_3971 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26_3987 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27_3972 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27_3988 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28_3973 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28_3989 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29_3974 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29_3990 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30_3975 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30_3991 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31_3976 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31_3992 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32_3977 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32_3993 )
  );
  FDR   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<1>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(dack_2_n),
    .R(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<1>_0_3524 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17_3946 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17_3962 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18_3947 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18_3963 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19_3948 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19_3964 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21_3950 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21_3966 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22_3951 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22_3967 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20_3949 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20_3965 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23_3952 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23_3968 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24_3953 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24_3969 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25_3954 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25_3970 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26_3955 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26_3971 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27_3956 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27_3972 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28_3957 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28_3973 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29_3958 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29_3974 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30_3959 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30_3975 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31_3960 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31_3976 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32_3961 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32_3977 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<34> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<32> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[2] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<31> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[3] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<30> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[4] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<29> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[5] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<28> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[6] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<27> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[7] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<26> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[8] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<25> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[9] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<24> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[10] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<23> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[11] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<22> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[12] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<21> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[13] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<20> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[14] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<19> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[15] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<18> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[16] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[0][33]_s_pipe[0][33]_mux_4_OUT<17> ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[17] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [15]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[18] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [14]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[19] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [13]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[20] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [12]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[21] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [11]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[22] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [10]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[23] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [9]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[24] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [8]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[25] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [7]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[26] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [6]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[27] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [5]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[28] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [4]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[29] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [3]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[30] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [2]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[31] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [1]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[32] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz [0]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[33] )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17_3930 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17_3946 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18_3931 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18_3947 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19_3932 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19_3948 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20_3933 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20_3949 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21_3934 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21_3950 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22_3935 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22_3951 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23_3936 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23_3952 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24_3937 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24_3953 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25_3938 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25_3954 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26_3939 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26_3955 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27_3940 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27_3956 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28_3941 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28_3957 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29_3942 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29_3958 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30_3943 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30_3959 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31_3944 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31_3960 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32_3945 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32_3961 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [0]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17_3930 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [1]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18_3931 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [2]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19_3932 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [3]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20_3933 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [4]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21_3934 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [5]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22_3935 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [6]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23_3936 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [7]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24_3937 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [8]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25_3938 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [9]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26_3939 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [10]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27_3940 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [11]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28_3941 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [12]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29_3942 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [13]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30_3943 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [14]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31_3944 )
  );
  FD   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/id [15]),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32_3945 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_4  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/deff [10]),
    .I3(\s1/i8088/tcore/exec/bus_b [10]),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp2 [10]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_4_4204 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_2_f7  (
    .I0(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_4_4204 ),
    .I1(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_3_4203 ),
    .S(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/oth [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [18]),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_s71_6654 ),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [19])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [17]),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_s61_6620 ),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [18])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [17]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_s61_6620 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [18])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [16]),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_s51_6621 ),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [17])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [16]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_s51_6621 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [17])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [15]),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_s41_6622 ),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [16])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [15]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_s41_6622 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [16])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [14]),
    .DI(\s1/i8088/tcore/exec/s [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<15>  (
    .I0(\s1/i8088/tcore/exec/s [11]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [13]),
    .DI(\s1/i8088/tcore/exec/s [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<14>  (
    .I0(\s1/i8088/tcore/exec/s [10]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [12]),
    .DI(\s1/i8088/tcore/exec/s [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<13>  (
    .I0(\s1/i8088/tcore/exec/s [9]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [11]),
    .DI(\s1/i8088/tcore/exec/s [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<12>  (
    .I0(\s1/i8088/tcore/exec/s [8]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [10]),
    .DI(\s1/i8088/tcore/exec/s [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<11>  (
    .I0(\s1/i8088/tcore/exec/s [7]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [9]),
    .DI(\s1/i8088/tcore/exec/s [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<10>  (
    .I0(\s1/i8088/tcore/exec/s [6]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [8]),
    .DI(\s1/i8088/tcore/exec/s [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<9>  (
    .I0(\s1/i8088/tcore/exec/s [5]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [7]),
    .DI(\s1/i8088/tcore/exec/s [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<8>  (
    .I0(\s1/i8088/tcore/exec/s [4]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [6]),
    .DI(\s1/i8088/tcore/exec/s [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<7>  (
    .I0(\s1/i8088/tcore/exec/s [3]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [5]),
    .DI(\s1/i8088/tcore/exec/s [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<6>  (
    .I0(\s1/i8088/tcore/exec/s [2]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [4]),
    .DI(\s1/i8088/tcore/exec/s [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<5>  (
    .I0(\s1/i8088/tcore/exec/s [1]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_xor<4>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp2 [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy<4>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(\s1/i8088/tcore/exec/s [0]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut<4>  (
    .I0(\s1/i8088/tcore/exec/s [0]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp2_lut [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>_rt_6655 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt_6623 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [13]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt_6623 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt_6624 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [12]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt_6624 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt_6625 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [11]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt_6625 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt_6626 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [10]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt_6626 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt_6627 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [9]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt_6627 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt_6628 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [8]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt_6628 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt_6629 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [7]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt_6629 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt_6630 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [6]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt_6630 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt_6631 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [5]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt_6631 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt_6632 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [4]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt_6632 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt_6633 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [3]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt_6633 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt_6634 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [2]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt_6634 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt_6635 ),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [1]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt_6635 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<1>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff2 [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<1>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<19>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [18]),
    .LI(\s1/i8088/tcore/exec/s [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [19])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<18>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [17]),
    .LI(\s1/i8088/tcore/exec/s [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [18])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<18>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [17]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/s [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [18])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<17>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [16]),
    .LI(\s1/i8088/tcore/exec/s [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [17])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<17>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [16]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/s [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [17])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<16>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [15]),
    .LI(\s1/i8088/tcore/exec/s [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [16])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<16>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [15]),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/s [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [16])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [15])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [14]),
    .DI(\s1/i8088/tcore/exec/s [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<15>  (
    .I0(\s1/i8088/tcore/exec/s [11]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [13]),
    .DI(\s1/i8088/tcore/exec/s [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<14>  (
    .I0(\s1/i8088/tcore/exec/s [10]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [12]),
    .DI(\s1/i8088/tcore/exec/s [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<13>  (
    .I0(\s1/i8088/tcore/exec/s [9]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [11]),
    .DI(\s1/i8088/tcore/exec/s [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<12>  (
    .I0(\s1/i8088/tcore/exec/s [8]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [10]),
    .DI(\s1/i8088/tcore/exec/s [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<11>  (
    .I0(\s1/i8088/tcore/exec/s [7]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [9]),
    .DI(\s1/i8088/tcore/exec/s [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<10>  (
    .I0(\s1/i8088/tcore/exec/s [6]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [8]),
    .DI(\s1/i8088/tcore/exec/s [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<9>  (
    .I0(\s1/i8088/tcore/exec/s [5]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [7]),
    .DI(\s1/i8088/tcore/exec/s [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<8>  (
    .I0(\s1/i8088/tcore/exec/s [4]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [6]),
    .DI(\s1/i8088/tcore/exec/s [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<7>  (
    .I0(\s1/i8088/tcore/exec/s [3]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [5]),
    .DI(\s1/i8088/tcore/exec/s [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<6>  (
    .I0(\s1/i8088/tcore/exec/s [2]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [4]),
    .DI(\s1/i8088/tcore/exec/s [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<5>  (
    .I0(\s1/i8088/tcore/exec/s [1]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_xor<4>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/dcmp [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy<4>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(\s1/i8088/tcore/exec/s [0]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut<4>  (
    .I0(\s1/i8088/tcore/exec/s [0]),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_dcmp_lut [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [13]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [14]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [12]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [13]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [11]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [12]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [10]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [9]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [8]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [7]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [6]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [5]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [4]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [3]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [2]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [1]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [0]),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_xor<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/deff [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_deff_cy<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(\s1/i8088/tcore/exec/alu/othop/n0083 [0]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [15])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<15>  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/exec/bus_b [15]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [13]),
    .DI(\s1/i8088/tcore/exec/a [14]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [14])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<14>  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/bus_b [14]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [12]),
    .DI(\s1/i8088/tcore/exec/a [13]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [13])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<13>  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/bus_b [13]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [11]),
    .DI(\s1/i8088/tcore/exec/a [12]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [12])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<12>  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/bus_b [12]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [10]),
    .DI(\s1/i8088/tcore/exec/a [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [11])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<11>  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/bus_b [11]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [9]),
    .DI(\s1/i8088/tcore/exec/a [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [10])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<10>  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/bus_b [10]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [8]),
    .DI(\s1/i8088/tcore/exec/a [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [9])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<9>  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [7]),
    .DI(\s1/i8088/tcore/exec/a [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [8])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<8>  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/bus_b [8]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [6]),
    .DI(\s1/i8088/tcore/exec/a [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [7])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<7>  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [5]),
    .DI(\s1/i8088/tcore/exec/a [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [4]),
    .DI(\s1/i8088/tcore/exec/a [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [3]),
    .DI(\s1/i8088/tcore/exec/a [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [2]),
    .DI(\s1/i8088/tcore/exec/a [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [3])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<3>  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [1]),
    .DI(\s1/i8088/tcore/exec/a [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [0]),
    .DI(\s1/i8088/tcore/exec/a [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_xor<0>  (
    .CI(\s1/i8088/tcore/exec/regfile/flags [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/strf [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy<0>  (
    .CI(\s1/i8088/tcore/exec/regfile/flags [7]),
    .DI(\s1/i8088/tcore/exec/a [0]),
    .S(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [14]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [15])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [13]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [14])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [13]),
    .DI(\s1/i8088/tcore/exec/a [14]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [14])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [12]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [13])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [12]),
    .DI(\s1/i8088/tcore/exec/a [13]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [13])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [11]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [12])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [11]),
    .DI(\s1/i8088/tcore/exec/a [12]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [12])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [10]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [11])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [10]),
    .DI(\s1/i8088/tcore/exec/a [11]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [11])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [9]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [10])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [9]),
    .DI(\s1/i8088/tcore/exec/a [10]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [10])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [8]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [9])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [8]),
    .DI(\s1/i8088/tcore/exec/a [9]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [9])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [7]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [8])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [7]),
    .DI(\s1/i8088/tcore/exec/a [8]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [8])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [6]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [7])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [6]),
    .DI(\s1/i8088/tcore/exec/a [7]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [7])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [5]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [6])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [5]),
    .DI(\s1/i8088/tcore/exec/a [6]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [6])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [4]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [5])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [4]),
    .DI(\s1/i8088/tcore/exec/a [5]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [5])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [3]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [4])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [3]),
    .DI(\s1/i8088/tcore/exec/a [4]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [4])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [2]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [3])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [2]),
    .DI(\s1/i8088/tcore/exec/a [3]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [3])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [1]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [2])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [1]),
    .DI(\s1/i8088/tcore/exec/a [2]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [2])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [0]),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [1])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<1>  (
    .CI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [0]),
    .DI(\s1/i8088/tcore/exec/a [1]),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [1])
  );
  XORCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_xor<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/n0083 [0])
  );
  MUXCY   \s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy<0>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(\s1/i8088/tcore/exec/regfile/Mmux_a2_6969 ),
    .S(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_cy [0])
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<14>_4472 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a91_6656 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<15> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<13>_4473 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a71_6636 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<13>_4473 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a71_6636 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<14>_4472 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<12>_4474 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a61_6637 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<12>_4474 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a61_6637 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<13>_4473 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<11>_4475 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a51_6638 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<11>_4475 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a51_6638 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<12>_4474 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<10>_4476 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a41_6639 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<10>_4476 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a41_6639 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<11>_4475 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<9>_4477 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a31_6640 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<9>_4477 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a31_6640 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<10>_4476 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<8>_4478 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a241_6641 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<8>_4478 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a241_6641 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<9>_4477 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<7>_4480 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<8>_4479 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<7>_4480 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<8>_4479 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<8>_4478 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<6>_4481 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<7>_4480 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<5>_4482 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<6>_4481 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<4>_4483 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<5>_4482 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<3>_4484 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<4>_4483 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<2>_4485 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a15_6642 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<2>_4485 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a15_6642 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<3>_4484 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<1>_4486 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<2>1_6643 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<1>_4486 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<2>1_6643 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<2>_4485 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_xor<1>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .LI(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<1>1_6644 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<1> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<1>  (
    .CI(PIEZO_SPEAKER_OBUF_75),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<1>1_6644 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_cy<1>_4486 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_xor<15>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<14>_4488 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<15>_4487 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<15> )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_xor<14>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<13>_4490 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<14>_4489 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<14> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<14>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<13>_4490 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<14>_4489 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<14>_4488 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_xor<13>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<12>_4492 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<13>_4491 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<13> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<13>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<12>_4492 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<13>_4491 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<13>_4490 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_xor<12>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<11>_4494 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<12>_4493 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<12> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<12>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<11>_4494 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<12>_4493 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<12>_4492 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_xor<11>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<10>_4496 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<11>_4495 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<11> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<11>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<10>_4496 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<11>_4495 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<11>_4494 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_xor<10>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<9>_4498 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<10>_4497 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<10> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<10>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<9>_4498 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<10>_4497 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<10>_4496 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_xor<9>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<8>_4500 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<9>_4499 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<9> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<9>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<8>_4500 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<9>_4499 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<9>_4498 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_xor<8>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<7>_4501 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a231_6645 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<8> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<8>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<7>_4501 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a231_6645 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<8>_4500 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<7>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<6>_4503 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<7>_4502 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<7>_4501 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<6>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<5>_4505 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<6>_4504 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<6>_4503 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<5>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<4>_4507 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<5>_4506 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<5>_4505 )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<4>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<3>_4509 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<4>_4508 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<4>_4507 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_xor<3>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<2>_4510 ),
    .LI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<3>1_6646 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<3> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<3>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<2>_4510 ),
    .DI(dack_2_n),
    .S(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<3>1_6646 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<3>_4509 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_xor<2>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<1>_4511 ),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a13_6647 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<2> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<2>  (
    .CI(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<1>_4511 ),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a13_6647 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<2>_4510 )
  );
  XORCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_xor<1>  (
    .CI(dack_2_n),
    .LI(\s1/i8088/tcore/exec/regfile/Mmux_a11_6648 ),
    .O(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<1> )
  );
  MUXCY   \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<1>  (
    .CI(dack_2_n),
    .DI(PIEZO_SPEAKER_OBUF_75),
    .S(\s1/i8088/tcore/exec/regfile/Mmux_a11_6648 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_cy<1>_4511 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_4698 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_5  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_5_4699 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f716 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f717 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_4700 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_51  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_51_4701 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_6  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_6_4702 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f716 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f717 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_4703 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_4703 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_4700 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_41  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [234]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [218]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [202]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_41_4704 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_52  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_52_4705 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_52_4705 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_41_4704 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f71_4706 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_53  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [106]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [122]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [90]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [74]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_53_4707 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [42]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61_4708 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61_4708 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_53_4707 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f71_4709 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f71_4709 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f71_4706 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_42  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [235]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [219]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [203]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_42_4710 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_54  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_54_4711 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_54_4711 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_42_4710 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f72_4712 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_55  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [107]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [123]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [91]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [75]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_55_4713 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [43]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62_4714 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62_4714 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_55_4713 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f72_4715 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f72_4715 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f72_4712 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_43  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [236]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [220]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [204]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_43_4716 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_56  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_56_4717 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_56_4717 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_43_4716 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_57  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [108]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [124]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [92]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [76]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_57_4719 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [44]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63_4720 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63_4720 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_57_4719 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_44  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [237]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [221]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [205]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_44_4722 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_58  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_58_4723 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_58_4723 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_44_4722 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_59  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [109]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [125]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [93]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [77]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_59_4725 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [45]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64_4726 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64_4726 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_59_4725 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_45  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [238]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [222]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [206]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_45_4728 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_510  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_510_4729 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_510_4729 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_45_4728 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_511  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [110]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [126]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [94]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [78]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_511_4731 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [46]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65_4732 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65_4732 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_511_4731 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_46  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [239]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [223]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [207]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_46_4734 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_512  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_512_4735 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_512_4735 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_46_4734 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_513  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [111]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [127]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [95]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [79]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_513_4737 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_513_4737 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_47  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_47_4740 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_514  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_514_4741 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_6_6661 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_61_6662 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f77 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_515  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_515_4743 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_67  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_67_4744 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_6_6663 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_61_6664 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f77 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f77 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f77 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_48  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_48_4746 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_516  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_516_4747 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_7_6665 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_71_6666 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f78 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_517  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_517_4749 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_68  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_68_4750 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_7_6667 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_71_6668 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f78 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f78 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_49  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_49_4752 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_518  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_518_4753 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_8_6669 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_81_6670 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f79 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_519  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_519_4755 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_69  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_69_4756 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_8_6671 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_81_6672 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f79 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f79 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_410  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_410_4758 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_520  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_520_4759 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_9_6673 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_91_6674 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f710 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_521  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_521_4761 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_610  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_610_4762 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_9_6675 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_91_6676 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f710 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f710 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f710 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_411  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_411_4764 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_522  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_522_4765 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_10_6677 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_101_6678 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f711 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_523  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_523_4767 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_611  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_611_4768 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_10_6679 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_101_6680 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f711 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f711 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f711 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_412  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_412_4770 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_524  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_524_4771 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_11_6681 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_111_6682 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f712 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_525  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_525_4773 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_612  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_612_4774 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_11_6683 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_111_6684 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f712 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f712 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f712 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_413  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_413_4776 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_526  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_526_4777 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_12_6685 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_121_6686 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f713 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_527  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_527_4779 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_613  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_613_4780 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_12_6687 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_121_6688 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f713 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f713 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f713 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_414  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [232]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [216]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [200]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_414_4782 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_528  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_528_4783 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_528_4783 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_414_4782 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f714 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_529  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [104]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [120]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [88]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [72]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_529_4785 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [40]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614_4786 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614_4786 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_529_4785 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f714 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f714 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f714 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_415  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [233]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [217]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [201]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_415_4788 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_530  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_530_4789 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_530_4789 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_415_4788 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f715 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_531  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [105]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [121]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [89]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [73]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_531_4791 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [41]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615_4792 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615_4792 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_531_4791 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f715 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_2_f8_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f715 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f715 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<9> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_5_4699 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_4698 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_4795 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_6_4702 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_51_4701 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_4796 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_4796 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_4795 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<0> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_514_4741 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_47_4740 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f71 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_67_4744 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_515_4743 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f71 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f71 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f71 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<1> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_516_4747 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_48_4746 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f72 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_68_4750 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_517_4749 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f72 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f72 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f72 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<2> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_518_4753 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_49_4752 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f73 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_69_4756 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_519_4755 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<3> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_520_4759 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_410_4758 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f74 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_610_4762 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_521_4761 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<4> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_522_4765 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_411_4764 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f75 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_611_4768 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_523_4767 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<5> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_524_4771 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_412_4770 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f76 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_612_4774 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_525_4773 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<6> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_526_4777 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_413_4776 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f77 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_613_4780 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_527_4779 ),
    .S(\s1/i8088/tcore/ir[12] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f77 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_2_f8_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_4_f77 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][7]_wide_mux_16_OUT_3_f77 ),
    .S(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_5  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_5 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4811 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_51 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_6  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_6 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f79 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4812 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4812 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4811 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_47 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_514 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_0_6693 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_01_6694 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f71_4813 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_53  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_515 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_67 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_0_6695 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_01_6696 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f71_4814 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f71_4814 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f71_4813 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_48 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_54  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_516 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_1_6697 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_11_6698 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f72_4815 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_55  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_517 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_68 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_1_6699 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_11_6700 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72_4816 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72_4816 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f72_4815 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_43  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_49 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_56  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_518 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_2_6701 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_21_6702 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_57  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_519 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_69 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_2_6703 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_21_6704 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_44  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_410 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_58  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_520 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_3_6705 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_31_6706 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_59  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_521 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_610 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_3_6707 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_31_6708 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_45  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_411 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_510  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_522 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4_6709 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_41_6710 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_511  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_523 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_611 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4_6711 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_41_6712 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_46  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_412 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_512  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_524 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5_6713 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_51_6714 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_513  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_525 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_612 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5_6715 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_51_6716 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_47  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_413 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_514  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_526 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_515  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_527 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_67  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_613 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_5 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_4827 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_6 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_51 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_4830 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_4830 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_4827 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_41  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [234]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [218]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [202]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_41_4831 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_52  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_52_4832 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_52_4832 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_41_4831 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f71 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_53  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [106]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [122]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [90]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [74]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_53_4834 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [42]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b9 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b9 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_53_4834 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f71 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f71 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f71 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_42  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [235]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [219]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [203]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_42_4836 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_54  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_54_4837 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_54_4837 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_42_4836 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f72 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_55  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [107]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [123]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [91]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [75]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_55_4839 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [43]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b10 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b10 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_55_4839 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f72 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f72 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f72 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_43  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [236]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [220]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [204]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_43_4841 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_56  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_56_4842 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_56_4842 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_43_4841 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_57  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [108]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [124]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [92]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [76]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_57_4844 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [44]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b111 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b111 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_57_4844 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_44  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [237]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [221]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [205]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_44_4846 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_58  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_58_4847 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_58_4847 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_44_4846 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_59  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [109]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [125]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [93]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [77]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_59_4849 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [45]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b121 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b121 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_59_4849 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_45  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [238]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [222]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [206]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_45_4851 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_510  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_510_4852 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_510_4852 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_45_4851 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_511  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [110]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [126]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [94]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [78]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_511_4854 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [46]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b13 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b13 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_511_4854 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_46  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [239]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [223]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [207]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_46_4856 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_512  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_512_4857 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_512_4857 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_46_4856 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_513  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [111]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [127]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [95]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [79]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_513_4859 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66_4860 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66_4860 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_513_4859 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<15> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_514 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_47 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f77 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_67 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_515 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f77 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f77 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f77 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<1> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_516 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_48 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f78 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_68 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_517 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f78 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f78 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<2> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_518 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_49 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f79 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_69 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_519 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f79 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f79 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<3> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_520 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_410 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f710 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_610 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_521 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f710 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f710 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f710 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<4> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_522 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_411 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f711 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_611 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_523 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f711 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f711 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f711 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<5> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_524 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_412 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f712 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_612 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_525 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f712 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f712 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f712 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<6> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_526 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_413 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f713 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_613 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_527 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f713 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f713 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f713 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_414  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [232]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [216]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [200]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_414_4904 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_528  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_528_4905 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_528_4905 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_414_4904 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f714 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_529  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [104]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [120]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [88]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [72]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_529_4907 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_614  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [40]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b11 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_13  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b11 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_529_4907 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f714 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f714 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f714 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_415  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [233]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [217]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [201]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_415_4909 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_530  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_530_4910 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_530_4910 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_415_4909 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f715 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_531  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [105]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [121]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [89]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [73]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_531_4912 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_615  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [41]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b81_5994 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f7_14  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b81_5994 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_531_4912 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f715 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_2_f8_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_4_f715 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_3_f715 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_5  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_5 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4914 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_51 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_6  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_6 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f79 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4915 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4915 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4914 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_47 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_514 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_0_6723 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_01_6724 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f71_4916 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_53  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_515 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_67 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_0_6725 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_01_6726 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f71_4917 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f71_4917 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f71_4916 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_48 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_54  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_516 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_1_6727 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_11_6728 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f72_4918 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_55  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_517 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_68 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_1_6729 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_11_6730 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f72_4919 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f72_4919 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f72_4918 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_43  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_49 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_56  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_518 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_2_6731 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_21_6732 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_57  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_519 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_69 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_2_6733 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_21_6734 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_44  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_410 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_58  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_520 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_3_6735 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_31_6736 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_59  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_521 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_610 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_3_6737 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_31_6738 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_45  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_411 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_510  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_522 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4_6739 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_41_6740 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_511  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_523 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_611 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4_6741 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_41_6742 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_46  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_412 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_512  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_524 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_5_6743 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_51_6744 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_513  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_525 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_612 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_5_6745 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_51_6746 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_47  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_413 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_514  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_526 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_515  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_527 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_67  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_613 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_5 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_4933 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_6 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_51 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_4936 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_4936 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_4933 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [202]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [218]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [234]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_41_4937 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_52_4938 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_52_4938 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_41_4937 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f71 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_53  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [74]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [90]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [122]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [106]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_53_4940 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [42]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4941 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4941 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_53_4940 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f71 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f71 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f71 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [203]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [219]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [235]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_42_4943 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_54  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_54_4944 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_54_4944 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_42_4943 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f72 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_55  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [75]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [91]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [123]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [107]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_55_4946 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [43]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4947 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4947 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_55_4946 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f72 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_1  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f72 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f72 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_43  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [204]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [220]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [236]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_43_4949 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_56  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_56_4950 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_56_4950 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_43_4949 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f73 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_57  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [76]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [92]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [124]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [108]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_57_4952 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [44]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4953 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4953 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_57_4952 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f73 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_2  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f73 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f73 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_44  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [205]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [221]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [237]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_44_4955 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_58  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_58_4956 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_58_4956 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_44_4955 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f74 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_59  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [77]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [93]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [125]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [109]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_59_4958 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [45]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4959 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4959 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_59_4958 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f74 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_3  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f74 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f74 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_45  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [206]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [222]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [238]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_45_4961 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_510  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_510_4962 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_510_4962 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_45_4961 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f75 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_511  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [78]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [94]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [126]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [110]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_511_4964 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [46]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4965 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4965 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_511_4964 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f75 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_4  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f75 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f75 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_46  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [207]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [223]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [239]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_46_4967 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_512  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_512_4968 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_512_4968 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_46_4967 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f76 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_513  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [79]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [95]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [127]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [111]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_513_4970 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_513_4970 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f76 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_5  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f76 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f76 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_514 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_47 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f77 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_67 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_515 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f77 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_6  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f77 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f77 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_516 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_48 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f78 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_68 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_517 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f78 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_7  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f78 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f78 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_518 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_49 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f79 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_69 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_519 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f79 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_8  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f79 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f79 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_520 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_410 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f710 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_610 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_521 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f710 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_9  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f710 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f710 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_522 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_411 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f711 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_611 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_523 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f711 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_10  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f711 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f711 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_524 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_412 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f712 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_612 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_525 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f712 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_11  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f712 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f712 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_526 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_413 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f713 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_613 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_527 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f713 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_12  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f713 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f713 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_414  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [200]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [216]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [232]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_414_5015 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_528  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_528_5016 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_528_5016 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_414_5015 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f714 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_529  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [72]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [88]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [120]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [104]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_529_5018 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [40]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_5019 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_5019 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_529_5018 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f714 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f714 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f714 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_415  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [201]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [217]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [233]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_415_5021 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_530  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_530_5022 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_530_5022 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_415_5021 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f715 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_531  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [73]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [89]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [121]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [105]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_531_5024 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [41]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_5025 )
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f7_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_5025 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_531_5024 ),
    .S(\s1/i8088/tcore/ir[4] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f715 )
  );
  MUXF8   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_2_f8_14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_4_f715 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_3_f715 ),
    .S(\s1/i8088/tcore/ir[5] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> )
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_255  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<255> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [255])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_254  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<254> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [254])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_253  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<253> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [253])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_252  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<252> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [252])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_251  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<251> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [251])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_250  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<250> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [250])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_249  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<249> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [249])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_248  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<248> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [248])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_247  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<247> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [247])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_246  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<246> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [246])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_245  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<245> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [245])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_244  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<244> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [244])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_243  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<243> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [243])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_242  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<242> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [242])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_241  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<241> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [241])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_240  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<240> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [240])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_239  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[15]_MUX_3207_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [239])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_238  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[14]_MUX_3208_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [238])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_237  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[13]_MUX_3209_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [237])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_236  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[12]_MUX_3210_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [236])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_235  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[11]_MUX_3211_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [235])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_234  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[10]_MUX_3212_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [234])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_233  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[9]_MUX_3213_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [233])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_232  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[8]_MUX_3214_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [232])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_231  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[7]_MUX_3215_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [231])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_230  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[6]_MUX_3216_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [230])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_229  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[5]_MUX_3217_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [229])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_228  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[4]_MUX_3218_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [228])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_227  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[3]_MUX_3219_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [227])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_226  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[2]_MUX_3220_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [226])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_225  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[1]_MUX_3221_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [225])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_224  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[0]_MUX_3222_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [224])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_223  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<223> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [223])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_222  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<222> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [222])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_221  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<221> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [221])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_220  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<220> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [220])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_219  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<219> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [219])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_218  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<218> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [218])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_217  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<217> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [217])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_216  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<216> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [216])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_215  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<215> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [215])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_214  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<214> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [214])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_213  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<213> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [213])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_212  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<212> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [212])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_211  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<211> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [211])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_210  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<210> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [210])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_209  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<209> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [209])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_208  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<208> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [208])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_207  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<207> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [207])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_206  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<206> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [206])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_205  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<205> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [205])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_204  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<204> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [204])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_203  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<203> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [203])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_202  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<202> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [202])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_201  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<201> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [201])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_200  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<200> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [200])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_199  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<199> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [199])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_198  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<198> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [198])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_197  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<197> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [197])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_196  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<196> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [196])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_195  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<195> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [195])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_194  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<194> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [194])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_193  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<193> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [193])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_192  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<192> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [192])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_191  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<191> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [191])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_190  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<190> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [190])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_189  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<189> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [189])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_188  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<188> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [188])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_187  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<187> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [187])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_186  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<186> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [186])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_185  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<185> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [185])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_184  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<184> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [184])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_183  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<183> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [183])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_182  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<182> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [182])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_181  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<181> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [181])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_180  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<180> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [180])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_179  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<179> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [179])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_178  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<178> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [178])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_177  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<177> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [177])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_176  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<176> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [176])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_175  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<175> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [175])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_174  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<174> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [174])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_173  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<173> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [173])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_172  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<172> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [172])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_171  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<171> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [171])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_170  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<170> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [170])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_169  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<169> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [169])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_168  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<168> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [168])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_167  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<167> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [167])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_166  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<166> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [166])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_165  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<165> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [165])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_164  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<164> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [164])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_163  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<163> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [163])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_162  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<162> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [162])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_161  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<161> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [161])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_160  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<160> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [160])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_159  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<159> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [159])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_158  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<158> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [158])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_157  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<157> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [157])
  );
  FDS   \s1/i8088/tcore/exec/regfile/r_0_156  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<156> ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [156])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_155  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<155> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [155])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_154  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<154> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [154])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_153  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<153> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [153])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_152  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<152> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [152])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_151  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<151> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [151])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_150  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<150> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [150])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_149  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<149> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [149])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_148  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<148> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [148])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_147  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<147> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [147])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_146  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<146> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [146])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_145  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<145> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [145])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_144  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<144> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [144])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_143  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<143> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [143])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_142  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<142> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [142])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_141  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<141> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [141])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_140  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<140> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [140])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_139  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<139> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [139])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_138  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<138> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [138])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_137  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<137> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [137])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_136  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<136> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [136])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_135  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<135> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [135])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_134  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<134> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [134])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_133  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<133> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [133])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_132  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<132> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [132])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_131  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<131> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [131])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_130  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<130> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [130])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_129  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<129> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [129])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_128  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<128> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [128])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_127  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<127> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [127])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_126  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<126> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [126])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_125  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<125> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [125])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_124  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<124> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [124])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_123  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<123> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [123])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_122  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<122> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [122])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_121  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<121> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [121])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_120  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<120> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [120])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_119  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<119> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [119])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_118  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<118> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [118])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_117  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<117> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [117])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_116  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<116> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [116])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_115  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [115])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_114  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [114])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_113  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [113])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_112  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<112> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [112])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_111  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<111> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [111])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_110  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<110> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [110])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_109  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<109> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [109])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_108  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<108> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [108])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_107  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<107> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [107])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_106  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<106> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [106])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_105  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<105> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [105])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_104  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [104])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_103  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [103])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_102  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [102])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_101  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [101])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_100  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [100])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_99  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<99> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [99])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_98  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<98> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [98])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_97  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<97> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [97])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_96  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<96> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [96])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_95  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<95> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [95])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_94  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<94> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [94])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_93  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<93> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [93])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_92  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<92> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [92])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_91  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<91> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [91])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_90  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<90> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [90])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_89  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<89> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [89])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_88  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<88> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [88])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_87  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<87> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [87])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_86  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<86> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [86])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_85  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<85> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [85])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_84  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<84> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [84])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_83  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<83> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [83])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_82  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<82> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [82])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_81  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<81> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [81])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_80  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<80> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [80])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_79  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<79> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [79])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_78  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<78> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [78])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_77  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<77> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [77])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_76  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<76> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [76])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_75  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<75> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [75])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_74  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<74> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [74])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_73  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<73> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [73])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_72  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<72> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [72])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_71  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<71> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [71])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_70  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<70> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [70])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_69  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<69> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [69])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_68  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<68> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [68])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_67  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<67> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [67])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_66  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<66> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [66])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_65  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<65> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [65])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_64  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<64> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [64])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_63  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>_5074 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [63])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_62  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>_5073 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [62])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_61  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>_5072 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [61])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_60  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>_5071 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [60])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_59  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>_5070 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [59])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_58  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>_5069 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [58])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_57  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>_5068 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [57])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_56  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>_5067 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [56])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_55  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<55> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [55])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_54  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<54> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [54])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_53  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<53> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [53])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_52  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<52> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [52])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_51  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<51> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [51])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_50  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<50> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [50])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_49  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<49> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [49])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_48  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<48> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [48])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_47  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[31]_MUX_3191_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [47])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_46  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[30]_MUX_3192_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [46])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_45  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[29]_MUX_3193_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [45])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_44  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[28]_MUX_3194_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [44])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_43  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[27]_MUX_3195_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [43])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_42  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[26]_MUX_3196_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [42])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_41  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[25]_MUX_3197_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [41])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_40  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[24]_MUX_3198_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [40])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_39  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[23]_MUX_3199_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [39])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_38  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[22]_MUX_3200_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [38])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_37  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[21]_MUX_3201_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [37])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_36  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[20]_MUX_3202_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [36])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_35  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[19]_MUX_3203_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [35])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_34  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[18]_MUX_3204_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [34])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_33  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[17]_MUX_3205_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [33])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_32  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_d[16]_MUX_3206_o ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [32])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_31  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>_5058 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [31])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_30  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>_5057 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [30])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_29  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>_5056 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [29])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_28  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>_5055 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [28])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_27  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>_5054 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [27])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_26  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>_5053 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [26])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_25  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>_5052 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [25])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_24  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>_5051 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [24])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_23  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<23> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [23])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_22  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<22> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [22])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_21  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<21> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [21])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_20  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<20> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [20])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_19  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<19> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [19])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<18> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [18])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_17  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<17> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [17])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<16> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [16])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>_5042 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [15])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>_5041 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [14])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>_5040 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [13])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>_5039 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [12])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>_5038 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [11])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>_5037 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [10])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>_5036 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [9])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>_5035 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [8])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<7> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [7])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<6> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [6])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<5> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [5])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<4> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [4])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<3> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [3])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<2> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [2])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [1])
  );
  FDR   \s1/i8088/tcore/exec/regfile/r_0_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/r_0 [0])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [8]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/flags [8])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [7]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/flags [7])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [6]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/flags [6])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [5]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/flags [5])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [4]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/flags [4])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [3]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/flags [3])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [2]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/flags [2])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [1]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/flags [1])
  );
  FDRE   \s1/i8088/tcore/exec/regfile/flags_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/ir[18] ),
    .D(\s1/i8088/tcore/exec/oflags [0]),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/exec/regfile/flags [0])
  );
  MUXF7   \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_3_f7  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_5_5602 ),
    .I1(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_5601 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_3_f7_5603 )
  );
  MUXF7   \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_f7  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_6_5605 ),
    .I1(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_51_5604 ),
    .S(\s1/i8088/tcore/ir[8] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_f7_5606 )
  );
  MUXF8   \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_2_f8  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_f7_5606 ),
    .I1(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_3_f7_5603 ),
    .S(\s1/i8088/tcore/ir[9] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/cond[3]_zf_Mux_6_o )
  );
  FDCE   \s1/i8088/msb_o/q_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [15]),
    .Q(\s1/i8088/msb_o/q [7])
  );
  FDCE   \s1/i8088/msb_o/q_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [14]),
    .Q(\s1/i8088/msb_o/q [6])
  );
  FDCE   \s1/i8088/msb_o/q_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [13]),
    .Q(\s1/i8088/msb_o/q [5])
  );
  FDCE   \s1/i8088/msb_o/q_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [12]),
    .Q(\s1/i8088/msb_o/q [4])
  );
  FDCE   \s1/i8088/msb_o/q_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [11]),
    .Q(\s1/i8088/msb_o/q [3])
  );
  FDCE   \s1/i8088/msb_o/q_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [10]),
    .Q(\s1/i8088/msb_o/q [2])
  );
  FDCE   \s1/i8088/msb_o/q_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [9]),
    .Q(\s1/i8088/msb_o/q [1])
  );
  FDCE   \s1/i8088/msb_o/q_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [8]),
    .Q(\s1/i8088/msb_o/q [0])
  );
  FDCE   \s1/i8088/lsb_o/q_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [7]),
    .Q(\s1/i8088/lsb_o/q [7])
  );
  FDCE   \s1/i8088/lsb_o/q_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [6]),
    .Q(\s1/i8088/lsb_o/q [6])
  );
  FDCE   \s1/i8088/lsb_o/q_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [5]),
    .Q(\s1/i8088/lsb_o/q [5])
  );
  FDCE   \s1/i8088/lsb_o/q_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [4]),
    .Q(\s1/i8088/lsb_o/q [4])
  );
  FDCE   \s1/i8088/lsb_o/q_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [3]),
    .Q(\s1/i8088/lsb_o/q [3])
  );
  FDCE   \s1/i8088/lsb_o/q_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [2]),
    .Q(\s1/i8088/lsb_o/q [2])
  );
  FDCE   \s1/i8088/lsb_o/q_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [1]),
    .Q(\s1/i8088/lsb_o/q [1])
  );
  FDCE   \s1/i8088/lsb_o/q_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_out_regs ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/cpu_dat_o [0]),
    .Q(\s1/i8088/lsb_o/q [0])
  );
  FDCE   \s1/i8088/msb_i/q_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [7]),
    .Q(\s1/i8088/msb_i/q [7])
  );
  FDCE   \s1/i8088/msb_i/q_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [6]),
    .Q(\s1/i8088/msb_i/q [6])
  );
  FDCE   \s1/i8088/msb_i/q_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [5]),
    .Q(\s1/i8088/msb_i/q [5])
  );
  FDCE   \s1/i8088/msb_i/q_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [4]),
    .Q(\s1/i8088/msb_i/q [4])
  );
  FDCE   \s1/i8088/msb_i/q_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [3]),
    .Q(\s1/i8088/msb_i/q [3])
  );
  FDCE   \s1/i8088/msb_i/q_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [2]),
    .Q(\s1/i8088/msb_i/q [2])
  );
  FDCE   \s1/i8088/msb_i/q_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [1]),
    .Q(\s1/i8088/msb_i/q [1])
  );
  FDCE   \s1/i8088/msb_i/q_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_msb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [0]),
    .Q(\s1/i8088/msb_i/q [0])
  );
  FDCE   \s1/i8088/lsb_i/q_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [7]),
    .Q(\s1/i8088/lsb_i/q [7])
  );
  FDCE   \s1/i8088/lsb_i/q_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [6]),
    .Q(\s1/i8088/lsb_i/q [6])
  );
  FDCE   \s1/i8088/lsb_i/q_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [5]),
    .Q(\s1/i8088/lsb_i/q [5])
  );
  FDCE   \s1/i8088/lsb_i/q_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [4]),
    .Q(\s1/i8088/lsb_i/q [4])
  );
  FDCE   \s1/i8088/lsb_i/q_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [3]),
    .Q(\s1/i8088/lsb_i/q [3])
  );
  FDCE   \s1/i8088/lsb_i/q_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [2]),
    .Q(\s1/i8088/lsb_i/q [2])
  );
  FDCE   \s1/i8088/lsb_i/q_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [1]),
    .Q(\s1/i8088/lsb_i/q [1])
  );
  FDCE   \s1/i8088/lsb_i/q_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ld_lsb_i ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/adp [0]),
    .Q(\s1/i8088/lsb_i/q [0])
  );
  FDCE   \s1/i8088/ctrl_fsm/cnt/count_0  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ctrl_fsm/cnt/_n0014_inv ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/ctrl_fsm/cnt/count[1]_GND_55_o_mux_2_OUT<0> ),
    .Q(\s1/i8088/ctrl_fsm/cnt/count [0])
  );
  FDCE   \s1/i8088/ctrl_fsm/cnt/count_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/ctrl_fsm/cnt/_n0014_inv ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/ctrl_fsm/cnt/count[1]_GND_55_o_mux_2_OUT<1> ),
    .Q(\s1/i8088/ctrl_fsm/cnt/count [1])
  );
  FDC   \s1/i8088/ctrl_fsm/state_FSM_FFd1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/ctrl_fsm/state_FSM_FFd1-In ),
    .Q(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 )
  );
  FDC   \s1/i8088/ctrl_fsm/state_FSM_FFd2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CLR(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .D(\s1/i8088/ctrl_fsm/state_FSM_FFd2-In_5649 ),
    .Q(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s1/i8284/counter_5  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8284/Result [5]),
    .R(\s1/i8284/counter[5]_PWR_3_o_equal_2_o ),
    .Q(\s1/i8284/counter [5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s1/i8284/counter_4  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8284/Result [4]),
    .R(\s1/i8284/counter[5]_PWR_3_o_equal_2_o ),
    .Q(\s1/i8284/counter [4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s1/i8284/counter_3  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8284/Result [3]),
    .R(\s1/i8284/counter[5]_PWR_3_o_equal_2_o ),
    .Q(\s1/i8284/counter [3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s1/i8284/counter_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8284/Result<2>1_5663 ),
    .R(\s1/i8284/counter[5]_PWR_3_o_equal_2_o ),
    .Q(\s1/i8284/counter [2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s1/i8284/counter_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8284/Result<1>1 ),
    .R(\s1/i8284/counter[5]_PWR_3_o_equal_2_o ),
    .Q(\s1/i8284/counter [1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s1/i8284/counter_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8284/Result<0>1 ),
    .R(\s1/i8284/counter[5]_PWR_3_o_equal_2_o ),
    .Q(\s1/i8284/counter [0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s1/i8284/counter2_2  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8284/Result [2]),
    .R(\s1/i8284/Mcount_counter2_xor<2>12 ),
    .Q(\s1/i8284/counter2 [2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s1/i8284/counter2_1  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8284/Result [1]),
    .R(\s1/i8284/Mcount_counter2_xor<2>12 ),
    .Q(\s1/i8284/counter2 [1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s1/i8284/counter2_0  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8284/Result [0]),
    .R(\s1/i8284/Mcount_counter2_xor<2>12 ),
    .Q(\s1/i8284/counter2 [0])
  );
  FD   \s1/i8284/clk  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8284/counter[5]_GND_3_o_LessThan_10_o ),
    .Q(\s1/i8284/clk_6983 )
  );
  FD   \s1/i8284/vclk  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8284/counter2[2]_GND_3_o_LessThan_13_o ),
    .Q(\s1/i8284/vclk_6984 )
  );
  FD   \s1/i8284/pclk  (
    .C(USER_CLK_BUFGP_0),
    .D(\s1/i8284/counter[5]_GND_3_o_LessThan_8_o ),
    .Q(\s1/i8284/pclk_32 )
  );
  FDR   \s2/b5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s2/aen_brd_38 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s2/b5_5675 )
  );
  FDR   \s2/aen_brd  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s2/holda_39 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s2/aen_brd_38 )
  );
  FDRS_1   \s2/holda  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(PIEZO_SPEAKER_OBUF_75),
    .R(\s2/_n0068 ),
    .S(\s2/holda_39 ),
    .Q(\s2/holda_39 )
  );
  FDR   \s2/td2/td5/q  (
    .C(USER_CLK_BUFGP_0),
    .D(\s2/clk_INV_540_o ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s2/td2/td5/q_5673 )
  );
  FDR   \s3/td0/td25/q  (
    .C(USER_CLK_BUFGP_0),
    .D(\s3/td0/td20/q_5680 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s3/td0/td25/q_5683 )
  );
  FDR   \s3/td0/td20/q  (
    .C(USER_CLK_BUFGP_0),
    .D(\s3/td0/td15/q_5679 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s3/td0/td20/q_5680 )
  );
  FDR   \s3/td0/td15/q  (
    .C(USER_CLK_BUFGP_0),
    .D(\s3/td0/td10/q_5678 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s3/td0/td15/q_5679 )
  );
  FDR   \s3/td0/td10/q  (
    .C(USER_CLK_BUFGP_0),
    .D(\s3/td0/td5/q_5677 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s3/td0/td10/q_5678 )
  );
  FDR   \s3/td0/td5/q  (
    .C(USER_CLK_BUFGP_0),
    .D(\s3/rasc ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s3/td0/td5/q_5677 )
  );
  FDS_1 #(
    .INIT ( 1'b1 ))
  \s9/keyboard/keyinmod/b_FSM_FFd11  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd1_5699 ),
    .S(PIEZO_SPEAKER_OBUF_75),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd11_5698 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd1  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd2_5700 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd1_5699 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd2  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd3_5697 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd2_5700 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd3  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd4_5696 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd3_5697 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd4  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd5_5695 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd4_5696 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd5  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd6_5694 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd5_5695 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd6  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd7_5693 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd6_5694 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd7  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd8_5692 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd7_5693 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd8  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd9_5691 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd8_5692 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd9  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd10_5690 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd9_5691 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s9/keyboard/state_FSM_FFd1  (
    .C(\s1/i8284/pclk_32 ),
    .D(\s9/keyboard/state_FSM_FFd1-In2 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s9/keyboard/state_FSM_FFd1_5701 )
  );
  FDR_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/b_FSM_FFd10  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b_FSM_FFd11_5698 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s9/keyboard/keyinmod/b_FSM_FFd10_5690 )
  );
  FDS #(
    .INIT ( 1'b0 ))
  \s9/keyboard/state_FSM_FFd3  (
    .C(\s1/i8284/pclk_32 ),
    .D(\s9/keyboard/state_FSM_FFd3-In ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s9/keyboard/state_FSM_FFd3_5703 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s9/keyboard/state_FSM_FFd2  (
    .C(\s1/i8284/pclk_32 ),
    .D(\s9/keyboard/state_FSM_FFd2-In1 ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s9/keyboard/state_FSM_FFd2_5702 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \s9/keyboard/irq1  (
    .C(\s1/i8284/pclk_32 ),
    .D(\s1/i8088/ctrl_fsm/cnt/rst_inv ),
    .R(\s9/keyboard/state[7]_reduce_or_52_o ),
    .Q(\s9/keyboard/irq1_60 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/keyinmod/newdata  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_newdata_Select_16_o ),
    .Q(\s9/keyboard/keyinmod/newdata_5726 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_7  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<7> ),
    .Q(\s9/keyboard/dataout_7_5734 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_6  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<6> ),
    .Q(\s9/keyboard/dataout_6_5733 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_5  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<5> ),
    .Q(\s9/keyboard/dataout_5_5732 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_4  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<4> ),
    .Q(\s9/keyboard/dataout_4_5731 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_3  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<3> ),
    .Q(\s9/keyboard/dataout_3_5730 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_2  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<2> ),
    .Q(\s9/keyboard/dataout_2_5729 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_1  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<1> ),
    .Q(\s9/keyboard/dataout_1_5728 )
  );
  FD_1 #(
    .INIT ( 1'b0 ))
  \s9/keyboard/dataout_0  (
    .C(KEYBOARD_CLK_BUFGP_1),
    .D(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<0> ),
    .Q(\s9/keyboard/dataout_0_5727 )
  );
  FDR   \s6/rb3/central_ram_core/fsm_FSM_FFd1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s6/rb3/central_ram_core/fsm_FSM_FFd1-In1 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s6/rb3/central_ram_core/fsm_FSM_FFd1_5738 )
  );
  FDR   \s6/rb3/central_ram_core/fsm_FSM_FFd2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s6/rb3/central_ram_core/fsm_FSM_FFd2-In1 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s6/rb3/central_ram_core/fsm_FSM_FFd2_5737 )
  );
  FDR   \s6/rb2/central_ram_core/fsm_FSM_FFd1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s6/rb2/central_ram_core/fsm_FSM_FFd1-In1 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s6/rb2/central_ram_core/fsm_FSM_FFd1_5742 )
  );
  FDR   \s6/rb2/central_ram_core/fsm_FSM_FFd2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s6/rb2/central_ram_core/fsm_FSM_FFd2-In1 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s6/rb2/central_ram_core/fsm_FSM_FFd2_5741 )
  );
  FDR   \s6/rb1/central_ram_core/fsm_FSM_FFd1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s6/rb1/central_ram_core/fsm_FSM_FFd1-In1 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s6/rb1/central_ram_core/fsm_FSM_FFd1_5746 )
  );
  FDR   \s6/rb1/central_ram_core/fsm_FSM_FFd2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s6/rb1/central_ram_core/fsm_FSM_FFd2-In1 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s6/rb1/central_ram_core/fsm_FSM_FFd2_5745 )
  );
  FDR   \s6/rb0/central_ram_core/fsm_FSM_FFd1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s6/rb0/central_ram_core/fsm_FSM_FFd1-In1 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s6/rb0/central_ram_core/fsm_FSM_FFd1_5751 )
  );
  FDR   \s6/rb0/central_ram_core/fsm_FSM_FFd2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .D(\s6/rb0/central_ram_core/fsm_FSM_FFd2-In1 ),
    .R(PIEZO_SPEAKER_OBUF_75),
    .Q(\s6/rb0/central_ram_core/fsm_FSM_FFd2_5750 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s0/vgamod/Madd_GND_308_o_row1_addr[4]_add_110_OUT_lut<2>1  (
    .I0(\s0/vgamod/row1_addr [2]),
    .I1(\s0/vgamod/row1_addr [0]),
    .O(\s0/vgamod/Madd_GND_308_o_row1_addr[4]_add_110_OUT_lut<2> )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s6/mdpLogicTrst21  (
    .I0(\s6/md [0]),
    .I1(\s6/md [1]),
    .I2(\s6/ls2800/Madd_sum_Madd_Madd_lut [0]),
    .O(\s6/mdpLogicTrst2 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8259/irr_clr[1]_PWR_56_o_AND_645_o1  (
    .I0(\s9/keyboard/irq1_60 ),
    .I1(\s1/i8259/irr_clr [1]),
    .O(\s1/i8259/irr_clr[1]_PWR_56_o_AND_645_o )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8288/state_state[1]_GND_106_o_equal_20_o1  (
    .I0(\s1/i8288/state_FSM_FFd2_224 ),
    .I1(\s1/i8288/state_FSM_FFd1_223 ),
    .O(\s1/i8288/state[1]_GND_106_o_equal_20_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT12  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/hor_addr [0]),
    .I2(\s0/vgamod/buff0_addr [0]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT31  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/hor_addr [1]),
    .I2(\s0/vgamod/buff0_addr [1]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT41  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/hor_addr [2]),
    .I2(\s0/vgamod/buff0_addr [2]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT51  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/hor_addr [3]),
    .I2(\s0/vgamod/buff0_addr [3]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT101  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/vga_addr [8]),
    .I2(\s0/vgamod/buff0_addr [8]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT12  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/hor_addr [0]),
    .I2(\s0/vgamod/attr0_addr [0]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT31  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/hor_addr [1]),
    .I2(\s0/vgamod/attr0_addr [1]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT41  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/hor_addr [2]),
    .I2(\s0/vgamod/attr0_addr [2]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT51  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/hor_addr [3]),
    .I2(\s0/vgamod/attr0_addr [3]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT101  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/vga_addr [8]),
    .I2(\s0/vgamod/attr0_addr [8]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_new_attr_addr12  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s0/vgamod/attr_addr [0]),
    .I2(a[1]),
    .O(\s0/vgamod/new_attr_addr [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_new_attr_addr31  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s0/vgamod/attr_addr [1]),
    .I2(a[2]),
    .O(\s0/vgamod/new_attr_addr [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_new_attr_addr41  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s0/vgamod/attr_addr [2]),
    .I2(a[3]),
    .O(\s0/vgamod/new_attr_addr [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_new_buff_addr12  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s0/vgamod/buff_addr [0]),
    .I2(a[1]),
    .O(\s0/vgamod/new_buff_addr [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_new_buff_addr31  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s0/vgamod/buff_addr [1]),
    .I2(a[2]),
    .O(\s0/vgamod/new_buff_addr [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s0/vgamod/Mmux_new_buff_addr41  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s0/vgamod/buff_addr [2]),
    .I2(a[3]),
    .O(\s0/vgamod/new_buff_addr [2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s0/vgamod/Mmux_reg_cur_start[3]_PWR_188_o_mux_68_OUT41  (
    .I0(GPIO_SW_C_IBUF_3),
    .I1(d[3]),
    .O(\s0/vgamod/reg_cur_start[3]_PWR_188_o_mux_68_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hEFE4 ))
  \a<3>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u7/rq_3_241 ),
    .I2(dma_aen_n),
    .I3(xa[3]),
    .O(a[3])
  );
  LUT4 #(
    .INIT ( 16'hEFE4 ))
  \a<2>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u7/rq_2_240 ),
    .I2(dma_aen_n),
    .I3(xa[2]),
    .O(a[2])
  );
  LUT4 #(
    .INIT ( 16'hEFE4 ))
  \a<1>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u7/rq_1_239 ),
    .I2(dma_aen_n),
    .I3(xa[1]),
    .O(a[1])
  );
  LUT4 #(
    .INIT ( 16'hEFE4 ))
  \a<0>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u7/rq_0_238 ),
    .I2(dma_aen_n),
    .I3(xa[0]),
    .O(a[0])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv1  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/blink_count [1]),
    .I2(\s0/vgamod/blink_count [0]),
    .O(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/start1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/start )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<2>11  (
    .I0(xior_n),
    .I1(ppi_cs_n),
    .I2(xa[1]),
    .I3(xa[0]),
    .O(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>11 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s0/vgamod/_n035311  (
    .I0(\s0/vgamod/v_count [5]),
    .I1(\s0/vgamod/v_count [7]),
    .I2(\s0/vgamod/v_count [6]),
    .I3(\s0/vgamod/v_count [9]),
    .I4(\s0/vgamod/v_count [8]),
    .I5(\s0/vgamod/v_count [4]),
    .O(\s0/vgamod/_n03531_700 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s0/vgamod/v_count[9]_GND_308_o_equal_88_o<9>1  (
    .I0(\s0/vgamod/v_count [0]),
    .I1(\s0/vgamod/v_count [1]),
    .I2(\s0/vgamod/v_count [2]),
    .I3(\s0/vgamod/v_count [3]),
    .I4(\s0/vgamod/_n03531_700 ),
    .O(\s0/vgamod/v_count[9]_GND_308_o_equal_88_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s6/mdpl121  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb1/enexp ),
    .I2(\s6/rb2/enexp ),
    .I3(\s6/rb3/enexp ),
    .O(\s6/md<0>LogicTrst2_5826 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \s1/i8259/Mmux_GND_61_o_GND_61_o_mux_80_OUT21  (
    .I0(\s1/i8259/irr_1_109 ),
    .I1(\s1/i8259/irr_0_104 ),
    .I2(\s1/i8259/isr [1]),
    .O(\s1/i8259/GND_61_o_GND_61_o_mux_80_OUT [1])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8259/Mmux_GND_61_o_GND_61_o_mux_80_OUT11  (
    .I0(\s1/i8259/irr_0_104 ),
    .I1(\s1/i8259/isr [0]),
    .O(\s1/i8259/GND_61_o_GND_61_o_mux_80_OUT [0])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8259/Reset_OR_DriverANDClockEnable1  (
    .I0(\s1/i8259/irr_0_104 ),
    .I1(\s1/i8259/recint_120 ),
    .O(\s1/i8259/Reset_OR_DriverANDClockEnable )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s0/vgamod/v_count[9]_GND_308_o_equal_91_o<9>1  (
    .I0(\s0/vgamod/v_count [6]),
    .I1(\s0/vgamod/v_count [7]),
    .I2(\s0/vgamod/v_count [8]),
    .I3(\s0/vgamod/_n0400_inv21_702 ),
    .O(\s0/vgamod/v_count[9]_GND_308_o_equal_91_o )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>2  (
    .I0(\s0/vgamod/blink_count [3]),
    .I1(\s0/vgamod/blink_count [4]),
    .I2(\s0/vgamod/h_count [8]),
    .I3(\s0/vgamod/h_count [9]),
    .I4(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \s0/vgamod/h_count[9]_PWR_188_o_equal_76_o<9>1  (
    .I0(\s0/vgamod/blink_count [3]),
    .I1(\s0/vgamod/blink_count [4]),
    .I2(\s0/vgamod/h_count [8]),
    .I3(\s0/vgamod/h_count [9]),
    .I4(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/h_count[9]_PWR_188_o_equal_76_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \s0/vgamod/_n0400_inv31  (
    .I0(\s0/vgamod/blink_count [3]),
    .I1(\s0/vgamod/h_count [6]),
    .I2(\s0/vgamod/h_count [5]),
    .I3(\s0/vgamod/_n0400_inv1_698 ),
    .O(\s0/vgamod/_n0400_inv3 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \s5/rommod/csv_inv11  (
    .I0(cs_n[5]),
    .I1(cs_n[4]),
    .I2(cs_n[1]),
    .I3(cs_n[0]),
    .O(\s5/rommod/csv_inv1_706 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>14121  (
    .I0(xior_n),
    .I1(\s1/u8/ba_inv_258 ),
    .I2(\s1/i8088/write_bus_ale_AND_602_o_inv ),
    .O(\s1/adp<0>LogicTrst1 )
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8288/Mmux_ale11  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/i8288/state_FSM_FFd1_223 ),
    .I2(\s1/i8288/state_FSM_FFd2_224 ),
    .I3(s0_n),
    .I4(s1_n),
    .O(\s1/ale )
  );
  LUT6 #(
    .INIT ( 64'h00FF00FD00FF00FF ))
  \s1/i8088/write_bus_ale_AND_602_o_inv1  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(s0_n),
    .I4(\s1/i8088/n0044 [0]),
    .I5(\s1/i8088/n0045 [0]),
    .O(\s1/i8088/write_bus_ale_AND_602_o_inv )
  );
  LUT5 #(
    .INIT ( 32'h80808000 ))
  \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>14111  (
    .I0(\s0/vgamod/memr_ior_OR_1095_o_inv ),
    .I1(\s1/u8/ab_inv_257 ),
    .I2(\s6/ls2450/ba_inv ),
    .I3(\s2/aen_brd_38 ),
    .I4(\s5/b0_b1_OR_951_o_77 ),
    .O(\d<0>LogicTrst1_693 )
  );
  LUT3 #(
    .INIT ( 8'h82 ))
  \s6/mdpLogicTrst41  (
    .I0(\s1/i8288/mrdc_231 ),
    .I1(\s6/md [2]),
    .I2(\s6/mdpLogicTrst2 ),
    .O(\s6/mdpLogicTrst4 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0111 ))
  \s0/vgamod/Reset_OR_DriverANDClockEnable11  (
    .I0(\s0/vgamod/attr_data_out [7]),
    .I1(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o_inv ),
    .I2(\s0/vgamod/cursor_on_h_602 ),
    .I3(\s0/vgamod/cursor_on_v_601 ),
    .I4(GPIO_SW_C_IBUF_3),
    .O(\s0/vgamod/Reset_OR_DriverANDClockEnable1 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8259/Mmux_dout[7]_GND_61_o_mux_36_OUT<0>121  (
    .I0(\s1/i8259/isr [0]),
    .I1(\s1/i8259/isr [1]),
    .O(\s1/i8259/dout[7]_GND_61_o_mux_36_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h55550111 ))
  \s1/i8288/state_FSM_FFd2-In1  (
    .I0(\s1/i8288/state_FSM_FFd1_223 ),
    .I1(\s2/aen_brd_38 ),
    .I2(s0_n),
    .I3(s1_n),
    .I4(\s1/i8288/state_FSM_FFd2_224 ),
    .O(\s1/i8288/state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'h6A6A6A2A ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT11  (
    .I0(\s0/vgamod/row_addr [0]),
    .I1(\s0/vgamod/row_addr [3]),
    .I2(\s0/vgamod/row_addr [4]),
    .I3(\s0/vgamod/row_addr [1]),
    .I4(\s0/vgamod/row_addr [2]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  xior_nLogicTrst1 (
    .I0(\s2/aen_brd_38 ),
    .I1(dma_aen_n),
    .I2(ior_n),
    .O(xior_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<3>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(a[3]),
    .O(xa[3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<2>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(a[2]),
    .O(xa[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<1>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(a[1]),
    .O(xa[1])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<0>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(a[0]),
    .O(xa[0])
  );
  LUT4 #(
    .INIT ( 16'hFE4E ))
  \a<16>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u10/rq_4_254 ),
    .I2(dma_aen_n),
    .I3(\s4/ls6700/q3 [0]),
    .O(a[16])
  );
  LUT4 #(
    .INIT ( 16'hFE4E ))
  \a<19>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u10/rq_7_253 ),
    .I2(dma_aen_n),
    .I3(\s0/vgamod/GND_308_o_a[19]_LessThan_10_o23 ),
    .O(a[19])
  );
  LUT4 #(
    .INIT ( 16'hFE4E ))
  \a<17>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u10/rq_5_255 ),
    .I2(dma_aen_n),
    .I3(\s4/ls6700/q3 [1]),
    .O(a[17])
  );
  LUT5 #(
    .INIT ( 32'h28808000 ))
  \s5/rommod/upaddr<2>1  (
    .I0(\s5/rommod/csv_inv1_706 ),
    .I1(cs_n[2]),
    .I2(cs_n[3]),
    .I3(cs_n[6]),
    .I4(cs_n[7]),
    .O(\s5/rommod/upaddr [1])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \s5/rommod/csv_inv1  (
    .I0(cs_n[2]),
    .I1(\s5/rommod/csv_inv1_706 ),
    .I2(cs_n[7]),
    .I3(cs_n[6]),
    .I4(cs_n[3]),
    .O(\s5/rommod/csv_inv )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT111  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/Madd_vga_addr_cy [8]),
    .I2(\s0/vgamod/ver_addr [5]),
    .I3(\s0/vgamod/buff0_addr [9]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT111  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/Madd_vga_addr_cy [8]),
    .I2(\s0/vgamod/ver_addr [5]),
    .I3(\s0/vgamod/attr0_addr [9]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hBEEE1444 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT21  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/ver_addr [6]),
    .I2(\s0/vgamod/Madd_vga_addr_cy [8]),
    .I3(\s0/vgamod/ver_addr [5]),
    .I4(\s0/vgamod/buff0_addr [10]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hBEEE1444 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT21  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/ver_addr [6]),
    .I2(\s0/vgamod/Madd_vga_addr_cy [8]),
    .I3(\s0/vgamod/ver_addr [5]),
    .I4(\s0/vgamod/attr0_addr [10]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>11  (
    .I0(\s0/vgamod/h_count [5]),
    .I1(\s0/vgamod/blink_count [0]),
    .I2(\s0/vgamod/h_count [6]),
    .I3(\s0/vgamod/h_count [7]),
    .I4(\s0/vgamod/blink_count [1]),
    .I5(\s0/vgamod/blink_count [2]),
    .O(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \s0/vgamod/Reset_OR_DriverANDClockEnable101  (
    .I0(GPIO_SW_C_IBUF_3),
    .I1(\s0/vgamod/h_count[9]_PWR_188_o_equal_76_o ),
    .I2(\s0/vgamod/v_count [6]),
    .I3(\s0/vgamod/v_count [7]),
    .I4(\s0/vgamod/v_count [8]),
    .I5(\s0/vgamod/_n0400_inv21_702 ),
    .O(\s0/vgamod/Reset_OR_DriverANDClockEnable10 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \s0/vgamod/_n0400_inv2  (
    .I0(\s0/vgamod/_n0400_inv3 ),
    .I1(\s0/vgamod/h_count[9]_PWR_188_o_equal_76_o ),
    .I2(\s0/vgamod/v_count [6]),
    .I3(\s0/vgamod/v_count [7]),
    .I4(\s0/vgamod/v_count [8]),
    .I5(\s0/vgamod/_n0400_inv21_702 ),
    .O(\s0/vgamod/_n0400_inv )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s0/vgamod/_n03511  (
    .I0(GPIO_SW_C_IBUF_3),
    .I1(\s0/vgamod/_n0400_inv1_698 ),
    .I2(\s0/vgamod/h_count [6]),
    .I3(\s0/vgamod/blink_count [3]),
    .I4(\s0/vgamod/h_count [5]),
    .O(\s0/vgamod/_n0351 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \s0/vgamod/_n03571  (
    .I0(\s0/vgamod/blink_count [3]),
    .I1(GPIO_SW_C_IBUF_3),
    .I2(\s0/vgamod/h_count [6]),
    .I3(\s0/vgamod/h_count [5]),
    .I4(\s0/vgamod/_n0400_inv1_698 ),
    .O(\s0/vgamod/_n0357 )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \s0/vgamod/_n03531  (
    .I0(\s0/vgamod/v_count [0]),
    .I1(\s0/vgamod/v_count [1]),
    .I2(\s0/vgamod/v_count [3]),
    .I3(GPIO_SW_C_IBUF_3),
    .I4(\s0/vgamod/v_count [2]),
    .I5(\s0/vgamod/_n03531_700 ),
    .O(\s0/vgamod/_n0353 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s0/vgamod/_n03611  (
    .I0(\s0/vgamod/_n03531_700 ),
    .I1(\s0/vgamod/v_count [1]),
    .I2(\s0/vgamod/v_count [0]),
    .I3(\s0/vgamod/v_count [3]),
    .I4(GPIO_SW_C_IBUF_3),
    .I5(\s0/vgamod/v_count [2]),
    .O(\s0/vgamod/_n0361 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \s1/i8259/_n0472_inv1  (
    .I0(\s1/i8259/recint_120 ),
    .I1(\s1/i8259/irr_0_104 ),
    .I2(\s1/i8259/irr_1_109 ),
    .O(\s1/i8259/_n0472_inv )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8259/inta1  (
    .I0(\s1/i8259/irr_0_104 ),
    .I1(\s1/i8259/irr_1_109 ),
    .I2(\s1/i8259/recint_120 ),
    .O(\s1/i8259/inta1_103 )
  );
  LUT5 #(
    .INIT ( 32'h0002AAAA ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT41  (
    .I0(\s0/vgamod/row_addr [3]),
    .I1(\s0/vgamod/row_addr [2]),
    .I2(\s0/vgamod/row_addr [0]),
    .I3(\s0/vgamod/row_addr [1]),
    .I4(\s0/vgamod/row_addr [4]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h0002AAAA ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT51  (
    .I0(\s0/vgamod/row_addr [4]),
    .I1(\s0/vgamod/row_addr [2]),
    .I2(\s0/vgamod/row_addr [0]),
    .I3(\s0/vgamod/row_addr [1]),
    .I4(\s0/vgamod/row_addr [3]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFF75FFFF ))
  ior_nLogicTrst1 (
    .I0(\s1/i8288/aiowc_233 ),
    .I1(dma_aen_n),
    .I2(xior_n),
    .I3(\s2/aen_brd_38 ),
    .I4(\s1/i8288/state_FSM_FFd2_224 ),
    .O(ior_n)
  );
  LUT5 #(
    .INIT ( 32'h9AAA8AAA ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT21  (
    .I0(\s0/vgamod/row_addr [1]),
    .I1(\s0/vgamod/row_addr [0]),
    .I2(\s0/vgamod/row_addr [3]),
    .I3(\s0/vgamod/row_addr [4]),
    .I4(\s0/vgamod/row_addr [2]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8AAA ))
  \s0/vgamod/Mmux_row_addr[4]_row_addr[4]_mux_109_OUT31  (
    .I0(\s0/vgamod/row_addr [2]),
    .I1(\s0/vgamod/row_addr [0]),
    .I2(\s0/vgamod/row_addr [3]),
    .I3(\s0/vgamod/row_addr [4]),
    .I4(\s0/vgamod/row_addr [1]),
    .O(\s0/vgamod/row_addr[4]_row_addr[4]_mux_109_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \s1/i8288/Mmux_inta_n11  (
    .I0(\s1/i8288/state_FSM_FFd2_224 ),
    .I1(\s1/i8288/inta_232 ),
    .I2(\s2/aen_brd_38 ),
    .O(\s1/inta_n )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA2AAAAAAA ))
  \s0/vgamod/memr_ior_OR_1095_o_inv1  (
    .I0(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>11 ),
    .I1(\s0/vgamod/mem_range_465 ),
    .I2(\s1/i8288/amwc_235 ),
    .I3(\s1/i8288/state_FSM_FFd2_224 ),
    .I4(dma_aen_n),
    .I5(\s2/aen_brd_38 ),
    .O(\s0/vgamod/memr_ior_OR_1095_o_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \s6/ls2450/ba_inv1  (
    .I0(\s1/i8288/amwc_235 ),
    .I1(\s1/i8288/state_FSM_FFd2_224 ),
    .I2(ram_addr_sel_n),
    .I3(\s2/aen_brd_38 ),
    .I4(dma_aen_n),
    .O(\s6/ls2450/ba_inv )
  );
  LUT4 #(
    .INIT ( 16'h0880 ))
  \s0/vgamod/GND_308_o_vga_bg_colour[0]_mux_135_OUT<0>1  (
    .I0(\s0/vgamod/intense_546 ),
    .I1(\s0/vgamod/video_on_513 ),
    .I2(\s0/vgamod/cursor_on_512 ),
    .I3(\s0/vgamod/vga_shift [7]),
    .O(\s0/vgamod/GND_308_o_vga_bg_colour[0]_mux_135_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h8AA88008 ))
  \s0/vgamod/Mmux_GND_308_o_vga_bg_colour[0]_mux_135_OUT21  (
    .I0(\s0/vgamod/video_on_513 ),
    .I1(\s0/vgamod/vga_bg_colour [0]),
    .I2(\s0/vgamod/cursor_on_512 ),
    .I3(\s0/vgamod/vga_shift [7]),
    .I4(\s0/vgamod/vga_fg_colour [0]),
    .O(\s0/vgamod/GND_308_o_vga_bg_colour[0]_mux_135_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h8AA88008 ))
  \s0/vgamod/Mmux_GND_308_o_vga_bg_colour[2]_mux_141_OUT21  (
    .I0(\s0/vgamod/video_on_513 ),
    .I1(\s0/vgamod/vga_bg_colour [2]),
    .I2(\s0/vgamod/cursor_on_512 ),
    .I3(\s0/vgamod/vga_shift [7]),
    .I4(\s0/vgamod/vga_fg_colour [2]),
    .O(\s0/vgamod/GND_308_o_vga_bg_colour[2]_mux_141_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/Mmux_ir25  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[42] ),
    .I2(\s1/i8088/tcore/dst [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[41] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[10] ),
    .I5(\s1/i8088/tcore/src [0]),
    .O(\s1/i8088/tcore/ir[10] )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/Mmux_ir37  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[42] ),
    .I2(\s1/i8088/tcore/dst [1]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[41] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[11] ),
    .I5(\s1/i8088/tcore/src [1]),
    .O(\s1/i8088/tcore/ir[11] )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/Mmux_ir41  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[42] ),
    .I2(\s1/i8088/tcore/dst [2]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[41] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[12] ),
    .I5(\s1/i8088/tcore/src [2]),
    .O(\s1/i8088/tcore/ir[12] )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/Mmux_ir51  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[42] ),
    .I2(\s1/i8088/tcore/dst [3]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[41] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[13] ),
    .I5(\s1/i8088/tcore/src [3]),
    .O(\s1/i8088/tcore/ir[13] )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4540FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir61  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[44] ),
    .I1(\s1/i8088/tcore/dst [0]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[43] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[14] ),
    .I4(\s1/i8088/tcore/src [0]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[14] )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4540FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir71  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[44] ),
    .I1(\s1/i8088/tcore/dst [1]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[43] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[15] ),
    .I4(\s1/i8088/tcore/src [1]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[15] )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4540FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir81  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[44] ),
    .I1(\s1/i8088/tcore/dst [2]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[43] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[16] ),
    .I4(\s1/i8088/tcore/src [2]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[16] )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4540FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir91  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[44] ),
    .I1(\s1/i8088/tcore/dst [3]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[43] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[17] ),
    .I4(\s1/i8088/tcore/src [3]),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[17] )
  );
  LUT5 #(
    .INIT ( 32'hA2AA8088 ))
  \s1/i8088/tcore/Mmux_ir121  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I2(\s1/i8088/tcore/fetch/sop_l [1]),
    .I3(\s1/i8088/tcore/fetch/sop_l [2]),
    .I4(\s1/i8088/tcore/micro_data/micro_o[1] ),
    .O(\s1/i8088/tcore/ir[1] )
  );
  LUT6 #(
    .INIT ( 64'hA0A08888A0A0AA00 ))
  \s1/i8088/tcore/Mmux_ir341  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/index [1]),
    .I2(\s1/i8088/tcore/src [1]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[7] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/ir[7] )
  );
  LUT5 #(
    .INIT ( 32'h8A8A8A80 ))
  \s1/i8088/tcore/Mmux_ir351  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/src [2]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[8] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/ir[8] )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm11  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [0]),
    .O(\s1/i8088/tcore/modrm [0])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm21  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [1]),
    .O(\s1/i8088/tcore/modrm [1])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm31  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [2]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [2]),
    .O(\s1/i8088/tcore/modrm [2])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm41  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [3]),
    .I1(\s1/i8088/tcore/fetch/state_2_3_6978 ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state_0_3_6977 ),
    .I4(\s1/i8088/lsb_i/q [3]),
    .O(\s1/i8088/tcore/modrm [3])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm51  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [4]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [4]),
    .O(\s1/i8088/tcore/modrm [4])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm61  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [5]),
    .I1(\s1/i8088/tcore/fetch/state_2_3_6978 ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state_0_3_6977 ),
    .I4(\s1/i8088/lsb_i/q [5]),
    .O(\s1/i8088/tcore/modrm [5])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm71  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [6]),
    .I1(\s1/i8088/tcore/fetch/state_2_3_6978 ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state_0_3_6977 ),
    .I4(\s1/i8088/lsb_i/q [6]),
    .O(\s1/i8088/tcore/modrm [6])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/fetch/Mmux_modrm81  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [7]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [7]),
    .O(\s1/i8088/tcore/modrm [7])
  );
  LUT5 #(
    .INIT ( 32'h04040400 ))
  \s1/i8088/tcore/fetch/_n0239_inv11  (
    .I0(\s1/i8088/tcore/block_or_hlt_757 ),
    .I1(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_918 ),
    .I2(GPIO_SW_C_IBUF_3),
    .I3(\s1/i8088/tcore/fetch/next_in_opco ),
    .I4(\s1/i8088/tcore/fetch/sovr_pr ),
    .O(\s1/i8088/tcore/fetch/_n0239_inv1 )
  );
  LUT6 #(
    .INIT ( 64'h0404040404000000 ))
  \s1/i8088/tcore/fetch/_n0231_inv12  (
    .I0(\s1/i8088/tcore/block_or_hlt_757 ),
    .I1(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_918 ),
    .I2(GPIO_SW_C_IBUF_3),
    .I3(\s1/i8088/tcore/fetch/lock_pr<7>1 ),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/fetch/next_in_opco ),
    .O(\s1/i8088/tcore/fetch/_n0231_inv1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/fetch/_n01881  (
    .I0(\s1/i8088/tcore/fetch/lock_pr<7>1 ),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_918 ),
    .I4(\s1/i8088/tcore/block_or_hlt_757 ),
    .I5(GPIO_SW_C_IBUF_3),
    .O(\s1/i8088/tcore/fetch/_n0188 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>11  (
    .I0(\s1/i8088/tcore/fetch/next_state [2]),
    .I1(\s1/i8088/tcore/fetch/next_state [0]),
    .I2(\s1/i8088/tcore/fetch/next_state [1]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_918 )
  );
  LUT3 #(
    .INIT ( 8'h24 ))
  \s1/i8088/tcore/fetch/_n02731  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/next_state [0]),
    .O(\s1/i8088/tcore/fetch/_n0273 )
  );
  LUT6 #(
    .INIT ( 64'h0808080008081800 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>21  (
    .I0(\s1/i8088/tcore/fetch/next_state [0]),
    .I1(\s1/i8088/tcore/fetch/next_state [1]),
    .I2(\s1/i8088/tcore/fetch/next_state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>221  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [0]),
    .I2(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/ld_base )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<7>1  (
    .I0(\s1/i8088/tcore/fetch/_n0273 ),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/fetch/modrm_l [7]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>1 ),
    .I4(\s1/i8088/lsb_i/q [7]),
    .I5(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0>1 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<6>1  (
    .I0(\s1/i8088/tcore/fetch/_n0273 ),
    .I1(\s1/i8088/tcore/modrm [6]),
    .I2(\s1/i8088/tcore/fetch/modrm_l [6]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>1 ),
    .I4(\s1/i8088/lsb_i/q [6]),
    .I5(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0>1 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<5>1  (
    .I0(\s1/i8088/tcore/fetch/_n0273 ),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/fetch/modrm_l [5]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>1 ),
    .I4(\s1/i8088/lsb_i/q [5]),
    .I5(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0>1 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<4>1  (
    .I0(\s1/i8088/tcore/fetch/_n0273 ),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/fetch/modrm_l [4]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>1 ),
    .I4(\s1/i8088/lsb_i/q [4]),
    .I5(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0>1 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<3>1  (
    .I0(\s1/i8088/tcore/fetch/_n0273 ),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/fetch/modrm_l [3]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>1 ),
    .I4(\s1/i8088/lsb_i/q [3]),
    .I5(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0>1 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0>2  (
    .I0(\s1/i8088/tcore/fetch/_n0273 ),
    .I1(\s1/i8088/tcore/modrm [0]),
    .I2(\s1/i8088/tcore/fetch/modrm_l [0]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>1 ),
    .I4(\s1/i8088/lsb_i/q [0]),
    .I5(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0>1 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  \s1/i8088/tcore/fetch/prefix1  (
    .I0(\s1/i8088/tcore/fetch/lock_pr<7>1 ),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/fetch/sovr_pr ),
    .O(\s1/i8088/tcore/fetch/prefix )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/fetch/_n0215_inv1  (
    .I0(GPIO_SW_C_IBUF_3),
    .I1(\s1/i8088/tcore/ld_base ),
    .I2(\s1/i8088/tcore/block_or_hlt_757 ),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/_n0215_inv )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable21  (
    .I0(\s1/i8088/tcore/fetch/_n0231_inv11 ),
    .I1(\s1/i8088/tcore/fetch/sovr_pr ),
    .I2(\s1/i8088/tcore/fetch/_n0175 ),
    .O(\s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable2 )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \s1/i8088/tcore/fetch/lock_pr<7>11  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [7]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [6]),
    .O(\s1/i8088/tcore/fetch/lock_pr<7>1 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<9>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [9]),
    .I2(\s1/i8088/msb_i/q [1]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<8>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [8]),
    .I2(\s1/i8088/msb_i/q [0]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<7>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [7]),
    .I2(\s1/i8088/lsb_i/q [7]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<6>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [6]),
    .I2(\s1/i8088/lsb_i/q [6]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<5>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [5]),
    .I2(\s1/i8088/lsb_i/q [5]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<4>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [4]),
    .I2(\s1/i8088/lsb_i/q [4]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<3>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [3]),
    .I2(\s1/i8088/lsb_i/q [3]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<2>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [2]),
    .I2(\s1/i8088/lsb_i/q [2]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<1>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [1]),
    .I2(\s1/i8088/lsb_i/q [1]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<15>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [15]),
    .I2(\s1/i8088/msb_i/q [7]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<14>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [14]),
    .I2(\s1/i8088/msb_i/q [6]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<13>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [13]),
    .I2(\s1/i8088/msb_i/q [5]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<12>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [12]),
    .I2(\s1/i8088/msb_i/q [4]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<11>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [11]),
    .I2(\s1/i8088/msb_i/q [3]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<10>1  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [10]),
    .I2(\s1/i8088/msb_i/q [2]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2  (
    .I0(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 ),
    .I1(\s1/i8088/tcore/fetch/off_l [0]),
    .I2(\s1/i8088/lsb_i/q [0]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>2_921 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFF01 ))
  \s1/i8088/tcore/fetch/nstate/Mmux__n0043311  (
    .I0(\s1/i8088/tcore/need_modrm ),
    .I1(\s1/i8088/tcore/fetch/next_in_opco ),
    .I2(\s1/i8088/tcore/fetch/prefix ),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux__n004331 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<2>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \s1/i8088/tcore/fetch/nstate/into<5>1  (
    .I0(\s1/i8088/tcore/rom_ir[28] ),
    .I1(\s1/i8088/tcore/rom_ir[24] ),
    .I2(\s1/i8088/tcore/rom_ir[26] ),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/rom_ir[23] ),
    .I5(\s1/i8088/tcore/rom_ir[27] ),
    .O(\s1/i8088/tcore/fetch/nstate/into )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/fetch/_n0203_inv1  (
    .I0(GPIO_SW_C_IBUF_3),
    .I1(\s1/i8088/tcore/block_or_hlt_757 ),
    .O(\s1/i8088/tcore/fetch/_n0203_inv )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/fetch/sovr_pr1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/fetch/sovr_pr )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o<2>1  (
    .I0(\s1/i8088/tcore/fetch/state_2_2_6972 ),
    .I1(\s1/i8088/tcore/fetch/state_1_3_6976 ),
    .I2(\s1/i8088/tcore/fetch/state_0_2_6971 ),
    .O(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/i8088/tcore/fetch/exec_st<2>1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/exec_st )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/_n011011  (
    .I0(\s1/i8088/tcore/block_or_hlt_757 ),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/end_seq ),
    .I3(\s1/i8088/tcore/wr_ss ),
    .I4(\s1/i8088/tcore/decode/iflssd_1092 ),
    .O(\s1/i8088/tcore/decode/_n01101_1021 )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/decode/_n01101  (
    .I0(\s1/i8088/tcore/decode/tfld_1094 ),
    .I1(\s1/i8088/tcore/decode/tfle_1090 ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I3(\s1/i8088/tcore/decode/_n01101_1021 ),
    .O(\s1/i8088/tcore/decode/_n0110 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/decode/_n0129_inv11  (
    .I0(\s1/i8088/tcore/decode/div_cnt [4]),
    .I1(\s1/i8088/tcore/decode/div_cnt [0]),
    .I2(\s1/i8088/tcore/decode/div_cnt [3]),
    .I3(\s1/i8088/tcore/decode/div_cnt [1]),
    .I4(\s1/i8088/tcore/decode/div_cnt [2]),
    .I5(\s1/i8088/tcore/block_or_hlt_757 ),
    .O(\s1/i8088/tcore/decode/_n0129_inv )
  );
  LUT5 #(
    .INIT ( 32'hAAA9AAA8 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt31  (
    .I0(\s1/i8088/tcore/decode/div_cnt [3]),
    .I1(\s1/i8088/tcore/decode/div_cnt [0]),
    .I2(\s1/i8088/tcore/decode/div_cnt [1]),
    .I3(\s1/i8088/tcore/decode/div_cnt [2]),
    .I4(\s1/i8088/tcore/decode/div_cnt [4]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt3 )
  );
  LUT5 #(
    .INIT ( 32'h55555554 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt1  (
    .I0(\s1/i8088/tcore/decode/div_cnt [0]),
    .I1(\s1/i8088/tcore/decode/div_cnt [4]),
    .I2(\s1/i8088/tcore/decode/div_cnt [3]),
    .I3(\s1/i8088/tcore/decode/div_cnt [1]),
    .I4(\s1/i8088/tcore/decode/div_cnt [2]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt41  (
    .I0(\s1/i8088/tcore/decode/div_cnt [4]),
    .I1(\s1/i8088/tcore/decode/div_cnt [0]),
    .I2(\s1/i8088/tcore/decode/div_cnt [3]),
    .I3(\s1/i8088/tcore/decode/div_cnt [1]),
    .I4(\s1/i8088/tcore/decode/div_cnt [2]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt4 )
  );
  LUT5 #(
    .INIT ( 32'hE1E1E1E0 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt_xor<2>11  (
    .I0(\s1/i8088/tcore/decode/div_cnt [0]),
    .I1(\s1/i8088/tcore/decode/div_cnt [1]),
    .I2(\s1/i8088/tcore/decode/div_cnt [2]),
    .I3(\s1/i8088/tcore/decode/div_cnt [3]),
    .I4(\s1/i8088/tcore/decode/div_cnt [4]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt2 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/decode/Mcount_div_cnt_xor<1>11  (
    .I0(\s1/i8088/tcore/decode/div_cnt [0]),
    .I1(\s1/i8088/tcore/decode/div_cnt [1]),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt1_1070 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \s1/i8088/tcore/decode/Mcount_seq_val1  (
    .I0(\s1/i8088/tcore/end_seq ),
    .I1(\s1/i8088/tcore/block_or_hlt_757 ),
    .I2(GPIO_SW_C_IBUF_3),
    .O(\s1/i8088/tcore/decode/Mcount_seq_val )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/Mmux_GND_12_o_end_seq_MUX_257_o11  (
    .I0(\s1/i8088/tcore/decode/ext_int_820 ),
    .I1(\s1/i8088/tcore/end_seq ),
    .O(\s1/i8088/tcore/decode/GND_12_o_end_seq_MUX_257_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/Mmux_GND_12_o_end_seq_MUX_253_o11  (
    .I0(\s1/i8088/tcore/decode/tfle_1090 ),
    .I1(\s1/i8088/tcore/end_seq ),
    .O(\s1/i8088/tcore/decode/GND_12_o_end_seq_MUX_253_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/Mmux_GND_12_o_end_seq_MUX_249_o11  (
    .I0(\s1/i8088/tcore/decode/dive_1091 ),
    .I1(\s1/i8088/tcore/end_seq ),
    .O(\s1/i8088/tcore/decode/GND_12_o_end_seq_MUX_249_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/decode/Mmux_f11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .O(\s1/i8088/tcore/fdec [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/decode/Mmux_f21  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/fdec [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/decode/Mmux_f31  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .O(\s1/i8088/tcore/fdec [2])
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/decode/_n01081  (
    .I0(\s1/i8088/tcore/div_exc ),
    .I1(\s1/i8088/tcore/block_or_hlt_757 ),
    .O(\s1/i8088/tcore/decode/_n0108 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_174_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_174_o )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_165_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_165_o )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_164_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_164_o )
  );
  LUT5 #(
    .INIT ( 32'h55550400 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>41  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_167_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_169_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_169_o )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_33_o1  (
    .I0(\s1/i8088/tcore/modrm [0]),
    .I1(\s1/i8088/tcore/modrm [2]),
    .I2(\s1/i8088/tcore/modrm [7]),
    .I3(\s1/i8088/tcore/modrm [1]),
    .I4(\s1/i8088/tcore/modrm [6]),
    .O(\s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_33_o )
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_162_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_162_o )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_215_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_215_o )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFCC40 ))
  \s1/i8088/tcore/decode/opcode_deco/need_off111  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_163_o<7>1 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_187_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off11 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_183_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_183_o )
  );
  LUT6 #(
    .INIT ( 64'h0000010000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_143_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_143_o )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_180_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_180_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2808080 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>31  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_167_o<7>1 ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_217_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_imm4_1109 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>3 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_157_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_157_o )
  );
  LUT5 #(
    .INIT ( 32'h00001000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_153_o11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_153_o1 )
  );
  LUT5 #(
    .INIT ( 32'hFFC9FF00 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm31  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_157_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_203_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm3_1111 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_149_o11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_149_o1 )
  );
  LUT5 #(
    .INIT ( 32'h20022022 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>21  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/src<0>2 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o111  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o11 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s1/i8088/tcore/decode/opcode_deco/_n063021  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_158_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_158_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/i8088/tcore/decode/opcode_deco/regm[2]_GND_13_o_wide_mux_118_OUT<8>1  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/regm[2]_GND_13_o_wide_mux_118_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \s1/i8088/tcore/decode/opcode_deco/src<3>1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_143_o ),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_157_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_162_o ),
    .O(\s1/i8088/tcore/src [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/_n08131  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_198_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_158_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_165_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_184_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_189_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n0813 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/exec/wr_ss1  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[20] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .I4(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/wr_ss )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/addsub/xs1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/addsub/xs )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/addsub/ys1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/addsub/ys )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags61  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1293 ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/oth [8]),
    .O(\s1/i8088/tcore/exec/oflags [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags71  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1293 ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/oth [9]),
    .O(\s1/i8088/tcore/exec/oflags [6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags81  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1293 ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/oth [10]),
    .O(\s1/i8088/tcore/exec/oflags [7])
  );
  LUT3 #(
    .INIT ( 8'h26 ))
  \s1/i8088/tcore/exec/alu/arlog/log1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/log )
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<8>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [8])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<9>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [9])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<10>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [10])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<11>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [11])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<13>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [13])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<14>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [14]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [14])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<15>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [15])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_b<12>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/b [12])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<8>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [8])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<9>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [9])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<10>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [10])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<12>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [12])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<13>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [13])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<11>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [11])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<14>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [14])
  );
  LUT4 #(
    .INIT ( 16'hD888 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_a<15>11  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/a [15])
  );
  LUT5 #(
    .INIT ( 32'h54101010 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<32>1  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/cpu_dat_o [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[32] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \s1/i8088/tcore/exec/alu/muldiv/as1  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/as )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \s1/i8088/tcore/exec/alu/muldiv/bs1  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/bs )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [0]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [0]),
    .O(\s1/i8088/tcore/exec/alu/mul [0])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o231  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [2]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [2]),
    .O(\s1/i8088/tcore/exec/alu/mul [2])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o261  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [3]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [3]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [3]),
    .O(\s1/i8088/tcore/exec/alu/mul [3])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o271  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [4]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [4]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [4]),
    .O(\s1/i8088/tcore/exec/alu/mul [4])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o281  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [5]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [5]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [5]),
    .O(\s1/i8088/tcore/exec/alu/mul [5])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o291  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [6]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [6]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [6]),
    .O(\s1/i8088/tcore/exec/alu/mul [6])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o301  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [7]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .O(\s1/i8088/tcore/exec/alu/mul [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT19  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [0]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT21  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [10]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT31  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [11]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT41  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [12]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT51  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [13]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT61  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [14]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT71  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT101  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [1]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT111  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [2]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [3]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [4]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [5]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [6]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT171  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [8]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_s[17]_GND_26_o_mux_26_OUT181  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [9]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_23_OUT [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/s[17]_GND_26_o_mux_26_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT110  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<0> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT26  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[10] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT35  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[11] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT41  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[12] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT51  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[13] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT61  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[14] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT71  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[15] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT231  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<2> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT281  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT291  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<4> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT301  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<5> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT311  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<6> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT321  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<7> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT331  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[8] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT341  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/zi[9] ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<9> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291117  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_17_3474 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<17> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_18_3475 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<18> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_19_3476 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<19> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_20_3477 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<20> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_21_3478 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<21> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_22_3479 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<22> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291171  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_23_3480 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<23> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291181  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_24_3481 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<24> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n291191  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_25_3482 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<25> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911101  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_26_3483 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<26> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911111  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_27_3484 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<27> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_28_3485 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<28> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_29_3486 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<29> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_30_3487 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<30> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_31_3488 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<31> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mmux_n2911161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_32_3489 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_d_pipe[17][34]_add_64_OUT<32> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/n2911 [32])
  );
  LUT4 #(
    .INIT ( 16'hFEAA ))
  \s1/i8088/tcore/exec/alu/conv/acond1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/n0051 [2])
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_cfo111  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out15  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/cnv [0])
  );
  LUT6 #(
    .INIT ( 64'h032823080B202B00 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out143  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out141 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out142 ),
    .O(\s1/i8088/tcore/exec/alu/cnv [7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAA9AAA9AAA9AA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas61  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .I5(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_21_o_sub_13_OUT_cy<5> )
  );
  LUT6 #(
    .INIT ( 64'h0202FD02FD02FD02 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out1421  (
    .I0(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I1(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ),
    .I2(\s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas711 ),
    .I3(\s1/i8088/tcore/exec/alu/conv/dcond ),
    .I4(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_21_o_sub_13_OUT_cy<5> ),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_21_o_sub_13_OUT_lut<6> ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out142 )
  );
  LUT5 #(
    .INIT ( 32'h78787888 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out1411  (
    .I0(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I1(\s1/i8088/tcore/exec/alu/conv/Madd_x[7]_GND_21_o_add_6_OUT_cy<6> ),
    .I2(\s1/i8088/tcore/exec/alu/conv/dcond ),
    .I3(\s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_21_o_add_8_OUT_cy<5> ),
    .I4(\s1/i8088/tcore/exec/alu/conv/tmpdaa [6]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out141 )
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_cfo121  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo12 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \s1/i8088/tcore/exec/alu/conv/dcond1  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ),
    .I2(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ),
    .I3(\s1/i8088/tcore/exec/regfile/flags [0]),
    .O(\s1/i8088/tcore/exec/alu/conv/dcond )
  );
  LUT5 #(
    .INIT ( 32'hFDAAA8AA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas71  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas711 ),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo12 ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_21_o_sub_13_OUT_lut<6> )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas7111  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/conv/Mmux_tmpdas711 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF8A ))
  \s1/i8088/tcore/exec/alu/shrot/out21  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(\s1/i8088/tcore/exec/bus_b [6]),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/_n0159 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1061  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh106 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00AAAACCCC ))
  \s1/i8088/tcore/exec/alu/shrot/Sh571  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_a21_6980 ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh57 )
  );
  LUT5 #(
    .INIT ( 32'h00F0AACC ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1081  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh108 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA8 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_29_o11  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o3 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(\s1/i8088/tcore/exec/bus_b [6]),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_29_o )
  );
  LUT6 #(
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1051  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh105 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh641  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [14]),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/a [13]),
    .I5(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh64 )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh661  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh66 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh621  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh62 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh601  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [10]),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/a [9]),
    .I5(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh60 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1072  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1071 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh107 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0FF00CCCC ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1041  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_a17_6973 ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_a111_6979 ),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh104 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh128  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh121 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1271  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/a [6]),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh127 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1251  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh125 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1241  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh124 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1262  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1261 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh126 )
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1221  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh122 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh81  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1261 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh8 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1231  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh123 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh631  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .I5(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh63 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh651  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh65 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh611  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/a [10]),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh61 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh591  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .I4(\s1/i8088/tcore/exec/a [8]),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh59 )
  );
  LUT4 #(
    .INIT ( 16'hFF28 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43111  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1521 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4311_4550 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o438311  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43831 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11811  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1181 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o44111  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4171 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4411 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41231  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4123 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41121  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_29_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4112 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh3211  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh1112 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh1110 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh123 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh321 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11121  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1112 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1511  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh151 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1211  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh121 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11101  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1110 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh10711  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1071 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh12611  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1261 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1642  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [3])
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_35_o_equal_8_o<3>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_35_o_equal_8_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_2128_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_2128_o )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_2130_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_2130_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_2133_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_2133_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_2137_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_2137_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_2142_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_2142_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_2148_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_2148_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_2155_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_2155_o )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[7]_x[6]_MUX_2164_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2164_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[8]_x[7]_MUX_2173_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2173_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[9]_x[8]_MUX_2183_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2183_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[10]_x[9]_MUX_2194_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2194_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[11]_x[10]_MUX_2206_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2206_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[12]_x[11]_MUX_2219_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2219_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/Mmux_x[13]_x[12]_MUX_2233_o11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[13]_x[12]_MUX_2233_o )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_xor<3>11  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<3>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o11  (
    .I0(\s1/i8088/tcore/exec/bus_b [7]),
    .I1(\s1/i8088/tcore/exec/bus_b [6]),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o3 ),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1101  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh110 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh671  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh67 )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<80>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<80> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<81>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<81> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<82>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<82> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<83>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<83> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<84>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<84> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<86>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<86> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<85>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<85> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<87>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<87> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<64>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<64> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<65>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<65> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<66>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<66> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<67>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<67> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<68>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<68> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<70>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<70> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<69>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<69> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<71>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<71> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<48>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<48> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<49>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<49> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<50>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<50> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<51>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<51> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<52>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<52> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<54>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<54> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<53>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<53> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<55>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<55> )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[16]_MUX_3206_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .I5(\s1/i8088/tcore/addr_exec [16]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[16]_MUX_3206_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[18]_MUX_3204_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .I5(\s1/i8088/tcore/addr_exec [18]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[18]_MUX_3204_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[19]_MUX_3203_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .I5(\s1/i8088/tcore/addr_exec [19]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[19]_MUX_3203_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[17]_MUX_3205_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .I5(\s1/i8088/tcore/addr_exec [17]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[17]_MUX_3205_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[21]_MUX_3201_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .I5(\s1/i8088/tcore/exec/aluout [21]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[21]_MUX_3201_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[22]_MUX_3200_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .I5(\s1/i8088/tcore/exec/aluout [22]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[22]_MUX_3200_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[20]_MUX_3202_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .I5(\s1/i8088/tcore/exec/aluout [20]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[20]_MUX_3202_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[23]_MUX_3199_o11  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .I5(\s1/i8088/tcore/exec/aluout [23]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[23]_MUX_3199_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<240>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<240> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<241>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<241> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<242>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<242> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<243>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<243> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<244>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<244> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<246>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<246> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<245>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<245> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<247>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<247> )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[8]_MUX_3214_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [232]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[8]_MUX_3214_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[10]_MUX_3212_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [234]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[10]_MUX_3212_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[11]_MUX_3211_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [235]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[11]_MUX_3211_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[9]_MUX_3213_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [233]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[9]_MUX_3213_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[12]_MUX_3210_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [236]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[12]_MUX_3210_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[13]_MUX_3209_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [237]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[13]_MUX_3209_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[14]_MUX_3208_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [238]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[14]_MUX_3208_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[15]_MUX_3207_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [239]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[15]_MUX_3207_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[1]_MUX_3221_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[1]_MUX_3221_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[2]_MUX_3220_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[2]_MUX_3220_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[0]_MUX_3222_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[0]_MUX_3222_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[4]_MUX_3218_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[4]_MUX_3218_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[5]_MUX_3217_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[5]_MUX_3217_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[3]_MUX_3219_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[3]_MUX_3219_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[7]_MUX_3215_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[7]_MUX_3215_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEEEAEE55444044 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_ip[6]_MUX_3216_o11  (
    .I0(\s1/i8088/tcore/wr_ip0 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I2(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_ip[6]_MUX_3216_o )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<208>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<208> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<209>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<209> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<210>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<210> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<211>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<211> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<212>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<212> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<214>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<214> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<213>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<213> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<215>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<215> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<192>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<192> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<193>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<193> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<194>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<194> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<195>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<195> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<196>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<196> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<198>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<198> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<197>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<197> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<199>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<199> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<176>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<176> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<177>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<177> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<178>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<178> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<179>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<179> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<180>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<180> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<182>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<182> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<181>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<181> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<183>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<183> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<16>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<17>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<18>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<19>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<20>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<22>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<21>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<23>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<160>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<160> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<161>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<161> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<162>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<162> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<163>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<163> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<164>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<164> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<166>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<166> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<165>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<165> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<167>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<167> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<144>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<144> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<145>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<145> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<146>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<146> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<147>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<147> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<148>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<148> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<150>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<150> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<149>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<149> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<151>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<151> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<128>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<128> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<129>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<129> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<130>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<130> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<131>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<131> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<132>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<132> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<134>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<134> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<133>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<133> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<135>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<135> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<112>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<112> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<116>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<116> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<118>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<118> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<117>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<117> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<119>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<119> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<96>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<96> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<97>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<97> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<98>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<98> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<99>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<99> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<1>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<2>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<3>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<4>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<6>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<5>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hFA8A ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<7>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43151  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[15] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1>1  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[17] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43171  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43131  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43161  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43121  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[14] ),
    .I2(\s1/i8088/tcore/ir[17] ),
    .I3(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431131  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43191  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431121  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[15] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43181  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431151  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431111  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431141  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[14] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_431101  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43141  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[14] ),
    .I2(\s1/i8088/tcore/ir[17] ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43101  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .I2(\s1/i8088/tcore/ir[14] ),
    .I3(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s91  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .O(\s1/i8088/tcore/exec/s [2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s81  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .O(\s1/i8088/tcore/exec/s [1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s71  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .O(\s1/i8088/tcore/exec/s [15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s61  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .O(\s1/i8088/tcore/exec/s [14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s51  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .O(\s1/i8088/tcore/exec/s [13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s41  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .O(\s1/i8088/tcore/exec/s [12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s31  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .O(\s1/i8088/tcore/exec/s [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s21  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .O(\s1/i8088/tcore/exec/s [10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s161  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .O(\s1/i8088/tcore/exec/s [9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s151  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .O(\s1/i8088/tcore/exec/s [8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s141  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .O(\s1/i8088/tcore/exec/s [7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s131  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .O(\s1/i8088/tcore/exec/s [6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s121  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .O(\s1/i8088/tcore/exec/s [5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s111  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .O(\s1/i8088/tcore/exec/s [4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s101  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .O(\s1/i8088/tcore/exec/s [3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s11  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .O(\s1/i8088/tcore/exec/s [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60131  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60121  (
    .I0(\s1/i8088/tcore/ir[15] ),
    .I1(\s1/i8088/tcore/ir[14] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60111  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60101  (
    .I0(\s1/i8088/tcore/ir[14] ),
    .I1(\s1/i8088/tcore/ir[15] ),
    .O(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0000A2AA0000AAAA ))
  \s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o1  (
    .I0(\s1/i8088/tcore/ir[34] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/ir[5] ),
    .I5(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o )
  );
  LUT5 #(
    .INIT ( 32'hF3FF5FFF ))
  \s1/i8088/tcore/micro_data/Mmux_f111  (
    .I0(\s1/i8088/tcore/rom_ir[18] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/micro_data/Mmux_f11_5610 )
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  \s1/i8088/tcore/micro_data/Mmux_f31  (
    .I0(\s1/i8088/tcore/fdec [2]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[28] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f11_5610 ),
    .O(\s1/i8088/tcore/rom_ir[28] )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \s1/i8088/tcore/micro_data/Mmux_f11  (
    .I0(\s1/i8088/tcore/fdec [0]),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I3(\s1/i8088/tcore/micro_data/Mmux_f11_5610 ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[26] ),
    .O(\s1/i8088/tcore/rom_ir[26] )
  );
  LUT4 #(
    .INIT ( 16'h0CA0 ))
  \s1/i8088/tcore/micro_data/Mmux_f121  (
    .I0(\s1/i8088/tcore/rom_ir[18] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/micro_data/Mmux_f12 )
  );
  LUT6 #(
    .INIT ( 64'h2A226E662A222A22 ))
  \s1/i8088/ctrl_fsm/cnt/_n0014_inv1  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/n0044 [0]),
    .I5(\s1/i8088/n0045 [0]),
    .O(\s1/i8088/ctrl_fsm/cnt/_n0014_inv )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/ctrl_fsm/Mmux_ld_msb_i11  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .O(\s1/i8088/ld_msb_i )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/i8088/ctrl_fsm/Mmux_ld_lsb_i11  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .O(\s1/i8088/ld_lsb_i )
  );
  LUT4 #(
    .INIT ( 16'h2666 ))
  \s1/i8088/ctrl_fsm/cnt/Mmux_count[1]_GND_55_o_mux_2_OUT21  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I3(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .O(\s1/i8088/ctrl_fsm/cnt/count[1]_GND_55_o_mux_2_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h6664 ))
  \s1/i8088/ctrl_fsm/state_FSM_FFd1-In1  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .I2(\s1/i8088/n0044 [0]),
    .I3(\s1/i8088/n0045 [0]),
    .O(\s1/i8088/ctrl_fsm/state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \s1/i8088/ctrl_fsm/cnt/Mmux_count[1]_GND_55_o_mux_2_OUT11  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I3(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .O(\s1/i8088/ctrl_fsm/cnt/count[1]_GND_55_o_mux_2_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h9829192119290961 ))
  \s1/i8284/counter[5]_GND_3_o_LessThan_10_o11  (
    .I0(\s1/i8284/counter [3]),
    .I1(\s1/i8284/counter [5]),
    .I2(\s1/i8284/counter [4]),
    .I3(\s1/i8284/counter [2]),
    .I4(\s1/i8284/counter [1]),
    .I5(\s1/i8284/counter [0]),
    .O(\s1/i8284/counter[5]_GND_3_o_LessThan_10_o )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \s1/i8284/Result<3>1  (
    .I0(\s1/i8284/counter [3]),
    .I1(\s1/i8284/counter [2]),
    .I2(\s1/i8284/counter [1]),
    .I3(\s1/i8284/counter [0]),
    .O(\s1/i8284/Result [3])
  );
  LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \s1/i8284/Result<4>1  (
    .I0(\s1/i8284/counter [3]),
    .I1(\s1/i8284/counter [4]),
    .I2(\s1/i8284/counter [2]),
    .I3(\s1/i8284/counter [1]),
    .I4(\s1/i8284/counter [0]),
    .O(\s1/i8284/Result [4])
  );
  LUT6 #(
    .INIT ( 64'h78F0F0F0F0F0F0F0 ))
  \s1/i8284/Result<5>1  (
    .I0(\s1/i8284/counter [3]),
    .I1(\s1/i8284/counter [4]),
    .I2(\s1/i8284/counter [5]),
    .I3(\s1/i8284/counter [2]),
    .I4(\s1/i8284/counter [1]),
    .I5(\s1/i8284/counter [0]),
    .O(\s1/i8284/Result [5])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8284/Mcount_counter2_xor<2>1211  (
    .I0(\s1/i8284/counter2 [1]),
    .I1(\s1/i8284/counter2 [0]),
    .I2(\s1/i8284/counter2 [2]),
    .O(\s1/i8284/Mcount_counter2_xor<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8284/Result<2>1  (
    .I0(\s1/i8284/counter2 [2]),
    .I1(\s1/i8284/counter2 [0]),
    .I2(\s1/i8284/counter2 [1]),
    .O(\s1/i8284/Result [2])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8284/Mcount_counter_xor<2>11  (
    .I0(\s1/i8284/counter [2]),
    .I1(\s1/i8284/counter [0]),
    .I2(\s1/i8284/counter [1]),
    .O(\s1/i8284/Result<2>1_5663 )
  );
  LUT6 #(
    .INIT ( 64'h0101011155555555 ))
  \s1/i8284/counter[5]_GND_3_o_LessThan_8_o1  (
    .I0(\s1/i8284/counter [5]),
    .I1(\s1/i8284/counter [3]),
    .I2(\s1/i8284/counter [2]),
    .I3(\s1/i8284/counter [1]),
    .I4(\s1/i8284/counter [0]),
    .I5(\s1/i8284/counter [4]),
    .O(\s1/i8284/counter[5]_GND_3_o_LessThan_8_o )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8284/Mcount_counter2_xor<1>11  (
    .I0(\s1/i8284/counter2 [1]),
    .I1(\s1/i8284/counter2 [0]),
    .O(\s1/i8284/Result [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8284/Mcount_counter_xor<1>11  (
    .I0(\s1/i8284/counter [1]),
    .I1(\s1/i8284/counter [0]),
    .O(\s1/i8284/Result<1>1 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8284/counter2[2]_GND_3_o_LessThan_13_o1  (
    .I0(\s1/i8284/counter2 [2]),
    .I1(\s1/i8284/counter2 [1]),
    .O(\s1/i8284/counter2[2]_GND_3_o_LessThan_13_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8284/counter[5]_PWR_3_o_equal_2_o<5>1  (
    .I0(\s1/i8284/counter [4]),
    .I1(\s1/i8284/counter [5]),
    .I2(\s1/i8284/counter [2]),
    .I3(\s1/i8284/counter [1]),
    .I4(\s1/i8284/counter [3]),
    .I5(\s1/i8284/counter [0]),
    .O(\s1/i8284/counter[5]_PWR_3_o_equal_2_o )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s2/dma_aen_n1  (
    .I0(\s2/b5_5675 ),
    .I1(\s2/aen_brd_38 ),
    .O(dma_aen_n)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s2/dclk1  (
    .I0(\s2/td2/td5/q_5673 ),
    .I1(\s1/i8284/clk_6983 ),
    .O(dclk)
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFFFFFFFFFF ))
  \s3/ls4/Mmux_y81  (
    .I0(a[15]),
    .I1(rom_addr_sel_n),
    .I2(GPIO_SW_C_IBUF_3),
    .I3(xmemr_n),
    .I4(a[13]),
    .I5(a[14]),
    .O(cs_n[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s3/ls4/Mmux_y71  (
    .I0(a[14]),
    .I1(rom_addr_sel_n),
    .I2(GPIO_SW_C_IBUF_3),
    .I3(xmemr_n),
    .I4(a[15]),
    .I5(a[13]),
    .O(cs_n[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s3/ls4/Mmux_y61  (
    .I0(a[13]),
    .I1(rom_addr_sel_n),
    .I2(GPIO_SW_C_IBUF_3),
    .I3(xmemr_n),
    .I4(a[15]),
    .I5(a[14]),
    .O(cs_n[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \s3/ls4/Mmux_y51  (
    .I0(a[15]),
    .I1(a[14]),
    .I2(GPIO_SW_C_IBUF_3),
    .I3(xmemr_n),
    .I4(rom_addr_sel_n),
    .I5(a[13]),
    .O(cs_n[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s3/ls4/Mmux_y41  (
    .I0(a[13]),
    .I1(rom_addr_sel_n),
    .I2(GPIO_SW_C_IBUF_3),
    .I3(xmemr_n),
    .I4(a[14]),
    .I5(a[15]),
    .O(cs_n[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \s3/ls4/Mmux_y31  (
    .I0(a[14]),
    .I1(a[15]),
    .I2(GPIO_SW_C_IBUF_3),
    .I3(xmemr_n),
    .I4(rom_addr_sel_n),
    .I5(a[13]),
    .O(cs_n[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \s3/ls4/Mmux_y21  (
    .I0(a[13]),
    .I1(a[15]),
    .I2(GPIO_SW_C_IBUF_3),
    .I3(xmemr_n),
    .I4(rom_addr_sel_n),
    .I5(a[14]),
    .O(cs_n[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s3/ls4/Mmux_y11  (
    .I0(a[15]),
    .I1(a[13]),
    .I2(GPIO_SW_C_IBUF_3),
    .I3(xmemr_n),
    .I4(rom_addr_sel_n),
    .I5(a[14]),
    .O(cs_n[0])
  );
  LUT4 #(
    .INIT ( 16'hBFFF ))
  \s3/ls3/Mmux_y81  (
    .I0(ram_addr_sel_n),
    .I1(a[17]),
    .I2(\s3/rasc ),
    .I3(a[16]),
    .O(ras_n[3])
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \s3/ls3/Mmux_y71  (
    .I0(\s3/rasc ),
    .I1(ram_addr_sel_n),
    .I2(a[17]),
    .I3(a[16]),
    .O(ras_n[2])
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \s3/ls3/Mmux_y61  (
    .I0(\s3/rasc ),
    .I1(ram_addr_sel_n),
    .I2(a[16]),
    .I3(a[17]),
    .O(ras_n[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s3/ls3/Mmux_y51  (
    .I0(\s3/rasc ),
    .I1(a[17]),
    .I2(ram_addr_sel_n),
    .I3(a[16]),
    .O(ras_n[0])
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \s3/ls2/Mmux_y41  (
    .I0(a[17]),
    .I1(\s3/td0/td25/q_5683 ),
    .I2(a[16]),
    .I3(ram_addr_sel_n),
    .O(cas_n[3])
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s3/ls2/Mmux_y31  (
    .I0(a[17]),
    .I1(ram_addr_sel_n),
    .I2(\s3/td0/td25/q_5683 ),
    .I3(a[16]),
    .O(cas_n[2])
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s3/ls2/Mmux_y21  (
    .I0(a[16]),
    .I1(ram_addr_sel_n),
    .I2(\s3/td0/td25/q_5683 ),
    .I3(a[17]),
    .O(cas_n[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s3/ls2/Mmux_y11  (
    .I0(a[17]),
    .I1(ram_addr_sel_n),
    .I2(\s3/td0/td25/q_5683 ),
    .I3(a[16]),
    .O(cas_n[0])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s3/ls1/Mmux_y11  (
    .I0(a[19]),
    .I1(a[18]),
    .O(ram_addr_sel_n)
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \s3/rom_addr_sel_n1  (
    .I0(a[16]),
    .I1(a[17]),
    .I2(a[18]),
    .I3(a[19]),
    .O(rom_addr_sel_n)
  );
  LUT4 #(
    .INIT ( 16'hAA20 ))
  \s9/keyboard/state_FSM_FFd2-In11  (
    .I0(\s9/keyboard/keyinmod/newdata_5726 ),
    .I1(\s9/keyboard/state_FSM_FFd3_5703 ),
    .I2(\s9/keyboard/fdata[7]_PWR_185_o_equal_5_o ),
    .I3(\s9/keyboard/state_FSM_FFd2_5702 ),
    .O(\s9/keyboard/state_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFE8EE ))
  \s9/keyboard/state_FSM_FFd3-In1  (
    .I0(\s9/keyboard/state_FSM_FFd3_5703 ),
    .I1(\s9/keyboard/keyinmod/newdata_5726 ),
    .I2(\s9/keyboard/state_FSM_FFd1_5701 ),
    .I3(\s9/keyboard/state_FSM_FFd2_5702 ),
    .I4(GPIO_SW_C_IBUF_3),
    .O(\s9/keyboard/state_FSM_FFd3-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>111  (
    .I0(\s9/keyboard/keyinmod/b_FSM_FFd6_5694 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd2_5700 ),
    .I2(\s9/keyboard/keyinmod/b_FSM_FFd1_5699 ),
    .I3(\s9/keyboard/keyinmod/b[7]_newdata_Select_16_o<7>11 ),
    .I4(\s9/keyboard/keyinmod/b_FSM_FFd5_5695 ),
    .O(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>11 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<4>111  (
    .I0(\s9/keyboard/keyinmod/b_FSM_FFd4_5696 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd2_5700 ),
    .I2(\s9/keyboard/keyinmod/b_FSM_FFd1_5699 ),
    .I3(\s9/keyboard/keyinmod/b[7]_newdata_Select_16_o<7>11 ),
    .I4(\s9/keyboard/keyinmod/b_FSM_FFd3_5697 ),
    .O(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<4>11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<2>111  (
    .I0(\s9/keyboard/keyinmod/b_FSM_FFd9_5691 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd11_5698 ),
    .I2(\s9/keyboard/keyinmod/b_FSM_FFd2_5700 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd1_5699 ),
    .I4(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>1111 ),
    .I5(\s9/keyboard/keyinmod/b_FSM_FFd10_5690 ),
    .O(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<2>11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>111  (
    .I0(\s9/keyboard/keyinmod/b_FSM_FFd8_5692 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd11_5698 ),
    .I2(\s9/keyboard/keyinmod/b_FSM_FFd2_5700 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd1_5699 ),
    .I4(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>1111 ),
    .I5(\s9/keyboard/keyinmod/b_FSM_FFd7_5693 ),
    .O(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>11 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>11111  (
    .I0(\s9/keyboard/keyinmod/b_FSM_FFd3_5697 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd4_5696 ),
    .I2(\s9/keyboard/keyinmod/b_FSM_FFd5_5695 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd6_5694 ),
    .O(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>1111 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s9/keyboard/keyinmod/b[7]_newdata_Select_16_o<7>111  (
    .I0(\s9/keyboard/keyinmod/b_FSM_FFd10_5690 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd11_5698 ),
    .I2(\s9/keyboard/keyinmod/b_FSM_FFd7_5693 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd8_5692 ),
    .I4(\s9/keyboard/keyinmod/b_FSM_FFd9_5691 ),
    .O(\s9/keyboard/keyinmod/b[7]_newdata_Select_16_o<7>11 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<7>1  (
    .I0(\s9/keyboard/dataout_7_5734 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd4_5696 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd3_5697 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>1  (
    .I0(\s9/keyboard/dataout_6_5733 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd3_5697 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<6>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd4_5696 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<5>1  (
    .I0(\s9/keyboard/dataout_5_5732 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd6_5694 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<4>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd5_5695 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<4>1  (
    .I0(\s9/keyboard/dataout_4_5731 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd5_5695 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<4>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd6_5694 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<3>1  (
    .I0(\s9/keyboard/dataout_3_5730 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd8_5692 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<2>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd7_5693 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<2>1  (
    .I0(\s9/keyboard/dataout_2_5729 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd7_5693 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<2>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd8_5692 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<1>1  (
    .I0(\s9/keyboard/dataout_1_5728 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd10_5690 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd9_5691 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>1  (
    .I0(\s9/keyboard/dataout_0_5727 ),
    .I1(\s9/keyboard/keyinmod/b_FSM_FFd9_5691 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>11 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd10_5690 ),
    .I4(KEYBOARD_DATA_IBUF_2),
    .O(\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h8AEE8AAA ))
  \s9/keyboard/state_FSM_FFd1-In21  (
    .I0(\s9/keyboard/state_FSM_FFd1_5701 ),
    .I1(\s9/keyboard/state_FSM_FFd3_5703 ),
    .I2(\s9/keyboard/fdata[7]_PWR_185_o_equal_5_o ),
    .I3(\s9/keyboard/keyinmod/newdata_5726 ),
    .I4(\s9/keyboard/state_FSM_FFd2_5702 ),
    .O(\s9/keyboard/state_FSM_FFd1-In2 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \s9/keyboard/keyinmod/b[7]_newdata_Select_16_o<7>1  (
    .I0(\s9/keyboard/keyinmod/newdata_5726 ),
    .I1(\s9/keyboard/keyinmod/b[7]_newdata_Select_16_o<7>11 ),
    .I2(\s9/keyboard/keyinmod/Mmux_b[7]_dataout[7]_select_14_OUT<0>1111 ),
    .I3(\s9/keyboard/keyinmod/b_FSM_FFd2_5700 ),
    .O(\s9/keyboard/keyinmod/b[7]_newdata_Select_16_o )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \s9/keyboard/out11  (
    .I0(\s9/keyboard/state_FSM_FFd2_5702 ),
    .I1(\s9/keyboard/state_FSM_FFd3_5703 ),
    .O(\s9/keyboard/state[7]_reduce_or_52_o )
  );
  LUT4 #(
    .INIT ( 16'h888D ))
  \s6/rb3/central_ram_core/fsm_FSM_FFd2-In11  (
    .I0(\s6/rb3/central_ram_core/fsm_FSM_FFd2_5737 ),
    .I1(cas_n[3]),
    .I2(\s6/rb3/central_ram_core/fsm_FSM_FFd1_5738 ),
    .I3(ras_n[3]),
    .O(\s6/rb3/central_ram_core/fsm_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \s6/rb3/central_ram_core/Mmux_enexp11  (
    .I0(\s6/rb3/central_ram_core/fsm_FSM_FFd2_5737 ),
    .I1(\s6/rb3/central_ram_core/fsm_FSM_FFd1_5738 ),
    .I2(xmemw_n),
    .I3(cas_n[3]),
    .I4(ras_n[3]),
    .O(\s6/rb3/enexp )
  );
  LUT4 #(
    .INIT ( 16'h54DC ))
  \s6/rb3/central_ram_core/fsm_FSM_FFd1-In11  (
    .I0(cas_n[3]),
    .I1(\s6/rb3/central_ram_core/fsm_FSM_FFd1_5738 ),
    .I2(\s6/rb3/central_ram_core/fsm_FSM_FFd2_5737 ),
    .I3(ras_n[3]),
    .O(\s6/rb3/central_ram_core/fsm_FSM_FFd1-In1 )
  );
  LUT4 #(
    .INIT ( 16'h888D ))
  \s6/rb2/central_ram_core/fsm_FSM_FFd2-In11  (
    .I0(\s6/rb2/central_ram_core/fsm_FSM_FFd2_5741 ),
    .I1(cas_n[2]),
    .I2(\s6/rb2/central_ram_core/fsm_FSM_FFd1_5742 ),
    .I3(ras_n[2]),
    .O(\s6/rb2/central_ram_core/fsm_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \s6/rb2/central_ram_core/Mmux_enexp11  (
    .I0(\s6/rb2/central_ram_core/fsm_FSM_FFd2_5741 ),
    .I1(\s6/rb2/central_ram_core/fsm_FSM_FFd1_5742 ),
    .I2(xmemw_n),
    .I3(cas_n[2]),
    .I4(ras_n[2]),
    .O(\s6/rb2/enexp )
  );
  LUT4 #(
    .INIT ( 16'h54DC ))
  \s6/rb2/central_ram_core/fsm_FSM_FFd1-In11  (
    .I0(cas_n[2]),
    .I1(\s6/rb2/central_ram_core/fsm_FSM_FFd1_5742 ),
    .I2(\s6/rb2/central_ram_core/fsm_FSM_FFd2_5741 ),
    .I3(ras_n[2]),
    .O(\s6/rb2/central_ram_core/fsm_FSM_FFd1-In1 )
  );
  LUT4 #(
    .INIT ( 16'h888D ))
  \s6/rb1/central_ram_core/fsm_FSM_FFd2-In11  (
    .I0(\s6/rb1/central_ram_core/fsm_FSM_FFd2_5745 ),
    .I1(cas_n[1]),
    .I2(\s6/rb1/central_ram_core/fsm_FSM_FFd1_5746 ),
    .I3(ras_n[1]),
    .O(\s6/rb1/central_ram_core/fsm_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \s6/rb1/central_ram_core/Mmux_enexp11  (
    .I0(\s6/rb1/central_ram_core/fsm_FSM_FFd2_5745 ),
    .I1(\s6/rb1/central_ram_core/fsm_FSM_FFd1_5746 ),
    .I2(xmemw_n),
    .I3(cas_n[1]),
    .I4(ras_n[1]),
    .O(\s6/rb1/enexp )
  );
  LUT4 #(
    .INIT ( 16'h54DC ))
  \s6/rb1/central_ram_core/fsm_FSM_FFd1-In11  (
    .I0(cas_n[1]),
    .I1(\s6/rb1/central_ram_core/fsm_FSM_FFd1_5746 ),
    .I2(\s6/rb1/central_ram_core/fsm_FSM_FFd2_5745 ),
    .I3(ras_n[1]),
    .O(\s6/rb1/central_ram_core/fsm_FSM_FFd1-In1 )
  );
  LUT4 #(
    .INIT ( 16'h888D ))
  \s6/rb0/central_ram_core/fsm_FSM_FFd2-In11  (
    .I0(\s6/rb0/central_ram_core/fsm_FSM_FFd2_5750 ),
    .I1(cas_n[0]),
    .I2(\s6/rb0/central_ram_core/fsm_FSM_FFd1_5751 ),
    .I3(ras_n[0]),
    .O(\s6/rb0/central_ram_core/fsm_FSM_FFd2-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \s6/rb0/central_ram_core/Mmux_enexp11  (
    .I0(\s6/rb0/central_ram_core/fsm_FSM_FFd2_5750 ),
    .I1(\s6/rb0/central_ram_core/fsm_FSM_FFd1_5751 ),
    .I2(xmemw_n),
    .I3(cas_n[0]),
    .I4(ras_n[0]),
    .O(\s6/rb0/enexp )
  );
  LUT4 #(
    .INIT ( 16'h54DC ))
  \s6/rb0/central_ram_core/fsm_FSM_FFd1-In11  (
    .I0(cas_n[0]),
    .I1(\s6/rb0/central_ram_core/fsm_FSM_FFd1_5751 ),
    .I2(\s6/rb0/central_ram_core/fsm_FSM_FFd2_5750 ),
    .I3(ras_n[0]),
    .O(\s6/rb0/central_ram_core/fsm_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \s6/ls2800/Madd_sum_Madd_Madd_lut<0>1_SW0  (
    .I0(\s6/md [5]),
    .I1(\s6/md [4]),
    .I2(\s6/md [7]),
    .I3(\s6/md [6]),
    .I4(\s6/md [3]),
    .O(N0)
  );
  LUT6 #(
    .INIT ( 64'h666666666C6C666C ))
  \s6/ls2800/Madd_sum_Madd_Madd_lut<0>1  (
    .I0(\s5/b0_b1_OR_951_o2 ),
    .I1(N0),
    .I2(\s6/mdpLogicTrst4 ),
    .I3(\s6/md<0>LogicTrst2_5826 ),
    .I4(\s1/i8288/mrdc_231 ),
    .I5(\s6/mdpl11_695 ),
    .O(\s6/ls2800/Madd_sum_Madd_Madd_lut [0])
  );
  LUT4 #(
    .INIT ( 16'hFFAB ))
  \s1/u8/ab_inv_SW0  (
    .I0(\s1/i8288/inta_232 ),
    .I1(\s1/i8288/state_FSM_FFd2_224 ),
    .I2(\s1/i8288/state_FSM_FFd1_223 ),
    .I3(\s1/i8288/iorc_234 ),
    .O(N2)
  );
  LUT6 #(
    .INIT ( 64'hFEFEFEFFFFFFFFFF ))
  \s1/u8/ab_inv  (
    .I0(\s2/aen_brd_38 ),
    .I1(N2),
    .I2(\s1/i8288/mrdc_231 ),
    .I3(\s1/i8288/aiowc_233 ),
    .I4(\s1/i8288/amwc_235 ),
    .I5(xior_n),
    .O(\s1/u8/ab_inv_257 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s6/mdpl11_SW0  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb0/n0013 [0]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [0]),
    .O(N4)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s6/mdpl11  (
    .I0(\s6/rb2/n0013 [0]),
    .I1(\s6/rb2/enexp ),
    .I2(N4),
    .I3(\s6/rb1/n0013 [0]),
    .I4(\s6/rb1/enexp ),
    .O(\s6/mdpl11_695 )
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \d<4>LogicTrst1  (
    .I0(\s6/md [4]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(\s1/adp [4]),
    .I3(\s1/u8/ab_inv_257 ),
    .O(\d<4>LogicTrst )
  );
  LUT4 #(
    .INIT ( 16'hD800 ))
  \d<4>LogicTrst2  (
    .I0(a[0]),
    .I1(\s0/vgamod/attr_data_out [4]),
    .I2(\s0/vgamod/vga_data_out [4]),
    .I3(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>11 ),
    .O(\d<4>LogicTrst1_5756 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \d<4>LogicTrst3  (
    .I0(\d<0>LogicTrst1_693 ),
    .I1(\d<4>LogicTrst1_5756 ),
    .I2(\s0/vgamod/memr_ior_OR_1095_o_inv ),
    .I3(\d<4>LogicTrst ),
    .O(\d<4>LogicTrst2_5757 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \d<4>LogicTrst4  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s5/b0_b1_OR_951_o_77 ),
    .O(\d<4>LogicTrst3_5758 )
  );
  LUT5 #(
    .INIT ( 32'hFF080808 ))
  \d<4>LogicTrst5  (
    .I0(\s5/b0_b1_OR_951_o_77 ),
    .I1(d[4]),
    .I2(\s2/aen_brd_38 ),
    .I3(\s9/i8255/pdo_7_262 ),
    .I4(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .O(\d<4>LogicTrst4_5759 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAA08 ))
  \d<4>LogicTrst6  (
    .I0(\d<4>LogicTrst3_5758 ),
    .I1(\s5/rommod/outputval [4]),
    .I2(\s5/rommod/csv_inv ),
    .I3(\xd<0>LogicTrst1 ),
    .I4(\d<4>LogicTrst4_5759 ),
    .I5(\d<4>LogicTrst2_5757 ),
    .O(d[4])
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \d<5>LogicTrst1  (
    .I0(\s6/md [5]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(\s1/adp [5]),
    .I3(\s1/u8/ab_inv_257 ),
    .O(\d<5>LogicTrst )
  );
  LUT4 #(
    .INIT ( 16'hD800 ))
  \d<5>LogicTrst2  (
    .I0(a[0]),
    .I1(\s0/vgamod/attr_data_out [5]),
    .I2(\s0/vgamod/vga_data_out [5]),
    .I3(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>11 ),
    .O(\d<5>LogicTrst1_5761 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \d<5>LogicTrst3  (
    .I0(\d<0>LogicTrst1_693 ),
    .I1(\d<5>LogicTrst1_5761 ),
    .I2(\s0/vgamod/memr_ior_OR_1095_o_inv ),
    .I3(\d<5>LogicTrst ),
    .O(\d<5>LogicTrst2_5762 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \d<5>LogicTrst5  (
    .I0(\s5/b0_b1_OR_951_o_77 ),
    .I1(d[5]),
    .I2(\s2/aen_brd_38 ),
    .O(\d<5>LogicTrst4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAA08 ))
  \d<5>LogicTrst6  (
    .I0(\d<4>LogicTrst3_5758 ),
    .I1(\s5/rommod/outputval [5]),
    .I2(\s5/rommod/csv_inv ),
    .I3(\xd<0>LogicTrst1 ),
    .I4(\d<5>LogicTrst4 ),
    .I5(\d<5>LogicTrst2_5762 ),
    .O(d[5])
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \d<6>LogicTrst1  (
    .I0(\s6/md [6]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(\s1/adp [6]),
    .I3(\s1/u8/ab_inv_257 ),
    .O(\d<6>LogicTrst )
  );
  LUT4 #(
    .INIT ( 16'hD800 ))
  \d<6>LogicTrst2  (
    .I0(a[0]),
    .I1(\s0/vgamod/attr_data_out [6]),
    .I2(\s0/vgamod/vga_data_out [6]),
    .I3(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>11 ),
    .O(\d<6>LogicTrst1_5765 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \d<6>LogicTrst3  (
    .I0(\d<0>LogicTrst1_693 ),
    .I1(\d<6>LogicTrst1_5765 ),
    .I2(\s0/vgamod/memr_ior_OR_1095_o_inv ),
    .I3(\d<6>LogicTrst ),
    .O(\d<6>LogicTrst2_5766 )
  );
  LUT5 #(
    .INIT ( 32'hFF080808 ))
  \d<6>LogicTrst5  (
    .I0(\s5/b0_b1_OR_951_o_77 ),
    .I1(d[6]),
    .I2(\s2/aen_brd_38 ),
    .I3(\s9/i8255/pdo_7_262 ),
    .I4(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .O(\d<6>LogicTrst4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAA08 ))
  \d<6>LogicTrst6  (
    .I0(\d<4>LogicTrst3_5758 ),
    .I1(\s5/rommod/outputval [6]),
    .I2(\s5/rommod/csv_inv ),
    .I3(\xd<0>LogicTrst1 ),
    .I4(\d<6>LogicTrst4 ),
    .I5(\d<6>LogicTrst2_5766 ),
    .O(d[6])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s0/vgamod/a[19]_GND_308_o_equal_41_o<19>1  (
    .I0(a[13]),
    .I1(a[12]),
    .I2(\s1/u9/rq_6_252 ),
    .I3(\s1/u9/rq_7_245 ),
    .I4(\s1/u10/rq_7_253 ),
    .I5(a[10]),
    .O(\s0/vgamod/a[19]_GND_308_o_equal_41_o<19> )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \s0/vgamod/a[19]_GND_308_o_equal_41_o<19>3  (
    .I0(a[3]),
    .I1(dma_aen_n),
    .I2(\s1/u7/rq_4_242 ),
    .I3(\s1/u7/rq_6_244 ),
    .I4(\s1/u7/rq_7_237 ),
    .I5(\s0/vgamod/a[19]_GND_308_o_equal_41_o<19>1_5769 ),
    .O(\s0/vgamod/a[19]_GND_308_o_equal_41_o<19>2_5770 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s0/vgamod/a[19]_GND_308_o_equal_41_o<19>4  (
    .I0(a[1]),
    .I1(a[2]),
    .I2(a[0]),
    .I3(\s0/vgamod/a[19]_GND_308_o_equal_41_o<19>2_5770 ),
    .I4(\s0/vgamod/GND_308_o_a[19]_LessThan_10_o23 ),
    .I5(a[18]),
    .O(\s0/vgamod/a[19]_GND_308_o_equal_41_o<19>3_5771 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s0/vgamod/a[19]_GND_308_o_equal_41_o<19>5  (
    .I0(a[17]),
    .I1(a[16]),
    .I2(\s0/vgamod/a[19]_GND_308_o_equal_41_o<19>3_5771 ),
    .O(\s0/vgamod/a[19]_GND_308_o_equal_41_o )
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \d<7>LogicTrst1  (
    .I0(\s6/md [7]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(\s1/adp [7]),
    .I3(\s1/u8/ab_inv_257 ),
    .O(\d<7>LogicTrst )
  );
  LUT4 #(
    .INIT ( 16'hD800 ))
  \d<7>LogicTrst2  (
    .I0(a[0]),
    .I1(\s0/vgamod/attr_data_out [7]),
    .I2(\s0/vgamod/vga_data_out [7]),
    .I3(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>11 ),
    .O(\d<7>LogicTrst1_5773 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \d<7>LogicTrst3  (
    .I0(\d<0>LogicTrst1_693 ),
    .I1(\d<7>LogicTrst1_5773 ),
    .I2(\s0/vgamod/memr_ior_OR_1095_o_inv ),
    .I3(\d<7>LogicTrst ),
    .O(\d<7>LogicTrst2_5774 )
  );
  LUT5 #(
    .INIT ( 32'hFF080808 ))
  \d<7>LogicTrst5  (
    .I0(\s5/b0_b1_OR_951_o_77 ),
    .I1(d[7]),
    .I2(\s2/aen_brd_38 ),
    .I3(\s9/i8255/pdo_7_262 ),
    .I4(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .O(\d<7>LogicTrst4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAA08 ))
  \d<7>LogicTrst6  (
    .I0(\d<4>LogicTrst3_5758 ),
    .I1(\s5/rommod/outputval [7]),
    .I2(\s5/rommod/csv_inv ),
    .I3(\xd<0>LogicTrst1 ),
    .I4(\d<7>LogicTrst4 ),
    .I5(\d<7>LogicTrst2_5774 ),
    .O(d[7])
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEA44454440 ))
  \s1/adp<4>LogicTrst1  (
    .I0(s0_n),
    .I1(\s1/i8088/msb_o/q [4]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/lsb_o/q [4]),
    .I5(\s1/i8088/calculated_addr [4]),
    .O(\s1/adp<4>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \s1/adp<4>LogicTrst2  (
    .I0(\s1/adp<0>LogicTrst1 ),
    .I1(\s1/adp<4>LogicTrst ),
    .I2(\s1/i8088/write_bus_ale_AND_602_o_inv ),
    .I3(d[4]),
    .I4(\s1/u8/ba_inv_258 ),
    .O(\s1/adp [4])
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEA44454440 ))
  \s1/adp<5>LogicTrst1  (
    .I0(s0_n),
    .I1(\s1/i8088/msb_o/q [5]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/lsb_o/q [5]),
    .I5(\s1/i8088/calculated_addr [5]),
    .O(\s1/adp<5>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \s1/adp<5>LogicTrst2  (
    .I0(\s1/adp<0>LogicTrst1 ),
    .I1(\s1/adp<5>LogicTrst ),
    .I2(\s1/i8088/write_bus_ale_AND_602_o_inv ),
    .I3(d[5]),
    .I4(\s1/u8/ba_inv_258 ),
    .O(\s1/adp [5])
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEA44454440 ))
  \s1/adp<6>LogicTrst1  (
    .I0(s0_n),
    .I1(\s1/i8088/msb_o/q [6]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/lsb_o/q [6]),
    .I5(\s1/i8088/calculated_addr [6]),
    .O(\s1/adp<6>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \s1/adp<6>LogicTrst2  (
    .I0(\s1/adp<0>LogicTrst1 ),
    .I1(\s1/adp<6>LogicTrst ),
    .I2(\s1/i8088/write_bus_ale_AND_602_o_inv ),
    .I3(d[6]),
    .I4(\s1/u8/ba_inv_258 ),
    .O(\s1/adp [6])
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEA44454440 ))
  \s1/adp<7>LogicTrst1  (
    .I0(s0_n),
    .I1(\s1/i8088/msb_o/q [7]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/lsb_o/q [7]),
    .I5(\s1/i8088/calculated_addr [7]),
    .O(\s1/adp<7>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \s1/adp<7>LogicTrst2  (
    .I0(\s1/adp<0>LogicTrst1 ),
    .I1(\s1/adp<7>LogicTrst ),
    .I2(\s1/i8088/write_bus_ale_AND_602_o_inv ),
    .I3(d[7]),
    .I4(\s1/u8/ba_inv_258 ),
    .O(\s1/adp [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \d<0>LogicTrst1  (
    .I0(a[0]),
    .I1(\s0/vgamod/vga_data_out [0]),
    .I2(\s0/vgamod/attr_data_out [0]),
    .O(\d<0>LogicTrst )
  );
  LUT5 #(
    .INIT ( 32'h0404FF04 ))
  \d<0>LogicTrst2  (
    .I0(\s5/b0_b1_OR_951_o_77 ),
    .I1(\s4/ls6700/q3 [0]),
    .I2(\s2/aen_brd_38 ),
    .I3(\s1/adp [0]),
    .I4(\s1/u8/ab_inv_257 ),
    .O(\d<0>LogicTrst2_5781 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \d<0>LogicTrst3  (
    .I0(\s6/md [0]),
    .I1(\s6/ls2450/ba_inv ),
    .I2(\d<0>LogicTrst2_5781 ),
    .O(\d<0>LogicTrst3_5782 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF73FF40 ))
  \d<0>LogicTrst4  (
    .I0(\s0/vgamod/memr_ior_OR_1095_o_inv ),
    .I1(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>11 ),
    .I2(\d<0>LogicTrst ),
    .I3(\d<0>LogicTrst1_693 ),
    .I4(\s0/vgamod/dataout[0] ),
    .I5(\d<0>LogicTrst3_5782 ),
    .O(d[0])
  );
  LUT4 #(
    .INIT ( 16'hFF04 ))
  \d<1>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s4/ls6700/q3 [1]),
    .I2(\s5/b0_b1_OR_951_o_77 ),
    .I3(\d<0>LogicTrst1_693 ),
    .O(\d<1>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \d<1>LogicTrst2  (
    .I0(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>11 ),
    .I1(\s0/vgamod/memr_ior_OR_1095_o_inv ),
    .I2(a[0]),
    .I3(\s0/vgamod/attr_data_out [1]),
    .I4(\s0/vgamod/vga_data_out [1]),
    .I5(\d<1>LogicTrst ),
    .O(\d<1>LogicTrst1_5784 )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \d<1>LogicTrst3  (
    .I0(\d<1>LogicTrst1_5784 ),
    .I1(\s1/adp [1]),
    .I2(\s1/u8/ab_inv_257 ),
    .I3(\s6/md [1]),
    .I4(\s6/ls2450/ba_inv ),
    .O(d[1])
  );
  LUT4 #(
    .INIT ( 16'hFF04 ))
  \d<2>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s4/ls6700/q3 [2]),
    .I2(\s5/b0_b1_OR_951_o_77 ),
    .I3(\d<0>LogicTrst1_693 ),
    .O(\d<2>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \d<2>LogicTrst2  (
    .I0(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>11 ),
    .I1(\s0/vgamod/memr_ior_OR_1095_o_inv ),
    .I2(a[0]),
    .I3(\s0/vgamod/attr_data_out [2]),
    .I4(\s0/vgamod/vga_data_out [2]),
    .I5(\d<2>LogicTrst ),
    .O(\d<2>LogicTrst1_5786 )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \d<2>LogicTrst3  (
    .I0(\d<2>LogicTrst1_5786 ),
    .I1(\s6/md [2]),
    .I2(\s6/ls2450/ba_inv ),
    .I3(\s1/adp [2]),
    .I4(\s1/u8/ab_inv_257 ),
    .O(d[2])
  );
  LUT6 #(
    .INIT ( 64'hAEAEAEAEAEFFAEAE ))
  \d<3>LogicTrst1  (
    .I0(\d<0>LogicTrst1_693 ),
    .I1(\s0/vgamod/dataout[3] ),
    .I2(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>11 ),
    .I3(\s2/aen_brd_38 ),
    .I4(\s0/vgamod/GND_308_o_a[19]_LessThan_10_o23 ),
    .I5(\s5/b0_b1_OR_951_o_77 ),
    .O(\d<3>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \d<3>LogicTrst2  (
    .I0(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>11 ),
    .I1(\s0/vgamod/memr_ior_OR_1095_o_inv ),
    .I2(a[0]),
    .I3(\s0/vgamod/attr_data_out [3]),
    .I4(\s0/vgamod/vga_data_out [3]),
    .I5(\d<3>LogicTrst ),
    .O(\d<3>LogicTrst1_5788 )
  );
  LUT5 #(
    .INIT ( 32'hAEAEFFAE ))
  \d<3>LogicTrst3  (
    .I0(\d<3>LogicTrst1_5788 ),
    .I1(\s6/md [3]),
    .I2(\s6/ls2450/ba_inv ),
    .I3(\s1/adp [3]),
    .I4(\s1/u8/ab_inv_257 ),
    .O(d[3])
  );
  LUT4 #(
    .INIT ( 16'hEEE8 ))
  \s1/u8/ba_inv_SW0  (
    .I0(\s1/i8288/state_FSM_FFd1_223 ),
    .I1(\s1/i8288/state_FSM_FFd2_224 ),
    .I2(\s1/i8288/amwc_235 ),
    .I3(\s1/i8288/aiowc_233 ),
    .O(N6)
  );
  LUT6 #(
    .INIT ( 64'hBBBBBBBFFFFFFFFF ))
  \s1/u8/ba_inv  (
    .I0(\s2/aen_brd_38 ),
    .I1(xior_n),
    .I2(\s1/i8288/inta_232 ),
    .I3(\s1/i8288/mrdc_231 ),
    .I4(\s1/i8288/iorc_234 ),
    .I5(N6),
    .O(\s1/u8/ba_inv_258 )
  );
  LUT6 #(
    .INIT ( 64'h0808080008000800 ))
  \s0/vgamod/mem_range  (
    .I0(a[16]),
    .I1(a[17]),
    .I2(N8),
    .I3(\s1/u10/rq_7_253 ),
    .I4(dma_aen_n),
    .I5(\s0/vgamod/GND_308_o_a[19]_LessThan_10_o23 ),
    .O(\s0/vgamod/mem_range_465 )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>111  (
    .I0(\s1/u7/rq_6_244 ),
    .I1(\s1/u7/rq_7_237 ),
    .I2(\s1/u7/rq_4_242 ),
    .O(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>111_5791 )
  );
  LUT5 #(
    .INIT ( 32'hFFFDFFFF ))
  \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>113  (
    .I0(a[9]),
    .I1(\s2/aen_brd_38 ),
    .I2(a[16]),
    .I3(a[10]),
    .I4(a[8]),
    .O(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>113_5793 )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>114  (
    .I0(\s1/u7/rq_7_237 ),
    .I1(\s1/u7/rq_6_244 ),
    .I2(\s1/u10/rq_7_253 ),
    .I3(\s1/u7/rq_5_243 ),
    .I4(\s1/u7/rq_4_242 ),
    .O(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>114_5794 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>115  (
    .I0(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>112_5792 ),
    .I1(ior_n),
    .I2(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>114_5794 ),
    .I3(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>113_5793 ),
    .O(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>115_5795 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA8 ))
  \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>116  (
    .I0(dma_aen_n),
    .I1(\s0/vgamod/GND_308_o_a[19]_LessThan_10_o23 ),
    .I2(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>111_5791 ),
    .I3(a[17]),
    .I4(a[18]),
    .I5(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>115_5795 ),
    .O(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>11 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s0/vgamod/v_count[8]_v_count[3]_AND_912_o_SW0  (
    .I0(\s0/vgamod/v_count [7]),
    .I1(\s0/vgamod/v_count [6]),
    .I2(\s0/vgamod/v_count [8]),
    .I3(\s0/vgamod/v_count [4]),
    .O(N10)
  );
  LUT6 #(
    .INIT ( 64'h1000000011111111 ))
  \s0/vgamod/v_count[8]_v_count[3]_AND_912_o  (
    .I0(\s0/vgamod/v_count [5]),
    .I1(N10),
    .I2(\s0/vgamod/v_count [1]),
    .I3(\s0/vgamod/v_count [3]),
    .I4(\s0/vgamod/v_count [2]),
    .I5(\s0/vgamod/reg_cur_start [3]),
    .O(\s0/vgamod/v_count[8]_v_count[3]_AND_912_o_409 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o7_SW0  (
    .I0(\s0/vgamod/blink_count [4]),
    .I1(\s0/vgamod/h_count [8]),
    .O(N12)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o7  (
    .I0(\s0/vgamod/h_count [5]),
    .I1(\s0/vgamod/h_count [9]),
    .I2(\s0/vgamod/h_count [6]),
    .I3(\s0/vgamod/blink_count [3]),
    .I4(\s0/vgamod/h_count [7]),
    .I5(N12),
    .O(\s0/vgamod/h_count[9]_reg_hcursor[6]_equal_93_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \xd<3>LogicTrst_SW0  (
    .I0(d[3]),
    .I1(\s5/b0_b1_OR_951_o_77 ),
    .I2(\s2/aen_brd_38 ),
    .O(N14)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8FFF8F8 ))
  \xd<3>LogicTrst  (
    .I0(\s9/i8255/pdo_2_261 ),
    .I1(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .I2(N14),
    .I3(\s5/rommod/csv_inv ),
    .I4(\s5/rommod/outputval [3]),
    .I5(\xd<0>LogicTrst1 ),
    .O(\s0/vgamod/GND_308_o_a[19]_LessThan_10_o23 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \xd<2>LogicTrst_SW0  (
    .I0(d[2]),
    .I1(\s5/b0_b1_OR_951_o_77 ),
    .I2(\s2/aen_brd_38 ),
    .O(N16)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8FFF8F8 ))
  \xd<2>LogicTrst  (
    .I0(\s9/i8255/pdo_2_261 ),
    .I1(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .I2(N16),
    .I3(\s5/rommod/csv_inv ),
    .I4(\s5/rommod/outputval [2]),
    .I5(\xd<0>LogicTrst1 ),
    .O(\s4/ls6700/q3 [2])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \xd<1>LogicTrst_SW0  (
    .I0(d[1]),
    .I1(\s5/b0_b1_OR_951_o_77 ),
    .I2(\s2/aen_brd_38 ),
    .O(N18)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8FFF8F8 ))
  \xd<1>LogicTrst  (
    .I0(\s9/i8255/pdo_0_260 ),
    .I1(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .I2(N18),
    .I3(\s5/rommod/csv_inv ),
    .I4(\s5/rommod/outputval [1]),
    .I5(\xd<0>LogicTrst1 ),
    .O(\s4/ls6700/q3 [1])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \xd<0>LogicTrst_SW0  (
    .I0(d[0]),
    .I1(\s5/b0_b1_OR_951_o_77 ),
    .I2(\s2/aen_brd_38 ),
    .O(N20)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8FFF8F8 ))
  \xd<0>LogicTrst  (
    .I0(\s9/i8255/pdo_0_260 ),
    .I1(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .I2(N20),
    .I3(\s5/rommod/csv_inv ),
    .I4(\s5/rommod/outputval [0]),
    .I5(\xd<0>LogicTrst1 ),
    .O(\s4/ls6700/q3 [0])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s5/rommod/upaddr<1>_SW0  (
    .I0(cs_n[1]),
    .I1(cs_n[0]),
    .I2(cs_n[2]),
    .O(N22)
  );
  LUT6 #(
    .INIT ( 64'h0880800080000000 ))
  \s5/rommod/upaddr<1>  (
    .I0(cs_n[3]),
    .I1(N22),
    .I2(cs_n[5]),
    .I3(cs_n[7]),
    .I4(cs_n[6]),
    .I5(cs_n[4]),
    .O(\s5/rommod/upaddr [2])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \s5/rommod/upaddr<3>_SW0  (
    .I0(cs_n[4]),
    .I1(cs_n[0]),
    .I2(cs_n[2]),
    .O(N24)
  );
  LUT6 #(
    .INIT ( 64'h0880800080000000 ))
  \s5/rommod/upaddr<3>  (
    .I0(cs_n[6]),
    .I1(N24),
    .I2(cs_n[5]),
    .I3(cs_n[7]),
    .I4(cs_n[3]),
    .I5(cs_n[1]),
    .O(\s5/rommod/upaddr [0])
  );
  LUT6 #(
    .INIT ( 64'h0020002000000020 ))
  \xd<0>LogicTrst13  (
    .I0(\s5/rommod/csv_inv ),
    .I1(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 ),
    .I2(\xd<0>LogicTrst12_5804 ),
    .I3(\s4/i8237/reset_clk_DFF_1945_634 ),
    .I4(\s5/b0_b1_OR_951_o_77 ),
    .I5(\s2/aen_brd_38 ),
    .O(\xd<0>LogicTrst1 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \s0/vgamod/_n0400_inv1  (
    .I0(\s0/vgamod/h_count [7]),
    .I1(\s0/vgamod/h_count [9]),
    .I2(N12),
    .I3(\s0/vgamod/blink_count [2]),
    .I4(\s0/vgamod/blink_count [1]),
    .I5(\s0/vgamod/blink_count [0]),
    .O(\s0/vgamod/_n0400_inv1_698 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s0/vgamod/_n0400_inv21_SW0  (
    .I0(\s0/vgamod/v_count [4]),
    .I1(\s0/vgamod/v_count [2]),
    .O(N28)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s0/vgamod/_n0400_inv21  (
    .I0(\s0/vgamod/v_count [3]),
    .I1(\s0/vgamod/v_count [0]),
    .I2(\s0/vgamod/v_count [5]),
    .I3(\s0/vgamod/v_count [1]),
    .I4(\s0/vgamod/v_count [9]),
    .I5(N28),
    .O(\s0/vgamod/_n0400_inv21_702 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s4/i8237/reset_mast_clr_AND_707_o  (
    .I0(\s3/ls0/g1_g2_AND_691_o ),
    .I1(xior_n),
    .I2(xa[1]),
    .I3(xa[3]),
    .I4(xa[2]),
    .I5(N30),
    .O(\s4/i8237/reset_mast_clr_AND_707_o_633 )
  );
  LUT5 #(
    .INIT ( 32'h0404FF04 ))
  \s1/adp<0>LogicTrst3  (
    .I0(xior_n),
    .I1(\s1/i8259/dout_0_105 ),
    .I2(xa[0]),
    .I3(d[0]),
    .I4(\s1/u8/ba_inv_258 ),
    .O(\s1/adp<0>LogicTrst4_5808 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/adp<0>LogicTrst4  (
    .I0(\s1/adp<0>LogicTrst3_701 ),
    .I1(\s1/i8088/msb_o/q [0]),
    .I2(\s1/adp<0>LogicTrst1 ),
    .I3(\s1/adp<0>LogicTrst4_5808 ),
    .I4(\s1/adp<0>LogicTrst2_5807 ),
    .O(\s1/adp [0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/adp<1>LogicTrst1  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/lsb_o/q [1]),
    .O(\s1/adp<1>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'h0000FACC00000ACC ))
  \s1/adp<1>LogicTrst2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I1(\s1/adp<1>LogicTrst ),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(s0_n),
    .I4(\s1/i8088/write_bus_ale_AND_602_o_inv ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(\s1/adp<1>LogicTrst1_5810 )
  );
  LUT5 #(
    .INIT ( 32'h0404FF04 ))
  \s1/adp<1>LogicTrst3  (
    .I0(xior_n),
    .I1(\s1/i8259/dout_1_106 ),
    .I2(xa[0]),
    .I3(d[1]),
    .I4(\s1/u8/ba_inv_258 ),
    .O(\s1/adp<1>LogicTrst2_5811 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/adp<1>LogicTrst4  (
    .I0(\s1/adp<0>LogicTrst3_701 ),
    .I1(\s1/i8088/msb_o/q [1]),
    .I2(\s1/adp<0>LogicTrst1 ),
    .I3(\s1/adp<1>LogicTrst2_5811 ),
    .I4(\s1/adp<1>LogicTrst1_5810 ),
    .O(\s1/adp [1])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/adp<2>LogicTrst1  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/lsb_o/q [2]),
    .O(\s1/adp<2>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'h0000FACC00000ACC ))
  \s1/adp<2>LogicTrst2  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I1(\s1/adp<2>LogicTrst ),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(s0_n),
    .I4(\s1/i8088/write_bus_ale_AND_602_o_inv ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(\s1/adp<2>LogicTrst1_5813 )
  );
  LUT5 #(
    .INIT ( 32'h0404FF04 ))
  \s1/adp<2>LogicTrst3  (
    .I0(xior_n),
    .I1(\s1/i8259/dout_1_106 ),
    .I2(xa[0]),
    .I3(d[2]),
    .I4(\s1/u8/ba_inv_258 ),
    .O(\s1/adp<2>LogicTrst2_5814 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/adp<2>LogicTrst4  (
    .I0(\s1/adp<0>LogicTrst3_701 ),
    .I1(\s1/i8088/msb_o/q [2]),
    .I2(\s1/adp<0>LogicTrst1 ),
    .I3(\s1/adp<2>LogicTrst2_5814 ),
    .I4(\s1/adp<2>LogicTrst1_5813 ),
    .O(\s1/adp [2])
  );
  LUT5 #(
    .INIT ( 32'h0404FF04 ))
  \s1/adp<3>LogicTrst1  (
    .I0(xior_n),
    .I1(\s1/i8259/dout_3_110 ),
    .I2(xa[0]),
    .I3(d[3]),
    .I4(\s1/u8/ba_inv_258 ),
    .O(\s1/adp<3>LogicTrst )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \s1/adp<3>LogicTrst2  (
    .I0(\s1/adp<0>LogicTrst1 ),
    .I1(\s1/adp<0>LogicTrst3_701 ),
    .I2(\s1/i8088/msb_o/q [3]),
    .I3(\s1/adp<3>LogicTrst ),
    .O(\s1/adp<3>LogicTrst1_5816 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s1/adp<3>LogicTrst3  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(s0_n),
    .I3(\s1/i8088/lsb_o/q [3]),
    .O(\s1/adp<3>LogicTrst2_5817 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5540 ))
  \s1/adp<3>LogicTrst4  (
    .I0(\s1/i8088/write_bus_ale_AND_602_o_inv ),
    .I1(\s1/i8088/calculated_addr [3]),
    .I2(s0_n),
    .I3(\s1/adp<3>LogicTrst2_5817 ),
    .I4(\s1/adp<3>LogicTrst1_5816 ),
    .O(\s1/adp [3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s5/b0_b1_OR_951_o_SW0  (
    .I0(\s1/i8288/state_FSM_FFd2_224 ),
    .I1(\s1/i8288/aiowc_233 ),
    .O(N32)
  );
  LUT6 #(
    .INIT ( 64'h4444444444444F44 ))
  \s5/b0_b1_OR_951_o  (
    .I0(rom_addr_sel_n),
    .I1(\s5/b0_b1_OR_951_o2 ),
    .I2(a[9]),
    .I3(dma_aen_n),
    .I4(\s2/aen_brd_38 ),
    .I5(N32),
    .O(\s5/b0_b1_OR_951_o_77 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \s6/mdpLogicTrst_SW0  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/i8288/state_FSM_FFd2_224 ),
    .O(N34)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEEFFFFAA2A ))
  \s6/mdpLogicTrst  (
    .I0(\s6/md<0>LogicTrst2_5826 ),
    .I1(dma_aen_n),
    .I2(\s1/i8288/mrdc_231 ),
    .I3(N34),
    .I4(\s6/mdpl11_695 ),
    .I5(\s6/mdpLogicTrst4 ),
    .O(\s6/mdp )
  );
  LUT5 #(
    .INIT ( 32'hB00B0000 ))
  \s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT21  (
    .I0(\s0/vgamod/vga_bg_colour [0]),
    .I1(\s0/vgamod/vga_bg_colour [2]),
    .I2(\s0/vgamod/vga_shift [7]),
    .I3(\s0/vgamod/cursor_on_512 ),
    .I4(\s0/vgamod/vga_bg_colour [1]),
    .O(\s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h6060600060606060 ))
  \s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT22  (
    .I0(\s0/vgamod/cursor_on_512 ),
    .I1(\s0/vgamod/vga_shift [7]),
    .I2(\s0/vgamod/vga_fg_colour [1]),
    .I3(\s0/vgamod/intense_546 ),
    .I4(\s0/vgamod/vga_fg_colour [0]),
    .I5(\s0/vgamod/vga_fg_colour [2]),
    .O(\s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT21_5821 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT23  (
    .I0(\s0/vgamod/video_on_513 ),
    .I1(\s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT2 ),
    .I2(\s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT21_5821 ),
    .O(\s0/vgamod/GND_308_o_vga_bg_colour[1]_mux_139_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000AAEAAAEA0000 ))
  \s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT11  (
    .I0(\s0/vgamod/intense_546 ),
    .I1(\s0/vgamod/vga_fg_colour [1]),
    .I2(\s0/vgamod/vga_fg_colour [2]),
    .I3(\s0/vgamod/vga_fg_colour [0]),
    .I4(\s0/vgamod/cursor_on_512 ),
    .I5(\s0/vgamod/vga_shift [7]),
    .O(\s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT1 )
  );
  LUT5 #(
    .INIT ( 32'h40000040 ))
  \s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT12  (
    .I0(\s0/vgamod/vga_bg_colour [0]),
    .I1(\s0/vgamod/vga_bg_colour [2]),
    .I2(\s0/vgamod/vga_bg_colour [1]),
    .I3(\s0/vgamod/cursor_on_512 ),
    .I4(\s0/vgamod/vga_shift [7]),
    .O(\s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT11_5823 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT13  (
    .I0(\s0/vgamod/video_on_513 ),
    .I1(\s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT1 ),
    .I2(\s0/vgamod/Mmux_GND_308_o_vga_bg_colour[1]_mux_139_OUT11_5823 ),
    .O(\s0/vgamod/GND_308_o_vga_bg_colour[1]_mux_139_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<0>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [1]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [1]),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [1]),
    .O(\s6/md<0>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \s6/md<0>LogicTrst2  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb0/n0013 [1]),
    .I2(\s6/md<0>LogicTrst ),
    .O(\s6/md<0>LogicTrst1_5825 )
  );
  LUT5 #(
    .INIT ( 32'hFFABFFA8 ))
  \s6/md<0>LogicTrst4  (
    .I0(\s6/md<0>LogicTrst2_5826 ),
    .I1(\s5/b0_b1_OR_951_o2 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/md<0>LogicTrst1_5825 ),
    .I4(d[0]),
    .O(\s6/md [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<1>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [2]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [2]),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [2]),
    .O(\s6/md<1>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \s6/md<1>LogicTrst2  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb0/n0013 [2]),
    .I2(\s6/md<1>LogicTrst ),
    .O(\s6/md<1>LogicTrst1_5828 )
  );
  LUT5 #(
    .INIT ( 32'hFFABFFA8 ))
  \s6/md<1>LogicTrst4  (
    .I0(\s6/md<0>LogicTrst2_5826 ),
    .I1(\s5/b0_b1_OR_951_o2 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/md<1>LogicTrst1_5828 ),
    .I4(d[1]),
    .O(\s6/md [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFECA0ECA0ECA0 ))
  \s6/md<2>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb0/enexp ),
    .I2(\s6/rb2/n0013 [3]),
    .I3(\s6/rb0/n0013 [3]),
    .I4(\s6/rb3/n0013 [3]),
    .I5(\s6/rb3/enexp ),
    .O(\s6/md<2>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'h0001000100010000 ))
  \s6/md<2>LogicTrst2  (
    .I0(\s6/rb3/enexp ),
    .I1(\s6/rb2/enexp ),
    .I2(\s6/rb1/enexp ),
    .I3(\s6/rb0/enexp ),
    .I4(ram_addr_sel_n),
    .I5(\s5/b0_b1_OR_951_o2 ),
    .O(\s6/md<2>LogicTrst1_5830 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF04FF04FF04 ))
  \s6/md<2>LogicTrst3  (
    .I0(ram_addr_sel_n),
    .I1(d[2]),
    .I2(\s5/b0_b1_OR_951_o2 ),
    .I3(\s6/md<2>LogicTrst1_5830 ),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [3]),
    .O(\s6/md<2>LogicTrst2_5831 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s6/md<2>LogicTrst4  (
    .I0(\s6/md<2>LogicTrst ),
    .I1(\s6/md<2>LogicTrst2_5831 ),
    .O(\s6/md [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFECA0ECA0ECA0 ))
  \s6/md<3>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb0/enexp ),
    .I2(\s6/rb2/n0013 [4]),
    .I3(\s6/rb0/n0013 [4]),
    .I4(\s6/rb3/n0013 [4]),
    .I5(\s6/rb3/enexp ),
    .O(\s6/md<3>LogicTrst )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF04FF04FF04 ))
  \s6/md<3>LogicTrst3  (
    .I0(ram_addr_sel_n),
    .I1(d[3]),
    .I2(\s5/b0_b1_OR_951_o2 ),
    .I3(\s6/md<2>LogicTrst1_5830 ),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [4]),
    .O(\s6/md<3>LogicTrst2 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s6/md<3>LogicTrst4  (
    .I0(\s6/md<3>LogicTrst ),
    .I1(\s6/md<3>LogicTrst2 ),
    .O(\s6/md [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<4>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [5]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [5]),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [5]),
    .O(\s6/md<4>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \s6/md<4>LogicTrst2  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb0/n0013 [5]),
    .I2(\s6/md<4>LogicTrst ),
    .O(\s6/md<4>LogicTrst1_5835 )
  );
  LUT5 #(
    .INIT ( 32'hFFABFFA8 ))
  \s6/md<4>LogicTrst4  (
    .I0(\s6/md<0>LogicTrst2_5826 ),
    .I1(\s5/b0_b1_OR_951_o2 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/md<4>LogicTrst1_5835 ),
    .I4(d[4]),
    .O(\s6/md [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<5>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [6]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [6]),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [6]),
    .O(\s6/md<5>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \s6/md<5>LogicTrst2  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb0/n0013 [6]),
    .I2(\s6/md<5>LogicTrst ),
    .O(\s6/md<5>LogicTrst1_5837 )
  );
  LUT5 #(
    .INIT ( 32'hFFABFFA8 ))
  \s6/md<5>LogicTrst4  (
    .I0(\s6/md<0>LogicTrst2_5826 ),
    .I1(\s5/b0_b1_OR_951_o2 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/md<5>LogicTrst1_5837 ),
    .I4(d[5]),
    .O(\s6/md [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<6>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [7]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [7]),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [7]),
    .O(\s6/md<6>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \s6/md<6>LogicTrst2  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb0/n0013 [7]),
    .I2(\s6/md<6>LogicTrst ),
    .O(\s6/md<6>LogicTrst1_5839 )
  );
  LUT5 #(
    .INIT ( 32'hFFABFFA8 ))
  \s6/md<6>LogicTrst4  (
    .I0(\s6/md<0>LogicTrst2_5826 ),
    .I1(\s5/b0_b1_OR_951_o2 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/md<6>LogicTrst1_5839 ),
    .I4(d[6]),
    .O(\s6/md [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s6/md<7>LogicTrst1  (
    .I0(\s6/rb2/enexp ),
    .I1(\s6/rb2/n0013 [8]),
    .I2(\s6/rb3/enexp ),
    .I3(\s6/rb3/n0013 [8]),
    .I4(\s6/rb1/enexp ),
    .I5(\s6/rb1/n0013 [8]),
    .O(\s6/md<7>LogicTrst )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \s6/md<7>LogicTrst2  (
    .I0(\s6/rb0/enexp ),
    .I1(\s6/rb0/n0013 [8]),
    .I2(\s6/md<7>LogicTrst ),
    .O(\s6/md<7>LogicTrst1_5841 )
  );
  LUT5 #(
    .INIT ( 32'hFFABFFA8 ))
  \s6/md<7>LogicTrst4  (
    .I0(\s6/md<0>LogicTrst2_5826 ),
    .I1(\s5/b0_b1_OR_951_o2 ),
    .I2(ram_addr_sel_n),
    .I3(\s6/md<7>LogicTrst1_5841 ),
    .I4(d[7]),
    .O(\s6/md [7])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/hlt_in3  (
    .I0(\s1/i8088/tcore/hlt_in2_5842 ),
    .I1(\s1/i8088/tcore/hlt_op_old_759 ),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/hlt_in )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/block_or_hlt_SW0  (
    .I0(\s1/i8088/tcore/hlt_758 ),
    .I1(\s1/i8088/tcore/hlt_in ),
    .O(N36)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDFFFDFAA ))
  \s1/i8088/tcore/block_or_hlt  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .I4(\s1/i8088/start ),
    .I5(N36),
    .O(\s1/i8088/tcore/block_or_hlt_757 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \s1/i8088/tcore/opcode[7]_PWR_8_o_equal_5_o_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(GPIO_SW_C_IBUF_3),
    .O(N38)
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFFFFFFFFFF ))
  \s1/i8088/tcore/opcode[7]_PWR_8_o_equal_5_o  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(N38),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/opcode[7]_PWR_8_o_equal_5_o_0 )
  );
  LUT4 #(
    .INIT ( 16'hAA02 ))
  \s1/i8088/tcore/Mmux_ir1_SW0  (
    .I0(\s1/i8088/tcore/modrm [2]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/modrm [6]),
    .I3(\s1/i8088/tcore/modrm [0]),
    .O(N40)
  );
  LUT6 #(
    .INIT ( 64'h8880888808000808 ))
  \s1/i8088/tcore/Mmux_ir1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[36] ),
    .I2(\s1/i8088/tcore/fetch/sop_l [2]),
    .I3(N40),
    .I4(\s1/i8088/tcore/modrm [1]),
    .I5(\s1/i8088/tcore/fetch/sop_l [0]),
    .O(\s1/i8088/tcore/ir[0] )
  );
  LUT6 #(
    .INIT ( 64'hAAAA2AAAFFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir13  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I1(N42),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .I4(\s1/i8088/tcore/rom_ir[24] ),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/ir[20] )
  );
  LUT5 #(
    .INIT ( 32'h0002AAAA ))
  \s1/i8088/tcore/Mmux_ir321  (
    .I0(\s1/i8088/tcore/modrm [2]),
    .I1(\s1/i8088/tcore/modrm [6]),
    .I2(\s1/i8088/tcore/modrm [7]),
    .I3(\s1/i8088/tcore/modrm [0]),
    .I4(\s1/i8088/tcore/modrm [1]),
    .O(\s1/i8088/tcore/Mmux_ir32 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDF55555DDF5 ))
  \s1/i8088/tcore/Mmux_ir323  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/dst [3]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[5] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[37] ),
    .I5(\s1/i8088/tcore/Mmux_ir321_5848 ),
    .O(\s1/i8088/tcore/ir[5] )
  );
  LUT6 #(
    .INIT ( 64'hA088A088A0AAA000 ))
  \s1/i8088/tcore/Mmux_ir33  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(N48),
    .I2(\s1/i8088/tcore/src [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[6] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/ir[6] )
  );
  LUT6 #(
    .INIT ( 64'hA088A088A0AAA000 ))
  \s1/i8088/tcore/Mmux_ir36  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(N50),
    .I2(\s1/i8088/tcore/src [3]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[9] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/ir[9] )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable_SW0  (
    .I0(GPIO_SW_C_IBUF_3),
    .I1(\s1/i8088/tcore/block_or_hlt_757 ),
    .O(N52)
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A2A2A2AFF2A ))
  \s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable  (
    .I0(\s1/i8088/tcore/fetch/_n0231_inv11 ),
    .I1(\s1/i8088/tcore/fetch/lock_pr<7>1 ),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1_918 ),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I5(N52),
    .O(\s1/i8088/tcore/fetch/Reset_OR_DriverANDClockEnable_955 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \s1/i8088/tcore/fetch/next_or_not/next_in_opco_SW0  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .O(N54)
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \s1/i8088/tcore/fetch/next_or_not/next_in_opco  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/cx_zero ),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(N54),
    .O(\s1/i8088/tcore/fetch/next_in_opco )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state31  (
    .I0(\s1/i8088/tcore/block_or_hlt_757 ),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state3 )
  );
  LUT6 #(
    .INIT ( 64'h880888088A0A8808 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state32  (
    .I0(\s1/i8088/tcore/fetch/nstate/Mmux_next_state3 ),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/need_imm ),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/nstate/Mmux__n004331 ),
    .I5(\s1/i8088/tcore/need_off ),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state31_5854 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state33  (
    .I0(\s1/i8088/tcore/decode/iflssd_1092 ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I2(\s1/i8088/tcore/decode/ifld_1093 ),
    .I3(\s1/i8259/inta1_103 ),
    .I4(\s1/i8088/tcore/decode/tfld_1094 ),
    .I5(\s1/i8088/tcore/exec/regfile/flags [5]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state32_5855 )
  );
  LUT6 #(
    .INIT ( 64'hF8FDF8FDFFFFF8FD ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state34  (
    .I0(\s1/i8088/tcore/fetch/nstate/into ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I2(\s1/i8088/tcore/block_or_hlt_757 ),
    .I3(\s1/i8088/tcore/end_seq ),
    .I4(\s1/i8088/tcore/fetch/nstate/Mmux_next_state32_5855 ),
    .I5(\s1/i8088/tcore/wr_ss ),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state33_5856 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAA08 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state38  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/nstate/Mmux_next_state36 ),
    .I2(\s1/i8088/tcore/cx_zero ),
    .I3(\s1/i8088/tcore/div_exc ),
    .I4(\s1/i8088/tcore/fetch/nstate/Mmux_next_state33_5856 ),
    .I5(\s1/i8088/tcore/fetch/nstate/Mmux_next_state31_5854 ),
    .O(\s1/i8088/tcore/fetch/next_state [2])
  );
  LUT5 #(
    .INIT ( 32'hEEEE1511 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<2>_SW0  (
    .I0(\s1/i8088/tcore/fetch/next_state [0]),
    .I1(\s1/i8088/tcore/fetch/next_state [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/lsb_i/q [2]),
    .I4(\s1/i8088/tcore/fetch/next_state [2]),
    .O(N56)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<2>  (
    .I0(\s1/i8088/tcore/modrm [2]),
    .I1(\s1/i8088/tcore/fetch/_n0273 ),
    .I2(N56),
    .I3(\s1/i8088/tcore/fetch/modrm_l [2]),
    .I4(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>1 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<2>_967 )
  );
  LUT5 #(
    .INIT ( 32'hEEEE1511 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>_SW0  (
    .I0(\s1/i8088/tcore/fetch/next_state [0]),
    .I1(\s1/i8088/tcore/fetch/next_state [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/lsb_i/q [1]),
    .I4(\s1/i8088/tcore/fetch/next_state [2]),
    .O(N58)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>  (
    .I0(\s1/i8088/tcore/modrm [1]),
    .I1(\s1/i8088/tcore/fetch/_n0273 ),
    .I2(N58),
    .I3(\s1/i8088/tcore/fetch/modrm_l [1]),
    .I4(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>1 ),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>_966 )
  );
  LUT6 #(
    .INIT ( 64'h00100010AABA0010 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state13  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/next_in_opco ),
    .I2(\s1/i8088/tcore/fetch/nstate/Mmux_next_state11_5861 ),
    .I3(\s1/i8088/tcore/fetch/prefix ),
    .I4(\s1/i8088/tcore/need_imm ),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state12_5862 )
  );
  LUT5 #(
    .INIT ( 32'hDDDC5510 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state14  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/block_or_hlt_757 ),
    .I2(\s1/i8088/tcore/fetch/nstate/Mmux_next_state12_5862 ),
    .I3(\s1/i8088/tcore/fetch/nstate/Mmux_next_state1 ),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/next_state [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAEEEAAEA ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o1  (
    .I0(\s1/i8088/tcore/modrm [7]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_33_o ),
    .O(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFDC ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o3  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_142_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_158_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_189_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_179_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .O(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o2_5865 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEFC ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o4  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_209_o ),
    .I3(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o2_5865 ),
    .I4(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o1_5864 ),
    .O(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o3_5866 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o5  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o ),
    .I4(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o3_5866 ),
    .O(\s1/i8088/tcore/imm_f [1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \s1/i8088/tcore/decode/n0099<1>1  (
    .I0(\s1/i8088/tcore/decode/ext_int_820 ),
    .I1(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(\s1/i8088/tcore/decode/n0099<1>1_5867 )
  );
  LUT6 #(
    .INIT ( 64'hF3F3F2F033332200 ))
  \s1/i8088/tcore/decode/n0099<1>3  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/regm[2]_GND_13_o_wide_mux_118_OUT<8> ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_198_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_162_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_223_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>3_5869 )
  );
  LUT6 #(
    .INIT ( 64'h3333333333331110 ))
  \s1/i8088/tcore/decode/n0099<1>5  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I2(\s1/i8088/tcore/decode/n0099<1>4_5870 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>4 ),
    .I4(\s1/i8088/tcore/decode/n0099<1>2_5868 ),
    .I5(\s1/i8088/tcore/decode/n0099<1>3_5869 ),
    .O(\s1/i8088/tcore/decode/n0099<1>5_5871 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFEFFFAFAFA ))
  \s1/i8088/tcore/decode/n0099<1>9  (
    .I0(\s1/i8088/tcore/decode/ext_int_820 ),
    .I1(\s1/i8088/tcore/decode/n0099<1>8_5874 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_149_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_189_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_224_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>9_5875 )
  );
  LUT6 #(
    .INIT ( 64'hFCCCF444FCCCF000 ))
  \s1/i8088/tcore/decode/n0099<1>12  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n06304 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_189_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_181_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>12_5877 )
  );
  LUT4 #(
    .INIT ( 16'h0111 ))
  \s1/i8088/tcore/decode/n0099<3>1  (
    .I0(\s1/i8088/tcore/decode/dive_1091 ),
    .I1(\s1/i8088/tcore/decode/tfle_1090 ),
    .I2(\s1/i8088/tcore/decode/ext_int_820 ),
    .I3(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(\s1/i8088/tcore/decode/n0099<3>1_5878 )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  \s1/i8088/tcore/decode/n0099<3>3  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .O(\s1/i8088/tcore/decode/n0099<3>3_5880 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFECA0 ))
  \s1/i8088/tcore/decode/n0099<3>4  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/GND_13_o_GND_13_o_mux_109_OUT [7]),
    .I1(\s1/i8088/tcore/decode/n0099<3>3_5880 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_224_o ),
    .I4(\s1/i8088/tcore/decode/n0099<3>2_5879 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>6 ),
    .O(\s1/i8088/tcore/decode/n0099<3>4_5881 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFCFFFAFFF0 ))
  \s1/i8088/tcore/decode/n0099<3>6  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/decode/n0099<3>5_5882 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_174_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_189_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_180_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/n0099<3>6_5883 )
  );
  LUT3 #(
    .INIT ( 8'h15 ))
  \s1/i8088/tcore/decode/n0099<4>1  (
    .I0(\s1/i8088/tcore/decode/dive_1091 ),
    .I1(\s1/i8088/tcore/fetch/pref_l [1]),
    .I2(\s1/i8088/tcore/decode/ext_int_820 ),
    .O(\s1/i8088/tcore/decode/n0099<4>1_5887 )
  );
  LUT6 #(
    .INIT ( 64'hFEFEFEFCFAFAFAF0 ))
  \s1/i8088/tcore/decode/n0099<4>4  (
    .I0(\s1/i8088/tcore/decode/n0099<4>3_5889 ),
    .I1(\s1/i8088/tcore/decode/n0099<4>2_5888 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_178_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_177_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/n0099<4>4_5890 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAEAA ))
  \s1/i8088/tcore/decode/n0099<4>5  (
    .I0(\s1/i8088/tcore/decode/ext_int_820 ),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_149_o1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_142_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_155_o ),
    .O(\s1/i8088/tcore/decode/n0099<4>5_5891 )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  \s1/i8088/tcore/decode/n0099<4>9  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/decode/n0099<4>9_5895 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFDFCFFFFF5F0 ))
  \s1/i8088/tcore/decode/n0099<4>10  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I1(\s1/i8088/tcore/decode/n0099<4>9_5895 ),
    .I2(\s1/i8088/tcore/decode/n0099<4>8_5894 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_198_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_209_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_224_o ),
    .O(\s1/i8088/tcore/decode/n0099<4>10_5896 )
  );
  LUT3 #(
    .INIT ( 8'hC8 ))
  \s1/i8088/tcore/decode/n0099<0>1  (
    .I0(\s1/i8088/tcore/decode/dive_1091 ),
    .I1(\s1/i8088/tcore/decode/ext_int_820 ),
    .I2(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(\s1/i8088/tcore/decode/n0099<0>1_5897 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \s1/i8088/tcore/decode/n0099<0>5  (
    .I0(\s1/i8088/tcore/decode/n0099<0>4_5900 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>1 ),
    .I2(\s1/i8088/tcore/decode/n0099<0>3_5899 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_162_o ),
    .I4(\s1/i8088/tcore/decode/n0099<0>2_5898 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o ),
    .O(\s1/i8088/tcore/decode/n0099<0>5_5901 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC8CCCCCCC0 ))
  \s1/i8088/tcore/decode/n0099<0>8  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_141_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_189_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/n0099<0>8_5904 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFAFAFAF8 ))
  \s1/i8088/tcore/decode/n0099<0>9  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/n0099<0>7_5903 ),
    .I2(\s1/i8088/tcore/decode/n0099<0>5_5901 ),
    .I3(\s1/i8088/tcore/decode/n0099<0>8_5904 ),
    .I4(\s1/i8088/tcore/decode/n0099<0>6_5902 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_1120 ),
    .O(\s1/i8088/tcore/decode/n0099<0>9_5905 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFEAC0 ))
  \s1/i8088/tcore/decode/n0099<2>3  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[2] ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>2 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_217_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_177_o ),
    .I4(\s1/i8088/tcore/decode/n0099<2>2_5911 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 ),
    .O(\s1/i8088/tcore/decode/n0099<2>3_5912 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \s1/i8088/tcore/decode/n0099<2>6  (
    .I0(\s1/i8088/tcore/decode/n0099<2>5_5914 ),
    .I1(\s1/i8088/tcore/decode/n0099<2>4_5913 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_198_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_224_o ),
    .O(\s1/i8088/tcore/decode/n0099<2>6_5915 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F020F0F0F000 ))
  \s1/i8088/tcore/decode/n0099<2>13  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_140_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/n0099<2>13_5919 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEFA ))
  \s1/i8088/tcore/decode/Mmux_n009963  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_152_o ),
    .I1(\s1/i8088/tcore/decode/Mmux_n009961 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_144_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_178_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n009962_5922 )
  );
  LUT6 #(
    .INIT ( 64'hFEFEFEFFFFFFFFFF ))
  \s1/i8088/tcore/decode/Mcount_div_cnt_val  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I1(N67),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[28] ),
    .I5(\s1/i8088/tcore/rom_ir[24] ),
    .O(\s1/i8088/tcore/decode/Mcount_div_cnt_val_1072 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s1/i8088/tcore/decode/Mmux_n009971  (
    .I0(\s1/i8088/tcore/decode/dive_1091 ),
    .I1(\s1/i8088/tcore/decode/ext_int_820 ),
    .I2(\s1/i8088/tcore/decode/tfle_1090 ),
    .O(\s1/i8088/tcore/decode/Mmux_n00997 )
  );
  LUT6 #(
    .INIT ( 64'hAFAF0F0FAEAA0C00 ))
  \s1/i8088/tcore/decode/Mmux_n009972  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_158_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_181_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_160_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n009971_5928 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/decode/Mmux_n009975  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_149_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>6 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_182_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_1114 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009974 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/decode/Mmux_n009981  (
    .I0(\s1/i8088/tcore/decode/tfle_1090 ),
    .I1(\s1/i8088/tcore/decode/dive_1091 ),
    .I2(\s1/i8088/tcore/decode/ext_int_820 ),
    .O(\s1/i8088/tcore/decode/Mmux_n00998 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/decode/Mmux_n009984  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_169_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_209_o ),
    .I2(\s1/i8088/tcore/decode/Mmux_n009982_5935 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_179_o ),
    .I4(\s1/i8088/tcore/decode/Mmux_n009981_5934 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009983_5936 )
  );
  LUT6 #(
    .INIT ( 64'h1002000000000000 ))
  \s1/i8088/tcore/decode/Mmux_n009992  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009991_5938 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF4FF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>86  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0121 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_223_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>83_5948 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0215 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_5950 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>82_5947 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF000200020002 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm3  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .I3(\s1/i8088/tcore/modrm [5]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_163_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm1 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm5  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_209_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_204_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_156_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_189_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm6_5955 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm6  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/need_imm2_1117 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/need_imm6_5955 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/need_imm5_5954 ),
    .O(\s1/i8088/tcore/need_imm )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEC ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm2  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>1 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_142_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_163_o<7>1 ),
    .I3(N71),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm2_1117 )
  );
  LUT6 #(
    .INIT ( 64'hF4F0F0F044100000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_167_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22_5958 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFC ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>23  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_141_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_187_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21_5957 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22_5958 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>2 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>1_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_141_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_140_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_164_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_160_o ),
    .O(N75)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55550004 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/dm ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_162_o ),
    .I5(N75),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_1145 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_141_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_140_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_162_o ),
    .I3(N77),
    .I4(\s1/i8088/tcore/decode/opcode_deco/need_off11 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src<0>1_1146 )
  );
  LUT6 #(
    .INIT ( 64'hEEAACE0AECA0CC00 ))
  \s1/i8088/tcore/decode/opcode_deco/src<2>1  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/src<0>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/src<0>1_1146 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA2AA80 ))
  \s1/i8088/tcore/decode/opcode_deco/src<2>2  (
    .I0(\s1/i8088/tcore/modrm [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/src<0>1_1146 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0838_1155 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/src [2]),
    .O(\s1/i8088/tcore/src [2])
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>1  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_144_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0808 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst [4])
  );
  LUT5 #(
    .INIT ( 32'hAAA88A88 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>2  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_156_o ),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_1145 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<4>1_5966 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEEFFFFEEEC ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>5  (
    .I0(\s1/i8088/tcore/modrm [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/dst [4]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/_n0813 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/dst<4>3_5968 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<4>1_5966 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<4>2_5967 ),
    .O(\s1/i8088/tcore/dst [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8FFFFA2A0 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<2>2  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_156_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_1145 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<2>1_5970 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA2AA80 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<2>3  (
    .I0(\s1/i8088/tcore/modrm [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0813 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_1145 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<2>1_5970 ),
    .O(\s1/i8088/tcore/dst [2])
  );
  LUT5 #(
    .INIT ( 32'hFFE3FFF3 ))
  \s1/i8088/tcore/decode/opcode_deco/out_SW2  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .O(N87)
  );
  LUT6 #(
    .INIT ( 64'hFFFAEFEA7F7A6F6A ))
  \s1/i8088/tcore/decode/opcode_deco/out  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(N85),
    .I4(N86),
    .I5(N87),
    .O(\s1/i8088/tcore/decode/opcode_deco/n0215 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>2  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_144_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n0808 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst [3])
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAA0 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>3  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_156_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_1145 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<3>2_5975 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF88A8 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<3>4  (
    .I0(\s1/i8088/tcore/modrm [1]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/_n0813 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_1145 ),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/dst [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<3>2_5975 ),
    .O(\s1/i8088/tcore/dst [1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_off1  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_211_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_169_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_176_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA8F8A8 ))
  \s1/i8088/tcore/decode/opcode_deco/need_off3  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/sm ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_164_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_161_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/dm ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_162_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_off1_5977 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off2_5978 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_off4  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/need_off11 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_224_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_189_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_223_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_off2_5978 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off3_5979 )
  );
  LUT6 #(
    .INIT ( 64'hFEAAFEFEFEFEFEAA ))
  \s1/i8088/tcore/decode/opcode_deco/need_off5  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/need_off ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<7>1 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/need_off3_5979 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/base[3]_index[3]_AND_33_o ),
    .I4(\s1/i8088/tcore/modrm [6]),
    .I5(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/need_off )
  );
  LUT4 #(
    .INIT ( 16'hEAC0 ))
  \s1/i8088/tcore/decode/opcode_deco/src<1>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/src<0>2 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_143_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src [1])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/decode/opcode_deco/src<1>2  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/_n0838_1155 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/src<1>1_5981 )
  );
  LUT6 #(
    .INIT ( 64'hFFAEFFAAFFACFF00 ))
  \s1/i8088/tcore/decode/opcode_deco/src<1>3  (
    .I0(\s1/i8088/tcore/modrm [1]),
    .I1(\s1/i8088/tcore/modrm [4]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/src [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/src<0>1_1146 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/src<1>1_5981 ),
    .O(\s1/i8088/tcore/src [1])
  );
  LUT6 #(
    .INIT ( 64'h22222228222A2225 ))
  \s1/i8088/tcore/exec/wr_reg1  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/cx[15]_reduce_or_1_o ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I2(\s1/i8088/tcore/ir[8] ),
    .I3(\s1/i8088/tcore/ir[9] ),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/wr_reg1_5982 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/wr_reg2  (
    .I0(\s1/i8088/tcore/ir[10] ),
    .I1(\s1/i8088/tcore/exec/jmp_cond/cond[3]_zf_Mux_6_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg1_5982 ),
    .O(\s1/i8088/tcore/exec/wr_reg2_5983 )
  );
  LUT6 #(
    .INIT ( 64'h1000000054444444 ))
  \s1/i8088/tcore/exec/wr_reg3  (
    .I0(\s1/i8088/tcore/block_or_hlt_757 ),
    .I1(\s1/i8088/tcore/ir[20] ),
    .I2(\s1/i8088/tcore/exec/wr_reg2_5983 ),
    .I3(\s1/i8088/tcore/rom_ir[21] ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(\s1/i8088/tcore/exec/dive ),
    .O(\s1/i8088/tcore/exec/wr_reg )
  );
  LUT5 #(
    .INIT ( 32'hFFC0FA00 ))
  \s1/i8088/tcore/exec/Mmux_bus_b17  (
    .I0(\s1/i8088/tcore/fetch/imm_l [0]),
    .I1(\s1/i8088/tcore/fetch/off_l [0]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b1 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/Mmux_bus_b19  (
    .I0(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b11 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<0> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b12 )
  );
  LUT5 #(
    .INIT ( 32'hAA7FBB7F ))
  \s1/i8088/tcore/exec/Mmux_bus_b2_SW0  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/fetch/off_l [10]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/fetch/imm_l [10]),
    .O(N91)
  );
  LUT6 #(
    .INIT ( 64'h45404540EFEA4540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b2  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<10> ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(N91),
    .O(\s1/i8088/tcore/exec/bus_b [10])
  );
  LUT5 #(
    .INIT ( 32'hAA7FBB7F ))
  \s1/i8088/tcore/exec/Mmux_bus_b3_SW0  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/fetch/off_l [11]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/fetch/imm_l [11]),
    .O(N93)
  );
  LUT6 #(
    .INIT ( 64'h45404540EFEA4540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b3  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<11> ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(N93),
    .O(\s1/i8088/tcore/exec/bus_b [11])
  );
  LUT5 #(
    .INIT ( 32'hAA7FBB7F ))
  \s1/i8088/tcore/exec/Mmux_bus_b4_SW0  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/fetch/off_l [12]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/fetch/imm_l [12]),
    .O(N95)
  );
  LUT6 #(
    .INIT ( 64'h45404540EFEA4540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b4  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<12> ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(N95),
    .O(\s1/i8088/tcore/exec/bus_b [12])
  );
  LUT5 #(
    .INIT ( 32'hAA7FBB7F ))
  \s1/i8088/tcore/exec/Mmux_bus_b5_SW0  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/fetch/off_l [13]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/fetch/imm_l [13]),
    .O(N97)
  );
  LUT6 #(
    .INIT ( 64'h45404540EFEA4540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b5  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<13> ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(N97),
    .O(\s1/i8088/tcore/exec/bus_b [13])
  );
  LUT5 #(
    .INIT ( 32'hAA7FBB7F ))
  \s1/i8088/tcore/exec/Mmux_bus_b6_SW0  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/fetch/off_l [14]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/fetch/imm_l [14]),
    .O(N99)
  );
  LUT6 #(
    .INIT ( 64'h45404540EFEA4540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b6  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<14> ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(N99),
    .O(\s1/i8088/tcore/exec/bus_b [14])
  );
  LUT5 #(
    .INIT ( 32'hAA7FBB7F ))
  \s1/i8088/tcore/exec/Mmux_bus_b7_SW0  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/fetch/off_l [15]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/fetch/imm_l [15]),
    .O(N101)
  );
  LUT6 #(
    .INIT ( 64'h45404540EFEA4540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b7  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<15> ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(N101),
    .O(\s1/i8088/tcore/exec/bus_b [15])
  );
  LUT5 #(
    .INIT ( 32'h0FC0FAF0 ))
  \s1/i8088/tcore/exec/Mmux_bus_b81  (
    .I0(\s1/i8088/tcore/fetch/imm_l [1]),
    .I1(\s1/i8088/tcore/fetch/off_l [1]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b8 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/Mmux_bus_b83  (
    .I0(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b81_5994 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<1> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b82 )
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b92  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b9 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<2> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<2> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b91 )
  );
  LUT6 #(
    .INIT ( 64'h00CFFA0000000000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b94  (
    .I0(\s1/i8088/tcore/fetch/imm_l [2]),
    .I1(\s1/i8088/tcore/fetch/off_l [2]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b102 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b95  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(\s1/i8088/tcore/exec/bus_b [2])
  );
  LUT6 #(
    .INIT ( 64'h00C0FA0000000000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b104  (
    .I0(\s1/i8088/tcore/fetch/imm_l [3]),
    .I1(\s1/i8088/tcore/fetch/off_l [3]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b102 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b103 )
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b112  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b111 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<4> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<4> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 )
  );
  LUT6 #(
    .INIT ( 64'h00C0FA0000000000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b114  (
    .I0(\s1/i8088/tcore/fetch/imm_l [4]),
    .I1(\s1/i8088/tcore/fetch/off_l [4]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b102 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b115  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .O(\s1/i8088/tcore/exec/bus_b [4])
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b122  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b121 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<5> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<5> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 )
  );
  LUT6 #(
    .INIT ( 64'h00C0FA0000000000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b124  (
    .I0(\s1/i8088/tcore/fetch/imm_l [5]),
    .I1(\s1/i8088/tcore/fetch/off_l [5]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b102 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b125  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .O(\s1/i8088/tcore/exec/bus_b [5])
  );
  LUT6 #(
    .INIT ( 64'h5515501045054000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b132  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/ir[8] ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b13 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<6> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<6> ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b131 )
  );
  LUT6 #(
    .INIT ( 64'h00C0FA0000000000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b134  (
    .I0(\s1/i8088/tcore/fetch/imm_l [6]),
    .I1(\s1/i8088/tcore/fetch/off_l [6]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b102 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b133 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b135  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .O(\s1/i8088/tcore/exec/bus_b [6])
  );
  LUT5 #(
    .INIT ( 32'hFF3F05FF ))
  \s1/i8088/tcore/exec/Mmux_bus_b14_SW0  (
    .I0(\s1/i8088/tcore/fetch/imm_l [7]),
    .I1(\s1/i8088/tcore/fetch/off_l [7]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N103)
  );
  LUT5 #(
    .INIT ( 32'hAA7FBB7F ))
  \s1/i8088/tcore/exec/Mmux_bus_b15_SW0  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/fetch/off_l [8]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/fetch/imm_l [8]),
    .O(N105)
  );
  LUT6 #(
    .INIT ( 64'h45404540EFEA4540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b15  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<8> ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(N105),
    .O(\s1/i8088/tcore/exec/bus_b [8])
  );
  LUT5 #(
    .INIT ( 32'hAA7FBB7F ))
  \s1/i8088/tcore/exec/Mmux_bus_b16_SW0  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I2(\s1/i8088/tcore/fetch/off_l [9]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I4(\s1/i8088/tcore/fetch/imm_l [9]),
    .O(N107)
  );
  LUT6 #(
    .INIT ( 64'h45404540EFEA4540 ))
  \s1/i8088/tcore/exec/Mmux_bus_b16  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<9> ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(N107),
    .O(\s1/i8088/tcore/exec/bus_b [9])
  );
  LUT5 #(
    .INIT ( 32'h80000001 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags31  (
    .I0(\s1/i8088/tcore/exec/alu/add [3]),
    .I1(\s1/i8088/tcore/exec/alu/add [2]),
    .I2(\s1/i8088/tcore/exec/alu/add [1]),
    .I3(\s1/i8088/tcore/exec/alu/add [0]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags3 )
  );
  LUT6 #(
    .INIT ( 64'hEC646464A8202020 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags35  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags33_6016 ),
    .I3(\s1/i8088/tcore/exec/alu/oth [4]),
    .I4(\s1/i8088/tcore/ir[25] ),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags32 ),
    .O(\s1/i8088/tcore/exec/oflags [2])
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDFD88888808 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags51  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/addr_exec [15]),
    .I2(\s1/i8088/tcore/ir[24] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/ir[25] ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags5 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags52  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1293 ),
    .I1(\s1/i8088/tcore/exec/alu/flags_unchanged_1398 ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags5 ),
    .I4(\s1/i8088/tcore/exec/alu/oth [7]),
    .O(\s1/i8088/tcore/exec/oflags [4])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags42  (
    .I0(\s1/i8088/tcore/addr_exec [3]),
    .I1(\s1/i8088/tcore/exec/alu/flags_unchanged_1398 ),
    .I2(\s1/i8088/tcore/addr_exec [2]),
    .I3(\s1/i8088/tcore/addr_exec [1]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags41 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags43  (
    .I0(\s1/i8088/tcore/exec/alu/Mmux_oflags41 ),
    .I1(\s1/i8088/tcore/addr_exec [4]),
    .I2(\s1/i8088/tcore/addr_exec [0]),
    .I3(\s1/i8088/tcore/addr_exec [5]),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags42_6019 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags45  (
    .I0(\s1/i8088/tcore/addr_exec [13]),
    .I1(\s1/i8088/tcore/addr_exec [12]),
    .I2(\s1/i8088/tcore/addr_exec [14]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags44 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags46  (
    .I0(\s1/i8088/tcore/exec/alu/Mmux_oflags44 ),
    .I1(\s1/i8088/tcore/addr_exec [15]),
    .I2(\s1/i8088/tcore/addr_exec [10]),
    .I3(\s1/i8088/tcore/addr_exec [8]),
    .I4(\s1/i8088/tcore/addr_exec [11]),
    .I5(\s1/i8088/tcore/addr_exec [9]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags45_6021 )
  );
  LUT5 #(
    .INIT ( 32'h287D7D28 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags91  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/rot[14] ),
    .I2(\s1/i8088/tcore/exec/alu/rot[15] ),
    .I3(\s1/i8088/tcore/exec/alu/rot[6] ),
    .I4(\s1/i8088/tcore/exec/alu/rot[7] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags9 )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags92  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags9 ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags91_6023 )
  );
  LUT6 #(
    .INIT ( 64'h8888D88DD88DD88D ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags93  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/alu/Mmux_oflags91_6023 ),
    .I2(\s1/i8088/tcore/exec/alu/cf_rot ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1111 ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags92_6024 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags94  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/oth [11]),
    .I3(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I4(\s1/i8088/tcore/exec/alu/cf_mul ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags93_6025 )
  );
  LUT6 #(
    .INIT ( 64'h00474700B80000B8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags96  (
    .I0(\s1/i8088/tcore/exec/alu/arlog/outadd [15]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/outadd [7]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/addsub/ys ),
    .I5(\s1/i8088/tcore/exec/alu/addsub/xs ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags95 )
  );
  LUT5 #(
    .INIT ( 32'hBFFEFEFE ))
  \s1/i8088/tcore/exec/alu/div_exc1  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/ovf_1476 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [16]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [17]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [15]),
    .O(\s1/i8088/tcore/exec/alu/div_exc )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/div_exc3  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [8]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [9]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [17]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [14]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [13]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [12]),
    .O(\s1/i8088/tcore/exec/alu/div_exc2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF20FFFFFF2008 ))
  \s1/i8088/tcore/exec/alu/div_exc6  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/exc21 ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/cpu_dat_o [15]),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(\s1/i8088/tcore/exec/alu/div_exc ),
    .I5(\s1/i8088/tcore/exec/alu/div_exc4 ),
    .O(\s1/i8088/tcore/exec/alu/div_exc5_6031 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/div_exc7  (
    .I0(\s1/i8088/tcore/exec/bus_b [8]),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [14]),
    .I4(\s1/i8088/tcore/exec/bus_b [13]),
    .I5(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/div_exc6_6032 )
  );
  LUT4 #(
    .INIT ( 16'h5575 ))
  \s1/i8088/tcore/exec/alu/div_exc8  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [11]),
    .I2(\s1/i8088/tcore/exec/alu/div_exc6_6032 ),
    .I3(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/div_exc7_6033 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/div_exc9  (
    .I0(\s1/i8088/tcore/exec/bus_b [6]),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/bus_b [5]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/div_exc8_6034 )
  );
  LUT6 #(
    .INIT ( 64'h00080008FFFF0008 ))
  \s1/i8088/tcore/exec/alu/div_exc10  (
    .I0(\s1/i8088/tcore/exec/alu/div_exc8_6034 ),
    .I1(\s1/i8088/tcore/exec/alu/div_exc7_6033 ),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/alu/div_exc5_6031 ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/div_exc9_6035 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s1/i8088/tcore/exec/alu/div_exc11  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/ir[24] ),
    .I4(\s1/i8088/tcore/exec/alu/div_exc9_6035 ),
    .O(\s1/i8088/tcore/exec/dive )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/exec/alu/flags_unchanged_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .O(N109)
  );
  LUT6 #(
    .INIT ( 64'h0444044404444444 ))
  \s1/i8088/tcore/exec/alu/flags_unchanged  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[24] ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(N109),
    .O(\s1/i8088/tcore/exec/alu/flags_unchanged_1398 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out83  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [1]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [9]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out82 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out84  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out82 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [1]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out83_6039 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out89  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<9> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out88_6041 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88A88888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out814  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out812 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh140 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<2>1 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43831 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4122 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out813_6044 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out816  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out815 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out817  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out816_6046 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out819  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out815 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out816_6046 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out817_6047 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out818_6048 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out820  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2164_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out819_6049 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out821  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2173_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out820_6050 )
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out72  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [8]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out7 ),
    .I5(\s1/i8088/tcore/exec/alu/add [8]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out71_6053 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out73  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [8]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [0]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [8]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out72_6054 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out79  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out78_6056 )
  );
  LUT6 #(
    .INIT ( 64'hAF0FAA08AA08AA08 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out711  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh331 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh1372 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh691 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out710 )
  );
  LUT6 #(
    .INIT ( 64'h080808080808AA08 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out712  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out710 ),
    .I2(\s1/i8088/tcore/exec/bus_b [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43831 ),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out711_6058 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out715  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out714 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out716  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out715_6060 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out718  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out714 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out715_6060 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out716_6061 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out717_6062 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out719  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out718_6063 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out720  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2164_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out719_6064 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out64  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [15]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out63_6068 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out65  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out63_6068 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out64_6069 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out610  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out69_6071 )
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out611  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out68 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out69_6071 ),
    .I3(\s1/i8088/tcore/exec/alu/rot[15] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out610_6072 )
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out613  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [15]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out611_6073 ),
    .I5(\s1/i8088/tcore/exec/alu/add [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out612_6074 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7DDD5AAA28880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out614  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out62 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out64_6069 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out610_6072 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out612_6074 ),
    .O(\s1/i8088/tcore/addr_exec [15])
  );
  LUT6 #(
    .INIT ( 64'hAF2FAE2EAB2BAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out51  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/strf [14]),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [14]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out5 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out52  (
    .I0(\s1/i8088/tcore/exec/bus_b [14]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out51_6076 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80808880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out53  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out51_6076 ),
    .I3(\s1/i8088/tcore/exec/alu/othop/dcmp2 [14]),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out5 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out52_6077 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out54  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [6]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out53_6078 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out55  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out53_6078 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [6]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out54_6079 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out510  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out59_6081 )
  );
  LUT4 #(
    .INIT ( 16'hFE54 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out511  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out58 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out59_6081 ),
    .I3(\s1/i8088/tcore/exec/alu/rot[14] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out510_6082 )
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out513  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [14]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out511_6083 ),
    .I5(\s1/i8088/tcore/exec/alu/add [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out512_6084 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7DDD5AAA28880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out514  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out52_6077 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out54_6079 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out510_6082 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out512_6084 ),
    .O(\s1/i8088/tcore/addr_exec [14])
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out42  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [13]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out4 ),
    .I5(\s1/i8088/tcore/exec/alu/add [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out41_6086 )
  );
  LUT6 #(
    .INIT ( 64'hAF2FAE2EAB2BAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out43  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/strf [13]),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [13]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out42_6087 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out44  (
    .I0(\s1/i8088/tcore/exec/bus_b [13]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out43_6088 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80808880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out45  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out43_6088 ),
    .I3(\s1/i8088/tcore/exec/alu/othop/dcmp2 [13]),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out42_6087 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out44_6089 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out46  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [13]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [5]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out45_6090 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out47  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out45_6090 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [5]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out46_6091 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out412  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out411_6093 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out415  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out414 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8080AA80 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out418  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh140 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43831 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out416 ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4124 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out417_6096 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out420  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2219_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out419 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out422  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2173_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out421 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out424  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2206_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2194_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out423_6100 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out425  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out424_6101 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7DDD5AAA28880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out429  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out44_6089 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out46_6091 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out427_6103 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out41_6086 ),
    .O(\s1/i8088/tcore/addr_exec [13])
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out32  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [12]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out3 ),
    .I5(\s1/i8088/tcore/exec/alu/add [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out31_6105 )
  );
  LUT6 #(
    .INIT ( 64'hAF2FAE2EAB2BAA2A ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out33  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/strf [12]),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [12]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out32_6106 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out34  (
    .I0(\s1/i8088/tcore/exec/bus_b [12]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out33_6107 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80808880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out35  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out33_6107 ),
    .I3(\s1/i8088/tcore/exec/alu/othop/dcmp2 [12]),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out32_6106 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out34_6108 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out36  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [4]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out35_6109 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out37  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out35_6109 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [4]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out36_6110 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out312  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out311_6112 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out314  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh12 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh8 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh64 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out313 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8088 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out316  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43831 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out314_6114 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4122 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out315_6115 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out318  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2206_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out317 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out320  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2164_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out319 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out322  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2183_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2194_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out321_6119 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out323  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out322_6120 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7DDD5AAA28880 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out327  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out34_6108 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out36_6110 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out325_6122 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out31_6105 ),
    .O(\s1/i8088/tcore/addr_exec [12])
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out22  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [11]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out2 ),
    .I5(\s1/i8088/tcore/exec/alu/add [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out21_6124 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out23  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [11]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [3]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out22_6125 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out29  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out28_6127 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out215  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out214 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out216  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2194_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out215_6131 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out218  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out214 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out215_6131 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out216_6132 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out217_6133 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out219  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2173_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2183_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out218_6134 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out220  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out219_6135 )
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out12  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [10]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out1 ),
    .I5(\s1/i8088/tcore/exec/alu/add [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out11_6139 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out13  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [10]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [2]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out12_6140 )
  );
  LUT6 #(
    .INIT ( 64'h4444504044440040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out19  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out19_6142 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out115  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out115_6146 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out116  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out116_6147 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out118  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out115_6146 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out116_6147 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out117_6148 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out118_6149 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out119  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2164_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2173_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out119_6150 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out120  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2183_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out120_6151 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDDDF8F8A888 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ),
    .I4(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ),
    .I5(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags1 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags12  (
    .I0(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo12 ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags1 ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags11_6155 )
  );
  LUT6 #(
    .INIT ( 64'hFEEFBAAB54451001 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags14  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/add [8]),
    .I3(\s1/i8088/tcore/exec/alu/arlog/Mmux_o151 ),
    .I4(\s1/i8088/tcore/exec/alu/addsub/cfoadd ),
    .I5(\s1/i8088/tcore/exec/regfile/flags [0]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags13 )
  );
  LUT4 #(
    .INIT ( 16'hEB41 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags15  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/Mmux_o151 ),
    .I2(\s1/i8088/tcore/exec/alu/arlog/outadd [8]),
    .I3(\s1/i8088/tcore/exec/alu/arlog/cfoadd ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags14_6157 )
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out17  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [16]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [0]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out1 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out18  (
    .I0(\s1/i8088/tcore/exec/alu/othop/dcmp2 [16]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [16]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out11_6159 )
  );
  LUT6 #(
    .INIT ( 64'h88A280A288808080 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out19  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m1/Mmux_out1 ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m1/Mmux_out11_6159 ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/addr_exec [16])
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out21  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [17]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [1]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out2 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out22  (
    .I0(\s1/i8088/tcore/exec/alu/othop/dcmp2 [17]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [17]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out21_6161 )
  );
  LUT6 #(
    .INIT ( 64'h88A280A288808080 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out23  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m1/Mmux_out2 ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m1/Mmux_out21_6161 ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/addr_exec [17])
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out31  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [18]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [2]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out3 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out32  (
    .I0(\s1/i8088/tcore/exec/alu/othop/dcmp2 [18]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [18]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out31_6163 )
  );
  LUT6 #(
    .INIT ( 64'h88A280A288808080 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out33  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m1/Mmux_out3 ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m1/Mmux_out31_6163 ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/addr_exec [18])
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out41  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [19]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [3]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out4 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out42  (
    .I0(\s1/i8088/tcore/exec/alu/othop/dcmp2 [19]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp [19]),
    .O(\s1/i8088/tcore/exec/alu/m1/Mmux_out41_6165 )
  );
  LUT6 #(
    .INIT ( 64'h88A280A288808080 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out43  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/m1/Mmux_out4 ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m1/Mmux_out41_6165 ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/addr_exec [19])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out5_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [4]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [20]),
    .O(N111)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out5  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N111),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [20])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out6_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [5]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [21]),
    .O(N113)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out6  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N113),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [21])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out7_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [6]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [22]),
    .O(N115)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out7  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N115),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [22])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out8_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [23]),
    .O(N117)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out8  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N117),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [23])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out9_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [8]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [24]),
    .O(N119)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out9  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N119),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [24])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out10_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [25]),
    .O(N121)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out10  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N121),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [25])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out11_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [10]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [26]),
    .O(N123)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out11  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N123),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [26])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out12_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [11]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [27]),
    .O(N125)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out12  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N125),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [27])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out13_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [28]),
    .O(N127)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out13  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N127),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [28])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out14_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [13]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [29]),
    .O(N129)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out14  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N129),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [29])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out15_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [30]),
    .O(N131)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out15  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N131),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [30])
  );
  LUT4 #(
    .INIT ( 16'h2A7F ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out16_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [15]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [31]),
    .O(N133)
  );
  LUT6 #(
    .INIT ( 64'h0022022200000200 ))
  \s1/i8088/tcore/exec/alu/m1/Mmux_out16  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(N133),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/aluout [31])
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags21  (
    .I0(\s1/i8088/tcore/addr_exec [4]),
    .I1(\s1/i8088/tcore/addr_exec [1]),
    .I2(\s1/i8088/tcore/addr_exec [2]),
    .I3(\s1/i8088/tcore/addr_exec [3]),
    .I4(\s1/i8088/tcore/addr_exec [5]),
    .I5(\s1/i8088/tcore/addr_exec [0]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags22  (
    .I0(\s1/i8088/tcore/addr_exec [7]),
    .I1(\s1/i8088/tcore/addr_exec [6]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags21_6179 )
  );
  LUT6 #(
    .INIT ( 64'hBBBB8BB888888BB8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags23  (
    .I0(\s1/i8088/tcore/exec/alu/oth [2]),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1293 ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags2 ),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags21_6179 ),
    .I4(\s1/i8088/tcore/exec/alu/flags_unchanged_1398 ),
    .I5(\s1/i8088/tcore/exec/regfile/flags [1]),
    .O(\s1/i8088/tcore/exec/oflags [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc211  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc211_6180 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc212  (
    .I0(\s1/i8088/cpu_dat_o [1]),
    .I1(\s1/i8088/cpu_dat_o [0]),
    .I2(\s1/i8088/cpu_dat_o [2]),
    .I3(\s1/i8088/cpu_dat_o [3]),
    .I4(\s1/i8088/cpu_dat_o [4]),
    .I5(\s1/i8088/cpu_dat_o [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc212_6181 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc213  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/cpu_dat_o [7]),
    .I2(\s1/i8088/cpu_dat_o [8]),
    .I3(\s1/i8088/cpu_dat_o [9]),
    .I4(\s1/i8088/cpu_dat_o [10]),
    .I5(\s1/i8088/cpu_dat_o [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc213_6182 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc215  (
    .I0(\s1/i8088/cpu_dat_o [6]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/exc212_6181 ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/exc214_6183 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/exc213_6182 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc215_6184 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc216  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/a [10]),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc216_6185 )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc217  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/exc216_6185 ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/exc215_6184 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/exc211_6180 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc21 )
  );
  LUT6 #(
    .INIT ( 64'h7FFF7F74FFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo1  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [3]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [4]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [5]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [6]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F72 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo2  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [1]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/ofo ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo1_6187 )
  );
  LUT4 #(
    .INIT ( 16'hFF20 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo3  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [7]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/ofo1_6187 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo2_6188 )
  );
  LUT6 #(
    .INIT ( 64'hA8772077A8752075 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo4  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/ofo2_6188 ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo3_6189 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo5  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [20]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [21]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [19]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [16]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [17]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo4_6190 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo6  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [26]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [27]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [24]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [25]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [22]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [23]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo5_6191 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo7  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/ofo4_6190 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [30]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [31]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [28]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [29]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/ofo5_6191 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo6_6192 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo8  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [14]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [12]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [13]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [10]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo7_6193 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo9  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [8]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/ofo7_6193 ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo8_6194 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo10  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/ofo6_6192 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/ofo8_6194 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo9_6195 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo11  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [10]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [11]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [9]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [8]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [7]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo10_6196 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo12  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [30]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [31]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [29]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [28]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [27]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [26]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo11_6197 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo13  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/p [24]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [25]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [23]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [22]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [21]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/p [20]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo12_6198 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBFFFFFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo14  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/ofo12_6198 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [19]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [17]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [16]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/ofo11_6197 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo13_6199 )
  );
  LUT5 #(
    .INIT ( 32'hFBFF5155 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo15  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/p [12]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/ofo10_6196 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/p [13]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/ofo13_6199 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/ofo14_6200 )
  );
  LUT6 #(
    .INIT ( 64'h4444444404000404 ))
  \s1/i8088/tcore/exec/alu/muldiv/ofo16  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/ofo9_6195 ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/ofo14_6200 ),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/p [15]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/ofo3_6189 ),
    .O(\s1/i8088/tcore/exec/alu/cf_mul )
  );
  LUT6 #(
    .INIT ( 64'hFF3FEE2EFB3BEA2A ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out7  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(N135),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [1]),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [1]),
    .O(\s1/i8088/tcore/exec/alu/oth [1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out21  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [11]),
    .I3(\s1/i8088/tcore/exec/bus_b [11]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [11]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out2 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out22  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [11]),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out2 ),
    .O(\s1/i8088/tcore/exec/alu/oth [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out131  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [7]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [7]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out13_6203 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out132  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [7]),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out13_6203 ),
    .O(\s1/i8088/tcore/exec/alu/oth [7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out121  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [6]),
    .I3(\s1/i8088/tcore/exec/bus_b [6]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [6]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out12_6204 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out122  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [6]),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out12_6204 ),
    .O(\s1/i8088/tcore/exec/alu/oth [6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out101  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [4]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out10 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out102  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [4]),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out10 ),
    .O(\s1/i8088/tcore/exec/alu/oth [4])
  );
  LUT6 #(
    .INIT ( 64'h2220202000202002 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out12  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .I5(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out1 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out13  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/alu/othop/strf [0]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF2F20222 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out16  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [0]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out11 ),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out1 ),
    .O(\s1/i8088/tcore/exec/alu/oth [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFCC04FFFFCC00 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out83  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81_6209 ),
    .I4(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out8 ),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff2 [2]),
    .O(\s1/i8088/tcore/exec/alu/oth [2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out141  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [8]),
    .I3(\s1/i8088/tcore/exec/bus_b [8]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out14 )
  );
  LUT6 #(
    .INIT ( 64'hFD757575A8202020 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out142  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [5]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [8]),
    .I5(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out14 ),
    .O(\s1/i8088/tcore/exec/alu/oth [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out9_SW0  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/othop/strf [3]),
    .O(N137)
  );
  LUT6 #(
    .INIT ( 64'hA0FD005DA0A80008 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out9  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/alu/othop/deff2 [3]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(N137),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [3]),
    .O(\s1/i8088/tcore/exec/alu/oth [3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/dcmp2 [5]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [5]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111_6213 )
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out112  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out111_6213 ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [5]),
    .O(\s1/i8088/tcore/exec/alu/oth [5])
  );
  LUT6 #(
    .INIT ( 64'h0040014001400100 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out112  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out111_6215 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out113  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out112_6216 )
  );
  LUT6 #(
    .INIT ( 64'hFF80FF80AA808080 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out114  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out111_6215 ),
    .I2(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out11 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out112_6216 ),
    .O(\s1/i8088/tcore/exec/alu/cnv [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out107  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out106 )
  );
  LUT6 #(
    .INIT ( 64'h143C042C10380028 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out81  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<1> ),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out8 )
  );
  LUT5 #(
    .INIT ( 32'hFF107070 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out82  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out8 ),
    .I4(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .O(\s1/i8088/tcore/exec/alu/cnv [1])
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdaa7_SW0  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .O(N139)
  );
  LUT6 #(
    .INIT ( 64'h6EEEAAAA2AAAAAAA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdaa7  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(N139),
    .I4(\s1/i8088/tcore/exec/a [5]),
    .I5(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ),
    .O(\s1/i8088/tcore/exec/alu/conv/tmpdaa [6])
  );
  LUT6 #(
    .INIT ( 64'h2662626204404040 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out132  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_21_o_sub_13_OUT_lut<6> ),
    .I3(\s1/i8088/tcore/exec/alu/conv/dcond ),
    .I4(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_21_o_sub_13_OUT_cy<5> ),
    .I5(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out13 ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out131_6222 )
  );
  LUT5 #(
    .INIT ( 32'hFF020202 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out133  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out131_6222 ),
    .I4(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/cnv [6])
  );
  LUT6 #(
    .INIT ( 64'h0022280000882800 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out121  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/conv/dcond ),
    .I2(\s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_21_o_add_8_OUT_cy<5> ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/conv/Msub_tmpdas[7]_GND_21_o_sub_13_OUT_cy<5> ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out12 )
  );
  LUT4 #(
    .INIT ( 16'hFF04 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out122  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out12 ),
    .O(\s1/i8088/tcore/exec/alu/cnv [5])
  );
  LUT6 #(
    .INIT ( 64'h028A139B46CE57DF ))
  \s1/i8088/tcore/exec/alu/shrot/Sh692_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/a [0]),
    .I5(\s1/i8088/tcore/exec/a [1]),
    .O(N146)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh851_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .O(N148)
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh851  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(N148),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/a [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh106 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh851_4549 )
  );
  LUT6 #(
    .INIT ( 64'h028A139B46CE57DF ))
  \s1/i8088/tcore/exec/alu/shrot/Sh311_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/a [10]),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(N150)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  \s1/i8088/tcore/exec/alu/shrot/Sh311  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh122 ),
    .I2(N150),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh311_4559 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh301_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .O(N152)
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh301  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(N152),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh1112 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh1 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh301_4560 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8888888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4315  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4314_6232 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4311_4550 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh140 ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4315_4543 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4316_6233 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4316  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_35_o_equal_8_o ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_4_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4317_6234 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4317  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_3_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4318_6235 )
  );
  LUT6 #(
    .INIT ( 64'h5555555554545554 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4319  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4318_6235 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4319_6236 ),
    .I3(\s1/i8088/tcore/exec/a [5]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4317_6234 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43110_6237 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43110  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43111_6238 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43112  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43112_6239 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43113  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43113_6240 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43115  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43113_6240 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43114_6241 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43112_6239 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43111_6238 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43115_6242 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43116  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43116_6243 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43118  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43116_6243 ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43117_6244 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43118_6245 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43119  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43118_6245 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43115_6242 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43110_6237 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4316_6233 ),
    .O(\s1/i8088/tcore/exec/alu/rot[5] )
  );
  LUT6 #(
    .INIT ( 64'h08080808FF080808 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4283  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh291 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4411 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4281_6247 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I5(\s1/i8088/tcore/exec/bus_b [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4282_6248 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4285  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4282_6248 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4182 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4311_4550 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o428 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4283_6249 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4284_6250 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4286  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_35_o_equal_8_o ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_4_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4285_6251 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4287  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4286_6252 )
  );
  LUT6 #(
    .INIT ( 64'h5555555554545554 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4289  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4286_6252 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4287_6253 ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4285_6251 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4288_6254 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42810  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4289_6255 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42811  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42810_6256 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42812  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42811_6257 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42814  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42811_6257 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42812_6258 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42810_6256 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4289_6255 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42813_6259 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42815  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42814_6260 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42817  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42814_6260 ),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42815_6261 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42816_6262 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42818  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42816_6262 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42813_6259 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4288_6254 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4284_6250 ),
    .O(\s1/i8088/tcore/exec/alu/rot[4] )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4252  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13_4548 ),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh106 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh110 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh123 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4411 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4251 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8888888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4254  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4252_6264 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4311_4550 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4315_4543 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4253_6265 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4255  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_35_o_equal_8_o ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4254_6266 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4256  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_4_o ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_2_o ),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4255_6267 )
  );
  LUT6 #(
    .INIT ( 64'h5555555554545554 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4258  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4255_6267 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4256_6268 ),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4254_6266 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4257_6269 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4259  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4258_6270 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42510  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4259_6271 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42511  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42510_6272 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42513  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42510_6272 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42511_6273 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4259_6271 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4258_6270 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42512_6274 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42514  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42513_6275 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42515  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42514_6276 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42516  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42513_6275 ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42514_6276 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42515_6277 )
  );
  LUT6 #(
    .INIT ( 64'hD5C4D5C0C4C4C0C0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4224  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13_4548 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4222_6280 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh122 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh105 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4411 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4223_6281 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2A02200 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4225  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4221_6279 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4223_6281 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o422 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4315_4543 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4224_6282 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCFAF0EECCAA00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4226  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_5_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_35_o_equal_8_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4225_6283 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4227  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_4_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_2_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_3_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4226_6284 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555504 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4229  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4227_6285 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4226_6284 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4225_6283 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4228_6286 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42210  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4229_6287 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42211  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42210_6288 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFCCCFAAAF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42212  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42211_6289 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEC ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42214  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42212_6290 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42210_6288 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4229_6287 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42211_6289 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42213_6291 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42215  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42214_6292 )
  );
  LUT4 #(
    .INIT ( 16'hECA0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42216  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42215_6293 )
  );
  LUT4 #(
    .INIT ( 16'hFFF2 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42217  (
    .I0(\s1/i8088/tcore/exec/a [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42215_6293 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42214_6292 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42216_6294 )
  );
  LUT6 #(
    .INIT ( 64'hF3F2F3F2F3F2F3F0 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42218  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4224_6282 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4228_6286 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42216_6294 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42213_6291 ),
    .O(\s1/i8088/tcore/exec/alu/rot[2] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4346  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_35_o_equal_8_o ),
    .I1(\s1/i8088/tcore/exec/a [5]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_2_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4345_6298 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4347  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_7_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_3_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4346_6299 )
  );
  LUT6 #(
    .INIT ( 64'h5555555554545554 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4349  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4346_6299 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4347_6300 ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4345_6298 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4348_6301 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43410  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [9]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4349_6302 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43411  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43410_6303 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43412  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43411_6304 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43414  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43411_6304 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43412_6305 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43410_6303 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4349_6302 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43413_6306 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43415  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43414_6307 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43417  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43414_6307 ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43415_6308 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43416_6309 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43418  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43416_6309 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43413_6306 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4348_6301 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4344 ),
    .O(\s1/i8088/tcore/exec/alu/rot[6] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF3020FFFF1000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4192  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o419 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4182 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh701 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4191_6311 )
  );
  LUT6 #(
    .INIT ( 64'h5555555550104000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4194  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13_4548 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh108 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh104 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4192_6312 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4193_6313 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555504 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4199  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4196_6316 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4197_6317 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4195_6315 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4198_6318 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo16  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh1261 ),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15_6326 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh124 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo16_6327 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo17  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh151 ),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/a [14]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh12 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo17_6328 )
  );
  LUT6 #(
    .INIT ( 64'h11101110DDDC1110 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo19  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh1372 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo16_6327 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo18_6329 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0156 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo19_6330 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo14_6325 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo12_6324 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo19_6330 ),
    .I4(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out112_6216 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo11 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_6331 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo112  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_35_o_equal_8_o ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_2130_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_2_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_2148_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo112_6332 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo113  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_2155_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_7_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_2133_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_3_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_2137_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo113_6333 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo114  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_2128_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_1_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo113_6333 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_2142_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo112_6332 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo114_6334 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[1]_MUX_2130_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[2]_MUX_2133_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[0]_MUX_2128_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_6335 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo116  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[4]_MUX_2142_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[5]_MUX_2148_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[3]_MUX_2137_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo116_6336 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117_6337 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo118  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo115_6335 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo116_6336 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo117_6337 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo118_6338 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .I1(\s1/i8088/tcore/exec/a [12]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/ci_x[6]_MUX_2155_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119_6339 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I5(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120_6340 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo120_6340 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo119_6339 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121_6341 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo122  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo122_6342 )
  );
  LUT5 #(
    .INIT ( 32'h22222220 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo122_6342 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123_6343 )
  );
  LUT5 #(
    .INIT ( 32'h00088088 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127_6345 )
  );
  LUT6 #(
    .INIT ( 64'hFF54FEFEFF545454 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo128  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo127_6345 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126_6344 ),
    .I3(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/unchanged ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo111_6331 ),
    .O(\s1/i8088/tcore/exec/alu/cf_rot )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4142  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4141 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4147  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4146 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4148  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[13]_x[12]_MUX_2233_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4147_6350 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41410  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4146 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4147_6350 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4148_6351 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4149_6352 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41411  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2219_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2206_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41410_6353 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41412  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2183_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41411_6354 )
  );
  LUT6 #(
    .INIT ( 64'h0010001010100010 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4363  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<4>1 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/_n0159 ),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<3>1 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh138 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<2>1 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4362_6356 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8FFA8A8A8AAA8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4364  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_29_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4362_6356 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh93 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/_n0156 ),
    .I5(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4363_6357 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888AAAA2000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4365  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o_mmx_out ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4361 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4363_6357 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4364_6358 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4366  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4365_6359 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4367  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4366_6360 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4368  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4367_6361 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43610  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4367_6361 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4368_6362 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4366_6360 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4365_6359 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4369_6363 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43611  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43610_6364 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43613  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43610_6364 ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43611_6365 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43612_6366 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55514440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43614  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43612_6366 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4369_6363 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/outr8 [7]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4364_6358 ),
    .O(\s1/i8088/tcore/exec/alu/rot[7] )
  );
  LUT6 #(
    .INIT ( 64'h4000400000004000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4161  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/_n0159 ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<4>1 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh155 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o416 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4163  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/a [12]),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh151 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4162_6369 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4164  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4162_6369 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh127 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4163_6370 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF5504 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4165  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4163_6370 ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4161_6368 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4112 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o416 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4164_6371 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4166  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/outr16 [15]),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4164_6371 ),
    .O(\s1/i8088/tcore/exec/alu/rot[15] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o444  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/word_op_mmx_out ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o442 ),
    .O(\s1/i8088/tcore/exec/alu/rot[0] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_6_o ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_2_o ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_7_o ),
    .I1(\s1/i8088/tcore/exec/a [7]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111_6375 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_35_o_equal_8_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_1_o ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112_6376 )
  );
  LUT6 #(
    .INIT ( 64'h5555555554545554 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged114  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged111_6375 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged112_6376 ),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged11 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113_6377 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged115  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I3(\s1/i8088/tcore/exec/a [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged114_6378 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged116  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged114_6378 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged115_6379 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged118  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged117_6381 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged119  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I5(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged118_6382 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1111  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I5(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1110 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[11]_x[10]_MUX_2206_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2173_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[10]_x[9]_MUX_2194_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1_6385 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>3  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [13]),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2164_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2_6386 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[12]_x[11]_MUX_2219_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>1_6385 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[9]_x[8]_MUX_2183_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>2_6386 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>3_6387 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>5  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[13]_x[12]_MUX_2233_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4_6388 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>6  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>5_6389 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFAE ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>7  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>5_6389 ),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/w [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>3_6387 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/w<15>4_6388 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/outr16 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_1_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_4_o ),
    .I4(\s1/i8088/tcore/exec/a [6]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_PWR_35_o_equal_8_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/w [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_2_o ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_3_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1_6391 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEFE ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>4  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/w [7]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>1_6391 ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2_6392 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/outr8 [7])
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N164),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>_5067 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N166),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>_5068 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N168),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>_5069 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N170),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>_5071 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N172),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>_5070 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N174),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>_5072 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N176),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>_5073 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<3> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N178),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>_5074 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N180),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>_5051 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N182),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>_5052 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N184),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>_5053 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N186),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>_5055 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N188),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>_5054 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N190),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>_5056 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N192),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>_5057 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N194),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>_5058 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N196),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>_5035 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N198),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>_5036 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N200),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>_5037 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N202),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>_5039 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N204),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>_5038 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N206),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>_5040 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N208),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>_5041 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEECEE2FAA20AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I1(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<0> ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .I4(N210),
    .I5(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>_5042 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c21  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_65_4732 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<6> ),
    .O(\s1/i8088/cpu_dat_o [6])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c2  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_614_4786 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<0> ),
    .O(\s1/i8088/cpu_dat_o [0])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c19  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_64_4726 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<5> ),
    .O(\s1/i8088/cpu_dat_o [5])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c17  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_63_4720 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<4> ),
    .O(\s1/i8088/cpu_dat_o [4])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c15  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_62_4714 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<3> ),
    .O(\s1/i8088/cpu_dat_o [3])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c13  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_61_4708 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<2> ),
    .O(\s1/i8088/cpu_dat_o [2])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c11  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_615_4792 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<1> ),
    .O(\s1/i8088/cpu_dat_o [1])
  );
  LUT5 #(
    .INIT ( 32'hDD88F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a21  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4965 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(\s1/i8088/tcore/exec/a [6])
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a2  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_5019 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o1_6963 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .O(\s1/i8088/tcore/exec/a [0])
  );
  LUT5 #(
    .INIT ( 32'hDD88F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a19  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4959 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(\s1/i8088/tcore/exec/a [5])
  );
  LUT5 #(
    .INIT ( 32'hDD88F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a17  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4953 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(\s1/i8088/tcore/exec/a [4])
  );
  LUT5 #(
    .INIT ( 32'hDD88F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a15  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4947 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(\s1/i8088/tcore/exec/a [3])
  );
  LUT5 #(
    .INIT ( 32'hDD88F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a13  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4941 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(\s1/i8088/tcore/exec/a [2])
  );
  LUT5 #(
    .INIT ( 32'hDD88F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a11  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_5025 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(\s1/i8088/tcore/exec/a [1])
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[31]_MUX_3191_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N240),
    .I4(\s1/i8088/tcore/exec/aluout [31]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[31]_MUX_3191_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[30]_MUX_3192_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N242),
    .I4(\s1/i8088/tcore/exec/aluout [30]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[30]_MUX_3192_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[29]_MUX_3193_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N244),
    .I4(\s1/i8088/tcore/exec/aluout [29]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[29]_MUX_3193_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[28]_MUX_3194_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N246),
    .I4(\s1/i8088/tcore/exec/aluout [28]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[28]_MUX_3194_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[27]_MUX_3195_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N248),
    .I4(\s1/i8088/tcore/exec/aluout [27]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[27]_MUX_3195_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[26]_MUX_3196_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N250),
    .I4(\s1/i8088/tcore/exec/aluout [26]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[26]_MUX_3196_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[25]_MUX_3197_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N252),
    .I4(\s1/i8088/tcore/exec/aluout [25]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[25]_MUX_3197_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEA5540 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o1  (
    .I0(\s1/i8088/tcore/exec/wr_high ),
    .I1(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I3(N254),
    .I4(\s1/i8088/tcore/exec/aluout [24]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_d[24]_MUX_3198_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/addr_c<2>  (
    .I0(\s1/i8088/tcore/ir[12] ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 ),
    .O(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero11_6427 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero13  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero11_6427 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero1 ),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero12_6428 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero15  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<1> ),
    .I1(\s1/i8088/tcore/exec/aluout [20]),
    .I2(\s1/i8088/tcore/exec/aluout [21]),
    .I3(\s1/i8088/tcore/exec/aluout [22]),
    .I4(\s1/i8088/tcore/exec/aluout [23]),
    .I5(\s1/i8088/tcore/exec/aluout [24]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_6430 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero16  (
    .I0(\s1/i8088/tcore/exec/aluout [26]),
    .I1(\s1/i8088/tcore/exec/aluout [25]),
    .I2(\s1/i8088/tcore/exec/aluout [27]),
    .I3(\s1/i8088/tcore/exec/aluout [28]),
    .I4(\s1/i8088/tcore/exec/aluout [29]),
    .I5(\s1/i8088/tcore/exec/aluout [30]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero15_6431 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAABAAAAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero112  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_6429 ),
    .I1(\s1/i8088/tcore/exec/omemalu[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero19 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero17 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero110_6434 ),
    .I5(\s1/i8088/tcore/exec/omemalu[11] ),
    .O(\s1/i8088/tcore/cx_zero )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/jmp_cond/out1  (
    .I0(\s1/i8088/cpu_dat_o [2]),
    .I1(\s1/i8088/cpu_dat_o [1]),
    .I2(\s1/i8088/cpu_dat_o [4]),
    .I3(\s1/i8088/cpu_dat_o [3]),
    .I4(\s1/i8088/cpu_dat_o [6]),
    .I5(\s1/i8088/cpu_dat_o [5]),
    .O(\s1/i8088/tcore/exec/jmp_cond/out )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/jmp_cond/out2  (
    .I0(\s1/i8088/cpu_dat_o [15]),
    .I1(\s1/i8088/cpu_dat_o [14]),
    .I2(\s1/i8088/cpu_dat_o [8]),
    .I3(\s1/i8088/cpu_dat_o [7]),
    .I4(\s1/i8088/cpu_dat_o [10]),
    .I5(\s1/i8088/cpu_dat_o [9]),
    .O(\s1/i8088/tcore/exec/jmp_cond/out1_6436 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/jmp_cond/out3  (
    .I0(\s1/i8088/tcore/exec/jmp_cond/out ),
    .I1(\s1/i8088/cpu_dat_o [0]),
    .I2(\s1/i8088/cpu_dat_o [11]),
    .I3(\s1/i8088/cpu_dat_o [13]),
    .I4(\s1/i8088/cpu_dat_o [12]),
    .I5(\s1/i8088/tcore/exec/jmp_cond/out1_6436 ),
    .O(\s1/i8088/tcore/exec/jmp_cond/cx[15]_reduce_or_1_o )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \s1/i8088/ctrl_fsm/dtrLogicTrst_SW0  (
    .I0(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I1(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .O(N262)
  );
  LUT6 #(
    .INIT ( 64'h27A722A227A727A7 ))
  \s1/i8088/ctrl_fsm/dtrLogicTrst  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I1(\s1/i8088/n0044 [0]),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .I3(N262),
    .I4(\s1/i8088/n0045 [0]),
    .I5(\s1/i8088/start ),
    .O(s1_n)
  );
  LUT6 #(
    .INIT ( 64'hF4F4FEF454545E54 ))
  \s1/i8088/ctrl_fsm/state_FSM_FFd2-In  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I1(\s1/i8088/start ),
    .I2(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .I3(\s1/i8088/n0045 [0]),
    .I4(\s1/i8088/n0044 [0]),
    .I5(N262),
    .O(\s1/i8088/ctrl_fsm/state_FSM_FFd2-In_5649 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s9/keyboard/fdata[7]_PWR_185_o_equal_5_o<7>_SW0  (
    .I0(\s9/keyboard/tdata [2]),
    .I1(\s9/keyboard/tdata [1]),
    .I2(\s9/keyboard/tdata [0]),
    .O(N266)
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \s9/keyboard/fdata[7]_PWR_185_o_equal_5_o<7>  (
    .I0(\s9/keyboard/tdata [4]),
    .I1(\s9/keyboard/tdata [7]),
    .I2(\s9/keyboard/tdata [5]),
    .I3(\s9/keyboard/tdata [3]),
    .I4(N266),
    .I5(\s9/keyboard/tdata [6]),
    .O(\s9/keyboard/fdata[7]_PWR_185_o_equal_5_o )
  );
  IBUF   KEYBOARD_DATA_IBUF (
    .I(KEYBOARD_DATA),
    .O(KEYBOARD_DATA_IBUF_2)
  );
  IBUF   GPIO_SW_C_IBUF (
    .I(GPIO_SW_C),
    .O(GPIO_SW_C_IBUF_3)
  );
  OBUF   PIEZO_SPEAKER_OBUF (
    .I(PIEZO_SPEAKER_OBUF_75),
    .O(PIEZO_SPEAKER)
  );
  OBUF   HDR1_2_OBUF (
    .I(\s0/vgamod/vga_red_o [0]),
    .O(HDR1_2)
  );
  OBUF   HDR1_4_OBUF (
    .I(\s0/vgamod/vga_red_o [1]),
    .O(HDR1_4)
  );
  OBUF   HDR1_6_OBUF (
    .I(\s0/vgamod/vga_green_o [0]),
    .O(HDR1_6)
  );
  OBUF   HDR1_8_OBUF (
    .I(\s0/vgamod/vga_green_o [1]),
    .O(HDR1_8)
  );
  OBUF   HDR1_10_OBUF (
    .I(\s0/vgamod/vga_red_o [0]),
    .O(HDR1_10)
  );
  OBUF   HDR1_12_OBUF (
    .I(\s0/vgamod/vga_blue_o [1]),
    .O(HDR1_12)
  );
  OBUF   HDR1_14_OBUF (
    .I(\s0/vgamod/horiz_sync_73 ),
    .O(HDR1_14)
  );
  OBUF   HDR1_16_OBUF (
    .I(\s0/vgamod/vert_sync_74 ),
    .O(HDR1_16)
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<8>_rt  (
    .I0(\s0/vgamod/v_count [8]),
    .O(\s0/vgamod/Mcount_v_count_cy<8>_rt_6452 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<7>_rt  (
    .I0(\s0/vgamod/v_count [7]),
    .O(\s0/vgamod/Mcount_v_count_cy<7>_rt_6453 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<6>_rt  (
    .I0(\s0/vgamod/v_count [6]),
    .O(\s0/vgamod/Mcount_v_count_cy<6>_rt_6454 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<5>_rt  (
    .I0(\s0/vgamod/v_count [5]),
    .O(\s0/vgamod/Mcount_v_count_cy<5>_rt_6455 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<4>_rt  (
    .I0(\s0/vgamod/v_count [4]),
    .O(\s0/vgamod/Mcount_v_count_cy<4>_rt_6456 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<3>_rt  (
    .I0(\s0/vgamod/v_count [3]),
    .O(\s0/vgamod/Mcount_v_count_cy<3>_rt_6457 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<2>_rt  (
    .I0(\s0/vgamod/v_count [2]),
    .O(\s0/vgamod/Mcount_v_count_cy<2>_rt_6458 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_cy<1>_rt  (
    .I0(\s0/vgamod/v_count [1]),
    .O(\s0/vgamod/Mcount_v_count_cy<1>_rt_6459 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<21>_rt  (
    .I0(\s0/vgamod/blink_count [21]),
    .O(\s0/vgamod/Mcount_blink_count_cy<21>_rt_6460 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<20>_rt  (
    .I0(\s0/vgamod/blink_count [20]),
    .O(\s0/vgamod/Mcount_blink_count_cy<20>_rt_6461 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<19>_rt  (
    .I0(\s0/vgamod/blink_count [19]),
    .O(\s0/vgamod/Mcount_blink_count_cy<19>_rt_6462 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<18>_rt  (
    .I0(\s0/vgamod/blink_count [18]),
    .O(\s0/vgamod/Mcount_blink_count_cy<18>_rt_6463 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<17>_rt  (
    .I0(\s0/vgamod/blink_count [17]),
    .O(\s0/vgamod/Mcount_blink_count_cy<17>_rt_6464 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<16>_rt  (
    .I0(\s0/vgamod/blink_count [16]),
    .O(\s0/vgamod/Mcount_blink_count_cy<16>_rt_6465 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<15>_rt  (
    .I0(\s0/vgamod/blink_count [15]),
    .O(\s0/vgamod/Mcount_blink_count_cy<15>_rt_6466 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<14>_rt  (
    .I0(\s0/vgamod/blink_count [14]),
    .O(\s0/vgamod/Mcount_blink_count_cy<14>_rt_6467 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<13>_rt  (
    .I0(\s0/vgamod/blink_count [13]),
    .O(\s0/vgamod/Mcount_blink_count_cy<13>_rt_6468 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<12>_rt  (
    .I0(\s0/vgamod/blink_count [12]),
    .O(\s0/vgamod/Mcount_blink_count_cy<12>_rt_6469 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<11>_rt  (
    .I0(\s0/vgamod/blink_count [11]),
    .O(\s0/vgamod/Mcount_blink_count_cy<11>_rt_6470 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<10>_rt  (
    .I0(\s0/vgamod/blink_count [10]),
    .O(\s0/vgamod/Mcount_blink_count_cy<10>_rt_6471 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<9>_rt  (
    .I0(\s0/vgamod/blink_count [9]),
    .O(\s0/vgamod/Mcount_blink_count_cy<9>_rt_6472 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<8>_rt  (
    .I0(\s0/vgamod/blink_count [8]),
    .O(\s0/vgamod/Mcount_blink_count_cy<8>_rt_6473 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<7>_rt  (
    .I0(\s0/vgamod/blink_count [7]),
    .O(\s0/vgamod/Mcount_blink_count_cy<7>_rt_6474 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<6>_rt  (
    .I0(\s0/vgamod/blink_count [6]),
    .O(\s0/vgamod/Mcount_blink_count_cy<6>_rt_6475 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<5>_rt  (
    .I0(\s0/vgamod/blink_count [5]),
    .O(\s0/vgamod/Mcount_blink_count_cy<5>_rt_6476 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<4>_rt  (
    .I0(\s0/vgamod/blink_count [4]),
    .O(\s0/vgamod/Mcount_blink_count_cy<4>_rt_6477 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<3>_rt  (
    .I0(\s0/vgamod/blink_count [3]),
    .O(\s0/vgamod/Mcount_blink_count_cy<3>_rt_6478 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<2>_rt  (
    .I0(\s0/vgamod/blink_count [2]),
    .O(\s0/vgamod/Mcount_blink_count_cy<2>_rt_6479 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_cy<1>_rt  (
    .I0(\s0/vgamod/blink_count [1]),
    .O(\s0/vgamod/Mcount_blink_count_cy<1>_rt_6480 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy<18>_rt_6481 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy<17>_rt_6482 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_cy<16>_rt_6483 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s611  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_s61_6620 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s511  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_s51_6621 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s411  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_s41_6622 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<14>_rt_6623 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<13>_rt_6624 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<12>_rt_6625 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<11>_rt_6626 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<10>_rt_6627 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<9>_rt_6628 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<8>_rt_6629 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<7>_rt_6630 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<6>_rt_6631 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<5>_rt_6632 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<4>_rt_6633 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<3>_rt_6634 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_cy<2>_rt_6635 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a711  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a71_6636 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a611  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a61_6637 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a511  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a51_6638 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a411  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a41_6639 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a311  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a31_6640 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a2411  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a241_6641 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a151  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4947 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a15_6642 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a2311  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a231_6645 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a131  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4941 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a13_6647 )
  );
  LUT5 #(
    .INIT ( 32'hDD88F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a111  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_5025 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a11_6648 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_v_count_xor<9>_rt  (
    .I0(\s0/vgamod/v_count [9]),
    .O(\s0/vgamod/Mcount_v_count_xor<9>_rt_6649 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s0/vgamod/Mcount_blink_count_xor<22>_rt  (
    .I0(\s0/vgamod/blink_count [22]),
    .O(\s0/vgamod/Mcount_blink_count_xor<22>_rt_6650 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/fetch/Madd_pc_xor<19>_rt  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .O(\s1/i8088/tcore/fetch/Madd_pc_xor<19>_rt_6651 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_s711  (
    .I0(\s1/i8088/tcore/ir[0] ),
    .I1(\s1/i8088/tcore/ir[1] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_s71_6654 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/othop/deff [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_xor<15>_rt_6655 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a911  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a91_6656 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f71  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f716 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f72  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f717 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f71  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f716 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f72  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f717 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_61  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_6_6661 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_62  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_61_6662 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_61  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_6_6663 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_62  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_61_6664 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_71  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_7_6665 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_72  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_71_6666 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_71  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_7_6667 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_72  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_71_6668 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_81  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_8_6669 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_82  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_81_6670 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_81  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_8_6671 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_82  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_81_6672 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_91  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_9_6673 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_92  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_91_6674 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_91  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_9_6675 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_92  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_91_6676 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_101  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_10_6677 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_102  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_101_6678 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_101  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_10_6679 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_102  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_101_6680 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_111  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_11_6681 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_112  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_111_6682 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_111  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_11_6683 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_112  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_111_6684 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_121  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_12_6685 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_122  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_3_f7_121_6686 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_121  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_12_6687 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_122  (
    .I0(\s1/i8088/tcore/ir[11] ),
    .I1(\s1/i8088/tcore/ir[10] ),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I4(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I5(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_4_f7_121_6688 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f78 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f79 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f78 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f79 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_01  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_0_6693 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_02  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_01_6694 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_01  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_0_6695 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_02  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_01_6696 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_1_6697 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_11_6698 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_1_6699 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_11_6700 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_2_6701 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_22  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_21_6702 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_2_6703 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_22  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_21_6704 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_3_6705 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_32  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_31_6706 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_3_6707 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_32  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_31_6708 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_4_6709 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_41_6710 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_4_6711 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_41_6712 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_5_6713 )
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_51_6714 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_5_6715 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_51_6716 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_6 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_61  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[6] ),
    .I5(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_6 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [128]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [176]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [160]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [144]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f78 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [192]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [208]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [224]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f79 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f71  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [0]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [48]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [32]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [16]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f78 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f72  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [64]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [80]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [112]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [96]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f79 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_01  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [129]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [177]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [161]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [145]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_0_6723 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_02  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [193]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [209]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [225]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [241]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_01_6724 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_01  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [1]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [49]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [33]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [17]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_0_6725 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_02  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [65]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [81]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [113]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [97]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_01_6726 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [130]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [178]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [162]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [146]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_1_6727 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [194]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [210]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [226]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [242]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_11_6728 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_11  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [2]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [50]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [34]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [18]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_1_6729 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_12  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [66]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [82]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [114]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [98]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_11_6730 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [131]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [179]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [163]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [147]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_2_6731 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_22  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [195]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [211]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [227]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_21_6732 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_21  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [3]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [51]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [35]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [19]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_2_6733 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_22  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [67]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [83]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [115]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [99]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_21_6734 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [132]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [180]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [164]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [148]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_3_6735 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_32  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [196]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [212]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [228]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [244]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_31_6736 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_31  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [4]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [52]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [36]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [20]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_3_6737 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_32  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [68]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [84]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [116]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [100]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_31_6738 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [133]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [181]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [165]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [149]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_4_6739 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [197]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [213]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [229]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [245]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_41_6740 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_41  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [5]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [53]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [37]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [21]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_4_6741 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_42  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [69]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [85]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [117]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [101]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_41_6742 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [134]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [182]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [166]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [150]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_5_6743 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CCCCF0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [198]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [214]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [230]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [246]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_51_6744 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCFF00F0F0AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_51  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [6]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [54]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [38]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [22]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_5_6745 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_52  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [70]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [86]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [118]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [102]),
    .I4(\s1/i8088/tcore/ir[3] ),
    .I5(\s1/i8088/tcore/ir[2] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_51_6746 )
  );
  LUT6 #(
    .INIT ( 64'hEF10EB14E718E31C ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot162  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_10_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [1])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<0>  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [0]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [0])
  );
  LUT5 #(
    .INIT ( 32'hF5B1E4A0 ))
  \s1/i8088/tcore/exec/regfile/addr_a<2>  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/ir[5] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .O(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<1>  (
    .I0(\s1/i8088/tcore/fetch/off_l [1]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [1])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<0>  (
    .I0(\s1/i8088/tcore/fetch/off_l [0]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [0]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0000FFFF0006FFF9 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/out1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 )
  );
  LUT4 #(
    .INIT ( 16'h0F1E ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/out1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/n0022 )
  );
  LUT5 #(
    .INIT ( 32'h13000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_6_o<3>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_6_o )
  );
  LUT5 #(
    .INIT ( 32'h4C000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_7_o<3>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_7_o )
  );
  LUT5 #(
    .INIT ( 32'h00130000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_4_o<3>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_4_o )
  );
  LUT5 #(
    .INIT ( 32'h004C0000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_5_o<3>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_5_o )
  );
  LUT5 #(
    .INIT ( 32'h00001300 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_2_o<3>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_2_o )
  );
  LUT5 #(
    .INIT ( 32'h00004C00 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_3_o<3>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_3_o )
  );
  LUT5 #(
    .INIT ( 32'h0000004C ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_1_o<3>1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_1_o )
  );
  LUT6 #(
    .INIT ( 64'h5656565656665656 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<4>  (
    .I0(\s1/i8088/tcore/decode/seq [4]),
    .I1(\s1/i8088/tcore/decode/tfle_1090 ),
    .I2(\s1/i8088/tcore/decode/n0099<4>1_5887 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_1138 ),
    .I4(N278),
    .I5(\s1/i8088/tcore/decode/n0099<4>7_5893 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF01FFFFFF00 ))
  \s1/i8088/tcore/decode/n0099<1>2  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_161_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_223_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>2_5868 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/n0099<0>7  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_142_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_140_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_207_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_161_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_179_o ),
    .O(\s1/i8088/tcore/decode/n0099<0>7_5903 )
  );
  LUT5 #(
    .INIT ( 32'hF4F04400 ))
  \s1/i8088/tcore/decode/n0099<1>11_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/GND_13_o_GND_13_o_mux_109_OUT [7]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_149_o1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_141_o ),
    .O(N287)
  );
  LUT6 #(
    .INIT ( 64'hFEFEFEFAFCFCFCF0 ))
  \s1/i8088/tcore/decode/n0099<1>11  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[2] ),
    .I2(N287),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_180_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_178_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_182_o ),
    .O(\s1/i8088/tcore/decode/n0099<1>11_5876 )
  );
  LUT5 #(
    .INIT ( 32'hB3B3B3A0 ))
  \s1/i8088/tcore/decode/Mmux_n009977  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_167_o<7>1 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009976_5932 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFCDCCFFFF0500 ))
  \s1/i8088/tcore/decode/Mmux_n009976  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_148_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_160_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n009975_5931 )
  );
  LUT6 #(
    .INIT ( 64'hDC040404D8000000 ))
  \s1/i8088/tcore/decode/Mmux_n009991  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o11 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_217_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n00999 )
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_223_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_223_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o<7>2  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o )
  );
  LUT6 #(
    .INIT ( 64'h0000001000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>3  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm2_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(N71)
  );
  LUT6 #(
    .INIT ( 64'h0400800000000000 ))
  \s1/i8088/tcore/decode/n0099<0>2  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(\s1/i8088/tcore/decode/n0099<0>2_5898 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_189_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_189_o )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_206_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_206_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_187_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_187_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_194_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_194_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_204_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_204_o )
  );
  LUT5 #(
    .INIT ( 32'hB3338000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>411  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_153_o1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>41 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAAA ))
  \s1/i8088/tcore/decode/n0099<3>2  (
    .I0(\s1/i8088/tcore/decode/ext_int_820 ),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/n0099<3>2_5879 )
  );
  LUT6 #(
    .INIT ( 64'h0000002000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_209_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_209_o )
  );
  LUT6 #(
    .INIT ( 64'h7050300050500000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>13  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_149_o1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>13_5952 )
  );
  LUT6 #(
    .INIT ( 64'h0000400000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>12  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>12_5951 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000080000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_167_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_167_o<7>1 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_207_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_207_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_161_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_161_o )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \s1/i8088/tcore/decode/n0099<0>4  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/n0099<0>4_5900 )
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_149_o2  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_149_o )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_202_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_202_o )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_144_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_144_o )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_152_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_152_o )
  );
  LUT6 #(
    .INIT ( 64'h0000001101000011 ))
  \s1/i8088/tcore/decode/n0099<4>8  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/decode/n0099<4>8_5894 )
  );
  LUT5 #(
    .INIT ( 32'h00330505 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>12  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I3(\s1/i8088/lsb_i/q [1]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84 )
  );
  LUT5 #(
    .INIT ( 32'h00CACACA ))
  \s1/i8088/tcore/decode/opcode_deco/sm1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/sm )
  );
  LUT5 #(
    .INIT ( 32'h00CACACA ))
  \s1/i8088/tcore/decode/opcode_deco/GND_13_o_GND_13_o_mux_109_OUT<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l_0_4_6982 ),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/GND_13_o_GND_13_o_mux_109_OUT [7])
  );
  LUT5 #(
    .INIT ( 32'h0F004444 ))
  \s1/i8088/tcore/decode/n0099<2>5  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I2(\s1/i8088/lsb_i/q [0]),
    .I3(\s1/i8088/lsb_i/q [1]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .O(\s1/i8088/tcore/decode/n0099<2>5_5914 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux611  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [6]),
    .I1(\s1/i8088/tcore/fetch/state_2_2_6972 ),
    .I2(\s1/i8088/tcore/fetch/state_1_2_6970 ),
    .I3(\s1/i8088/tcore/fetch/state_0_2_6971 ),
    .I4(\s1/i8088/lsb_i/q [6]),
    .O(\s1/i8088/tcore/opcode [6])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux711  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I1(\s1/i8088/tcore/fetch/state_2_1_6965 ),
    .I2(\s1/i8088/tcore/fetch/state_1_1_6966 ),
    .I3(\s1/i8088/tcore/fetch/state_0_1_6964 ),
    .I4(\s1/i8088/lsb_i/q [7]),
    .O(\s1/i8088/tcore/opcode [7])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux411  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I1(\s1/i8088/tcore/fetch/state_2_2_6972 ),
    .I2(\s1/i8088/tcore/fetch/state_1_2_6970 ),
    .I3(\s1/i8088/tcore/fetch/state_0_2_6971 ),
    .I4(\s1/i8088/lsb_i/q [4]),
    .O(\s1/i8088/tcore/opcode [4])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux511  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I1(\s1/i8088/tcore/fetch/state_2_3_6978 ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state_0_3_6977 ),
    .I4(\s1/i8088/lsb_i/q [5]),
    .O(\s1/i8088/tcore/opcode [5])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux211  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/tcore/fetch/state_2_3_6978 ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state_0_3_6977 ),
    .I4(\s1/i8088/lsb_i/q [2]),
    .O(\s1/i8088/tcore/opcode [2])
  );
  LUT5 #(
    .INIT ( 32'h55330FFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41910_SW0  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .O(N289)
  );
  LUT6 #(
    .INIT ( 64'hFFFF05F503F3FFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41916_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .O(N291)
  );
  LUT3 #(
    .INIT ( 8'h9A ))
  \s1/i8088/tcore/decode/n0099<1>14_SW0  (
    .I0(\s1/i8088/tcore/decode/seq [1]),
    .I1(\s1/i8088/tcore/decode/tfle_1090 ),
    .I2(\s1/i8088/tcore/decode/dive_1091 ),
    .O(N301)
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/decode/n0099<1>14_SW1  (
    .I0(\s1/i8088/tcore/decode/seq [1]),
    .I1(\s1/i8088/tcore/decode/tfle_1090 ),
    .O(N302)
  );
  LUT6 #(
    .INIT ( 64'hA5A5A5A5A5A5A599 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<5>  (
    .I0(\s1/i8088/tcore/decode/seq [5]),
    .I1(N304),
    .I2(N305),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>2 ),
    .I4(\s1/i8088/tcore/decode/Mmux_n009966 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>1 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [5])
  );
  LUT6 #(
    .INIT ( 64'hB0F0F0F0BFFFFFFF ))
  \s1/i8088/tcore/decode/n0099<0>6_SW0  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_13_o_wide_mux_118_OUT42 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(N307)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF0FFFFFFF4 ))
  \s1/i8088/tcore/decode/n0099<0>6  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_198_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_158_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_184_o ),
    .I5(N307),
    .O(\s1/i8088/tcore/decode/n0099<0>6_5902 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFC840 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>13_SW0  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_203_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_153_o1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_206_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n0630 ),
    .O(N309)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>15  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11_5945 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>13_5943 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_5942 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14_5944 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 ),
    .I5(N309),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA8 ))
  \s1/i8088/tcore/decode/n0099<3>12  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[3] ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_178_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_177_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/need_imm4_1109 ),
    .I4(\s1/i8088/tcore/decode/n0099<3>11_5885 ),
    .I5(N311),
    .O(\s1/i8088/tcore/decode/n0099<3>12_5886 )
  );
  LUT6 #(
    .INIT ( 64'h8F0F000088000000 ))
  \s1/i8088/tcore/decode/n0099<0>12  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_13_o_wide_mux_138_OUT11 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o11 ),
    .I2(N313),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_217_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/n0099<0>11_5907 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .O(\s1/i8088/tcore/decode/n0099<0>12_5908 )
  );
  LUT6 #(
    .INIT ( 64'h4644020000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>13  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(N317),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>13_5943 )
  );
  LUT6 #(
    .INIT ( 64'h8C04040488000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(N319),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>11_5941 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_5942 )
  );
  LUT6 #(
    .INIT ( 64'hFEAAFAAAAEAAAAAA ))
  \s1/i8088/tcore/decode/n0099<2>2  (
    .I0(\s1/i8088/tcore/decode/dive_1091 ),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_163_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/n0099<2>2_5911 )
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \s1/i8088/tcore/decode/n0099<1>4  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(N323),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(\s1/i8088/tcore/decode/n0099<1>4_5870 )
  );
  LUT6 #(
    .INIT ( 64'h2F2222220F000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>83  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(N325),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o11 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/out131 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_153_o1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>83_5948 )
  );
  LUT6 #(
    .INIT ( 64'h3337303000040000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>61  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(N327),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o11 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>6 )
  );
  LUT5 #(
    .INIT ( 32'hE2000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41911_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .O(N329)
  );
  LUT6 #(
    .INIT ( 64'hFFFF03F305F5FFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41911_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .O(N330)
  );
  LUT6 #(
    .INIT ( 64'h202A757FFFFFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41915_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4959 ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(N332)
  );
  LUT5 #(
    .INIT ( 32'hFF00E2E2 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41915_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a<2>_mmx_out ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[0]_ci_MUX_2129_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(N333)
  );
  LUT6 #(
    .INIT ( 64'h0002000200000F00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41912  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(N336),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(N335),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41911 )
  );
  LUT6 #(
    .INIT ( 64'h00A050F000C030F0 ))
  \s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o1  (
    .I0(N50),
    .I1(\s1/i8088/tcore/micro_data/micro_o[9] ),
    .I2(\s1/i8088/tcore/rom_ir[34] ),
    .I3(N345),
    .I4(N344),
    .I5(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .O(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/Mmux_bus_b105  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<3> ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<3> ),
    .I2(N352),
    .I3(N353),
    .I4(N351),
    .I5(N350),
    .O(\s1/i8088/tcore/exec/bus_b [3])
  );
  LUT4 #(
    .INIT ( 16'hFFB8 ))
  \a<18>LogicTrst1  (
    .I0(\s2/b5_5675 ),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/u10/rq_6_256 ),
    .I3(\s4/ls6700/q3 [2]),
    .O(a[18])
  );
  LUT6 #(
    .INIT ( 64'h8888888888888000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4195  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh140 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41932 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4193_6313 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4191_6311 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4194_6314 )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o81  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [1]),
    .O(\s1/i8088/tcore/exec/alu/arl [1])
  );
  LUT5 #(
    .INIT ( 32'hB4F03C78 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1611  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_10_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [0])
  );
  LUT4 #(
    .INIT ( 16'hFE10 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4191  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh104 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh57 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o419 )
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A08082A0808 ))
  \s1/i8088/tcore/exec/Mmux_bus_b14  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N103),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/bus_b [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF88F0F0F0F0 ))
  \s1/i8088/tcore/Mmux_ir322  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_157_o ),
    .I2(\s1/i8088/tcore/Mmux_ir32 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_143_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_162_o ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .O(\s1/i8088/tcore/Mmux_ir321_5848 )
  );
  LUT5 #(
    .INIT ( 32'hF1F01100 ))
  \s1/i8088/tcore/decode/n0099<0>10  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[0] ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_223_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<0>3 ),
    .O(\s1/i8088/tcore/decode/n0099<0>10_5906 )
  );
  LUT6 #(
    .INIT ( 64'hFF34FF30FF04FF00 ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm41  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_183_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_207_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm4_1109 )
  );
  LUT5 #(
    .INIT ( 32'h02400000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11_5945 )
  );
  LUT6 #(
    .INIT ( 64'hCA00000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_182_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_182_o )
  );
  LUT6 #(
    .INIT ( 64'h0000350000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_177_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_177_o )
  );
  LUT6 #(
    .INIT ( 64'h00CA000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_160_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_160_o )
  );
  LUT6 #(
    .INIT ( 64'h0035000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o<7>2  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o )
  );
  LUT5 #(
    .INIT ( 32'hC8480000 ))
  \s1/i8088/tcore/decode/Mmux_n009965  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009964_5924 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000003500 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o<7>11  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'h0000003500000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_142_o1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_142_o )
  );
  LUT6 #(
    .INIT ( 64'h00000000000000CA ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_141_o1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_141_o )
  );
  LUT6 #(
    .INIT ( 64'h00FFFFFF00FF35FF ))
  \s1/i8088/tcore/decode/opcode_deco/out_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(N86)
  );
  LUT6 #(
    .INIT ( 64'h8888222822282228 ))
  \s1/i8088/tcore/decode/n0099<4>2  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/modrm [4]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .I5(\s1/i8088/tcore/modrm [6]),
    .O(\s1/i8088/tcore/decode/n0099<4>2_5888 )
  );
  LUT6 #(
    .INIT ( 64'h6A557F55FF55FF55 ))
  \s1/i8088/tcore/decode/Mmux_n009962  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [6]),
    .I2(\s1/i8088/tcore/modrm [7]),
    .I3(\s1/i8088/tcore/modrm [3]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/modrm [5]),
    .O(\s1/i8088/tcore/decode/Mmux_n009961 )
  );
  LUT6 #(
    .INIT ( 64'h00000000AAACAAAA ))
  \s1/i8088/tcore/decode/n0099<0>11  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [5]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/decode/n0099<0>11_5907 )
  );
  LUT6 #(
    .INIT ( 64'hAAACAAAA00000000 ))
  \s1/i8088/tcore/decode/n0099<2>4  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/modrm [5]),
    .O(\s1/i8088/tcore/decode/n0099<2>4_5913 )
  );
  LUT4 #(
    .INIT ( 16'hF100 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N355)
  );
  LUT6 #(
    .INIT ( 64'hFF01FF51EF01EF51 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b95_6974 ),
    .I1(N162),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(N355),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<1>  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h6666666C66666666 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<6>  (
    .I0(\s1/i8088/tcore/decode/Mmux_n00997 ),
    .I1(\s1/i8088/tcore/decode/seq [6]),
    .I2(\s1/i8088/tcore/decode/Mmux_n009974 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_1139 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>1 ),
    .I5(N357),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [6])
  );
  LUT6 #(
    .INIT ( 64'h8081B0B100013031 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41917_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .I3(N332),
    .I4(N291),
    .I5(N333),
    .O(N359)
  );
  LUT4 #(
    .INIT ( 16'h3B0A ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41917  (
    .I0(\s1/i8088/tcore/exec/a [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(N359),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41916 )
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDDDDDC4DDC0 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>77_SW2  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_198_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_158_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_184_o ),
    .O(N361)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFDFC ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>77  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>76_5940 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_148_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_181_o ),
    .I4(N361),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_imm2_1117 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>7 )
  );
  LUT6 #(
    .INIT ( 64'h8F8F8F8F8A8A8880 ))
  \s1/i8088/tcore/decode/n0099<3>10_SW0  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_203_o<7>1 ),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_207_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>41 ),
    .O(N363)
  );
  LUT6 #(
    .INIT ( 64'hFCFDFFFFF0F5FFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[0] ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_149_o ),
    .I3(N73),
    .I4(N365),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_182_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_1138 )
  );
  LUT5 #(
    .INIT ( 32'hFEFAFCF0 ))
  \s1/i8088/tcore/decode/n0099<2>11  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[3] ),
    .I1(N367),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_187_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_182_o ),
    .O(\s1/i8088/tcore/decode/n0099<2>11_5918 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot163_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(N369)
  );
  LUT6 #(
    .INIT ( 64'h0033FAC9FFCCFFCC ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot163_SW2  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N370)
  );
  LUT6 #(
    .INIT ( 64'h4F5E0B1AC75E831A ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot163  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(N369),
    .I3(N160),
    .I4(N370),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFB4FBF4FF3CFB7C ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41912_SW1  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_10_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_7_o ),
    .O(N336)
  );
  LUT5 #(
    .INIT ( 32'h22770F0F ))
  \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<1>1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_5025 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<1>1_6644 )
  );
  LUT6 #(
    .INIT ( 64'h5555F7FF5D55FFFF ))
  \s1/i8088/tcore/exec/Mmux_alu_word11  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[24] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .I4(\s1/i8088/tcore/rom_ir[29] ),
    .I5(\s1/i8088/tcore/rom_ir[34] ),
    .O(\s1/i8088/tcore/exec/alu_word )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEFEEFFFFAFAA ))
  \s1/i8088/tcore/decode/n0099<0>13_SW0  (
    .I0(\s1/i8088/tcore/decode/dive_1091 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[2] ),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_160_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_194_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_182_o ),
    .O(N374)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/n0099<0>15  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_204_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_164_o ),
    .I2(\s1/i8088/tcore/decode/n0099<0>14_5909 ),
    .I3(\s1/i8088/tcore/decode/n0099<0>12_5908 ),
    .I4(N374),
    .I5(\s1/i8088/tcore/decode/n0099<0>10_5906 ),
    .O(\s1/i8088/tcore/decode/n0099<0>15_5910 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4073 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_217_o<7>1 ),
    .I3(N376),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_215_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n0630 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_1139 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFF00 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>11_SW0  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>12_5951 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_223_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>13_5952 ),
    .O(N378)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>14  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/n0215 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_169_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_194_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_209_o ),
    .I5(N378),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF1F0 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>41  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_140_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_158_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>4 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_SW1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .O(N380)
  );
  LUT6 #(
    .INIT ( 64'h10BA101000AA0000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_163_o<7>1 ),
    .I3(N380),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o11 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_1114 )
  );
  LUT6 #(
    .INIT ( 64'h1511001100000000 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>1_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(N77)
  );
  LUT5 #(
    .INIT ( 32'h35FFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>76_SW0_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .O(N382)
  );
  LUT6 #(
    .INIT ( 64'h0000000044420000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>76  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(N382),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>76_5940 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_224_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_224_o )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_211_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_211_o )
  );
  LUT6 #(
    .INIT ( 64'h000000000000CA00 ))
  \s1/i8088/tcore/decode/opcode_deco/_n063011  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n06301 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_13_o_wide_mux_138_OUT111  (
    .I0(\s1/i8088/tcore/modrm [7]),
    .I1(\s1/i8088/tcore/modrm [6]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_PWR_13_o_wide_mux_138_OUT11 )
  );
  LUT4 #(
    .INIT ( 16'hFF20 ))
  \s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_13_o_wide_mux_118_OUT421  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [7]),
    .I3(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/Mmux_regm[2]_GND_13_o_wide_mux_118_OUT42 )
  );
  LUT5 #(
    .INIT ( 32'hCA000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_224_o<7>1_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .O(N313)
  );
  LUT6 #(
    .INIT ( 64'h3535353500CACACA ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>11  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>11_5941 )
  );
  LUT6 #(
    .INIT ( 64'h00CC0A0A00000000 ))
  \s1/i8088/tcore/decode/n0099<2>2_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I3(\s1/i8088/lsb_i/q [1]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_163_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'h000000000F004444 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>81  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I2(\s1/i8088/lsb_i/q [0]),
    .I3(\s1/i8088/lsb_i/q [1]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>81_5946 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000035 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_140_o1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [6]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_140_o )
  );
  LUT5 #(
    .INIT ( 32'h00CA0000 ))
  \s1/i8088/tcore/decode/opcode_deco/out1321  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .O(\s1/i8088/tcore/decode/opcode_deco/out131 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000F02222 ))
  \s1/i8088/tcore/decode/n0099<0>3  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I2(\s1/i8088/lsb_i/q [0]),
    .I3(\s1/i8088/lsb_i/q [1]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/n0099<0>3_5899 )
  );
  LUT6 #(
    .INIT ( 64'h00000000F0008888 ))
  \s1/i8088/tcore/decode/opcode_deco/_n063041  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I2(\s1/i8088/lsb_i/q [0]),
    .I3(\s1/i8088/lsb_i/q [1]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n06304 )
  );
  LUT5 #(
    .INIT ( 32'hFF353535 ))
  \s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out11  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h5F5F5F5F5F5F5F3F ))
  \s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT<0>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l_0_2_6967 ),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/pref_l [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[0] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF5554FFFF5557 ))
  \s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT<2>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/pref_l [1]),
    .I5(\s1/i8088/lsb_i/q [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[2] )
  );
  LUT6 #(
    .INIT ( 64'h666666666666663C ))
  \s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT<3>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l_0_3_6975 ),
    .I1(\s1/i8088/tcore/fetch/pref_l [1]),
    .I2(\s1/i8088/lsb_i/q [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[3] )
  );
  LUT6 #(
    .INIT ( 64'h8888888A88888880 ))
  \s1/i8088/tcore/decode/n0099<4>3  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/lsb_i/q [0]),
    .O(\s1/i8088/tcore/decode/n0099<4>3_5889 )
  );
  LUT4 #(
    .INIT ( 16'hEFFF ))
  \s1/i8088/tcore/decode/Mmux_n009968_SW0  (
    .I0(\s1/i8088/tcore/decode/dive_1091 ),
    .I1(\s1/i8088/tcore/decode/tfle_1090 ),
    .I2(\s1/i8088/tcore/decode/ext_int_820 ),
    .I3(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(N304)
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \s1/i8088/tcore/decode/Mmux_n009968_SW1  (
    .I0(\s1/i8088/tcore/decode/dive_1091 ),
    .I1(\s1/i8088/tcore/decode/ext_int_820 ),
    .I2(\s1/i8088/tcore/fetch/pref_l [1]),
    .I3(\s1/i8088/tcore/decode/tfle_1090 ),
    .O(N305)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFD ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15221_SW0  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .O(N384)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFDFFDDFFDF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15221_SW1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(N385)
  );
  LUT6 #(
    .INIT ( 64'h0000001010001010 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15221  (
    .I0(\s1/i8088/tcore/exec/bus_b [5]),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/a [15]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2]),
    .I4(N384),
    .I5(N385),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFDFDF8 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o31  (
    .I0(\s1/i8088/tcore/ir[33] ),
    .I1(N387),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o3 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/decode/n0099<0>16_SW0_SW1  (
    .I0(\s1/i8088/tcore/decode/seq [0]),
    .I1(\s1/i8088/tcore/decode/tfle_1090 ),
    .O(N392)
  );
  LUT6 #(
    .INIT ( 64'hE4E4E4E4E4E4E4F0 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<0>  (
    .I0(\s1/i8088/tcore/decode/ext_int_820 ),
    .I1(N392),
    .I2(N391),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>1 ),
    .I4(\s1/i8088/tcore/decode/n0099<0>15_5910 ),
    .I5(\s1/i8088/tcore/decode/n0099<0>9_5905 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h5555555555555595 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<7>  (
    .I0(\s1/i8088/tcore/decode/seq [7]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/n0215 ),
    .I2(N394),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_1139 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<7>1 ),
    .I5(\s1/i8088/tcore/decode/Mmux_n009983_5936 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [7])
  );
  LUT5 #(
    .INIT ( 32'h00007F77 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>1_SW2  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>1 ),
    .I3(N79),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>3 ),
    .O(N396)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>15_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>12_5942 ),
    .I1(\s1/i8088/tcore/decode/n0099<1>7_5873 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>13_5943 ),
    .I3(\s1/i8088/tcore/decode/n0099<1>12_5877 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>3 ),
    .I5(\s1/i8088/tcore/decode/n0099<1>11_5876 ),
    .O(N398)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>21_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(N400)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/Mmux_n009994  (
    .I0(\s1/i8088/tcore/decode/dive_1091 ),
    .I1(\s1/i8088/tcore/decode/tfle_1090 ),
    .I2(\s1/i8088/tcore/decode/ext_int_820 ),
    .I3(N400),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_182_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_211_o ),
    .O(\s1/i8088/tcore/decode/Mmux_n009993 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o21_SW1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .O(N402)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o111_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .O(N409)
  );
  LUT6 #(
    .INIT ( 64'h0000000010000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_148_o1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(N409),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_148_o )
  );
  LUT4 #(
    .INIT ( 16'hEAFF ))
  \s1/i8088/tcore/decode/n0099<2>14_SW0  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [4]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .O(N411)
  );
  LUT6 #(
    .INIT ( 64'h0000800000000000 ))
  \s1/i8088/tcore/decode/n0099<2>14  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(N411),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(\s1/i8088/tcore/decode/n0099<2>14_5920 )
  );
  LUT6 #(
    .INIT ( 64'h0005000100000000 ))
  \s1/i8088/tcore/decode/n0099<4>6  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(N413),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/n0099<4>6_5892 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000330505 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>21  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I3(\s1/i8088/lsb_i/q [1]),
    .I4(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF20FFFFFF00FF ))
  \s1/i8088/tcore/exec/regfile/Mmux_a31_SW0  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/ir[34] ),
    .I4(\s1/i8088/tcore/ir[5] ),
    .I5(\s1/i8088/tcore/ir[27] ),
    .O(N419)
  );
  LUT5 #(
    .INIT ( 32'hFF00D8D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a31  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .I4(N419),
    .O(\s1/i8088/tcore/exec/a [10])
  );
  LUT5 #(
    .INIT ( 32'hFF00D8D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a41  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I4(N419),
    .O(\s1/i8088/tcore/exec/a [11])
  );
  LUT5 #(
    .INIT ( 32'hFF00D8D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a51  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I4(N419),
    .O(\s1/i8088/tcore/exec/a [12])
  );
  LUT5 #(
    .INIT ( 32'hFF00D8D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a61  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I4(N419),
    .O(\s1/i8088/tcore/exec/a [13])
  );
  LUT5 #(
    .INIT ( 32'hFF00D8D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a71  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I4(N419),
    .O(\s1/i8088/tcore/exec/a [14])
  );
  LUT5 #(
    .INIT ( 32'hFF00D8D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a91  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I4(N419),
    .O(\s1/i8088/tcore/exec/a [15])
  );
  LUT5 #(
    .INIT ( 32'hF0F0DD88 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a221  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(N419),
    .O(\s1/i8088/tcore/exec/a [7])
  );
  LUT5 #(
    .INIT ( 32'hFF00D8D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a231  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I4(N419),
    .O(\s1/i8088/tcore/exec/a [8])
  );
  LUT5 #(
    .INIT ( 32'hFF00D8D8 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a241  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .I4(N419),
    .O(\s1/i8088/tcore/exec/a [9])
  );
  LUT6 #(
    .INIT ( 64'hEFAB6723CD894501 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41918_SW0  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/alu/arl [1]),
    .I4(\s1/i8088/tcore/exec/alu/oth [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4194_6314 ),
    .O(N437)
  );
  LUT6 #(
    .INIT ( 64'hFEFEFEFC10101030 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_31  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4198_6318 ),
    .I2(N437),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41916 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41913_6321 ),
    .I5(N438),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_31_1297 )
  );
  LUT6 #(
    .INIT ( 64'h0007000700007700 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4197  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(N440),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I4(N441),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4196_6316 )
  );
  LUT6 #(
    .INIT ( 64'hDD88F0F000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4198_SW0  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4941 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N443)
  );
  LUT6 #(
    .INIT ( 64'hDD88F0F000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4198_SW1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4965 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .O(N444)
  );
  LUT6 #(
    .INIT ( 64'h0707000007000700 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4198  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(N443),
    .I4(N444),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4197_6317 )
  );
  LUT6 #(
    .INIT ( 64'h8888888080888080 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41822  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [6]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(N450),
    .I5(N451),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4182 )
  );
  LUT5 #(
    .INIT ( 32'h5EFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_SW0  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .O(N453)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF35 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_SW0_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .O(N456)
  );
  LUT5 #(
    .INIT ( 32'hCAFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_SW0_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .O(N457)
  );
  LUT6 #(
    .INIT ( 64'h0426002204040000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_SW0  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(N456),
    .I3(N457),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(N83)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF35FFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_SW0_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(\s1/i8088/tcore/opcode [6]),
    .O(N459)
  );
  LUT6 #(
    .INIT ( 64'hCFEFCFEFFFFFFFCF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_SW0  (
    .I0(N460),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(N459),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(N73)
  );
  LUT4 #(
    .INIT ( 16'hF7FF ))
  \s1/i8088/tcore/decode/opcode_deco/out_SW0_SW0  (
    .I0(\s1/i8088/lsb_i/q [2]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/lsb_i/q [0]),
    .I3(\s1/i8088/lsb_i/q [1]),
    .O(N462)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \s1/i8088/tcore/decode/opcode_deco/out_SW0_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [0]),
    .O(N463)
  );
  LUT6 #(
    .INIT ( 64'hFFFF5557FFFC5554 ))
  \s1/i8088/tcore/decode/opcode_deco/out_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(N463),
    .I5(N462),
    .O(N85)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000600 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out7_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [1]),
    .O(N135)
  );
  LUT6 #(
    .INIT ( 64'h00FF00FF00FF01FF ))
  \s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_7_o1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b115_6962 ),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_7_o )
  );
  LUT6 #(
    .INIT ( 64'h44E44EEEBB1BB111 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<0>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/regfile/Mmux_a2_6969 ),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/out11  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .I4(\s1/i8088/tcore/exec/bus_b [6]),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/_n0163 )
  );
  LUT6 #(
    .INIT ( 64'h11B11BBBEE4EE444 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<1>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/a [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h00000000000D002F ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy<2>1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N299),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFF2000FFFF0000 ))
  \s1/i8088/tcore/exec/Mmux_bus_b102_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/ir[8] ),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b10 ),
    .O(N350)
  );
  LUT6 #(
    .INIT ( 64'hFFFF2022FFFF0022 ))
  \s1/i8088/tcore/exec/Mmux_bus_b102_SW1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/ir[8] ),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b10 ),
    .O(N351)
  );
  LUT6 #(
    .INIT ( 64'hFFFF2200FFFF0200 ))
  \s1/i8088/tcore/exec/Mmux_bus_b102_SW2  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/ir[8] ),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b10 ),
    .O(N352)
  );
  LUT6 #(
    .INIT ( 64'hFFFF2222FFFF0222 ))
  \s1/i8088/tcore/exec/Mmux_bus_b102_SW3  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/ir[8] ),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b103 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b10 ),
    .O(N353)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \s1/i8088/tcore/exec/Mmux_bus_b93  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b102 )
  );
  LUT5 #(
    .INIT ( 32'hFFFDFDFD ))
  \s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o1_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/src [3]),
    .I4(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .O(N344)
  );
  LUT5 #(
    .INIT ( 32'hFFFDFFFF ))
  \s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o1_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/src [3]),
    .I4(\s1/i8088/tcore/micro_data/micro_o[40] ),
    .O(N345)
  );
  LUT6 #(
    .INIT ( 64'h5000500040000000 ))
  \s1/i8088/tcore/decode/n0099<3>8  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o<7>1 ),
    .O(\s1/i8088/tcore/decode/n0099<3>8_5884 )
  );
  LUT6 #(
    .INIT ( 64'h55D5555500C00000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>51  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/modrm [6]),
    .I2(\s1/i8088/tcore/modrm [7]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_160_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_181_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 )
  );
  LUT6 #(
    .INIT ( 64'h35CACA0000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<0>31  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<0>3 )
  );
  LUT5 #(
    .INIT ( 32'hCA000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_156_o1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_153_o1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_156_o )
  );
  LUT6 #(
    .INIT ( 64'hD595D58080D52AFF ))
  \s1/i8088/tcore/decode/n0099<3>5  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/modrm [6]),
    .I3(\s1/i8088/tcore/modrm [3]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/decode/n0099<3>5_5882 )
  );
  LUT6 #(
    .INIT ( 64'h3500000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_181_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_181_o )
  );
  LUT6 #(
    .INIT ( 64'h0000003500000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o )
  );
  LUT6 #(
    .INIT ( 64'h000000CA00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_179_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_179_o )
  );
  LUT6 #(
    .INIT ( 64'h0000CA0000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_178_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_178_o )
  );
  LUT6 #(
    .INIT ( 64'h591D1D1DD11C1C1C ))
  \s1/i8088/tcore/decode/n0099<1>6  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/modrm [3]),
    .I3(\s1/i8088/tcore/modrm [7]),
    .I4(\s1/i8088/tcore/modrm [6]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/decode/n0099<1>6_5872 )
  );
  LUT5 #(
    .INIT ( 32'h00CA0000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_155_o1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_153_o1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_155_o )
  );
  LUT6 #(
    .INIT ( 64'h0008000F00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>21_5957 )
  );
  LUT6 #(
    .INIT ( 64'h000000CA00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_176_o<7>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_176_o )
  );
  LUT6 #(
    .INIT ( 64'h7777700077770000 ))
  \s1/i8088/tcore/decode/n0099<3>11  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_141_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_153_o1 ),
    .O(\s1/i8088/tcore/decode/n0099<3>11_5885 )
  );
  LUT6 #(
    .INIT ( 64'hDDDFFFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>1_SW0  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/modrm [4]),
    .I3(\s1/i8088/tcore/modrm [5]),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(N79)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAA8 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_155_o1_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [7]),
    .I5(\s1/i8088/tcore/opcode [6]),
    .O(N325)
  );
  LUT6 #(
    .INIT ( 64'hAAABAAA8FFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o21_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [6]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [6]),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(N327)
  );
  LUT6 #(
    .INIT ( 64'h55555553FFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o<7>1_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(N323)
  );
  LUT6 #(
    .INIT ( 64'h6E7F27AF99FFDFDF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41912_SW0_SW0  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N469)
  );
  LUT6 #(
    .INIT ( 64'hEEFF2F2F11FFDFDF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41912_SW0_SW1  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N470)
  );
  LUT6 #(
    .INIT ( 64'h4E5F27AFBBFFDDFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41912_SW0_SW2  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N471)
  );
  LUT6 #(
    .INIT ( 64'hCEDF2F2F33FFDDFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41912_SW0_SW3  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N472)
  );
  LUT6 #(
    .INIT ( 64'hFA50FA50EEEE4444 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41912_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_10_o ),
    .I1(N469),
    .I2(N470),
    .I3(N472),
    .I4(N471),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_7_o ),
    .O(N335)
  );
  LUT3 #(
    .INIT ( 8'h25 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot842_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N476)
  );
  LUT6 #(
    .INIT ( 64'h004480C400008080 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot842  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o3 ),
    .I5(N476),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot8 [3])
  );
  LUT6 #(
    .INIT ( 64'hEF10EB14E718E31C ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot822  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_34_o_LessThan_17_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_34_o_LessThan_14_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot8 [1])
  );
  LUT6 #(
    .INIT ( 64'hD7C35541FFEB7D69 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41914_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I3(N289),
    .I4(N330),
    .I5(N329),
    .O(N478)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFAF0FFFFFBF3 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41914  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41912_6320 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41911 ),
    .I5(N478),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41913_6321 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<3>_SW0  (
    .I0(\s1/i8088/tcore/decode/n0099<3>8_5884 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_169_o ),
    .I2(N363),
    .I3(\s1/i8088/tcore/decode/n0099<3>6_5883 ),
    .I4(\s1/i8088/tcore/decode/n0099<3>4_5881 ),
    .O(N480)
  );
  LUT6 #(
    .INIT ( 64'h6666666A66666666 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<3>  (
    .I0(\s1/i8088/tcore/decode/seq [3]),
    .I1(\s1/i8088/tcore/decode/n0099<3>1_5878 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_1138 ),
    .I3(\s1/i8088/tcore/decode/n0099<3>12_5886 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>7 ),
    .I5(N480),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/Mmux_n009967  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_207_o<7>1 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_179_o ),
    .I2(\s1/i8088/tcore/decode/Mmux_n009963_5923 ),
    .I3(\s1/i8088/tcore/decode/Mmux_n009964_5924 ),
    .I4(N482),
    .I5(\s1/i8088/tcore/decode/Mmux_n009962_5922 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009966 )
  );
  LUT5 #(
    .INIT ( 32'hDECC5A00 ))
  \s1/i8088/tcore/exec/alu/arlog/ci1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/rom_ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/ci )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFC840 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>13_SW1  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_203_o<7>1 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_153_o1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11_5945 ),
    .I5(\s1/i8088/tcore/decode/n0099<4>6_5892 ),
    .O(N486)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/n0099<4>7  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>3_1114 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>3 ),
    .I3(N486),
    .I4(\s1/i8088/tcore/decode/n0099<4>5_5891 ),
    .I5(\s1/i8088/tcore/decode/n0099<4>4_5890 ),
    .O(\s1/i8088/tcore/decode/n0099<4>7_5893 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFFFC ))
  \s1/i8088/tcore/decode/Mmux_n009974_SW0  (
    .I0(\s1/i8088/tcore/decode/Mmux_n009972_5929 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_177_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_179_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .O(N488)
  );
  LUT5 #(
    .INIT ( 32'h00000100 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o21_SW2  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(N490)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888FFFFF000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o11 ),
    .I3(N490),
    .I4(N83),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_156_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_1120 )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_184_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [1]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_184_o )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_203_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_203_o<7>1 )
  );
  LUT5 #(
    .INIT ( 32'hB5F51F5F ))
  \s1/i8088/tcore/decode/n0099<1>8  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [6]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/modrm [7]),
    .I4(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/decode/n0099<1>8_5874 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux311  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [3]),
    .O(\s1/i8088/tcore/opcode [3])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux1111  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [1]),
    .O(\s1/i8088/tcore/opcode [1])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s1/i8088/tcore/fetch/mux111  (
    .I0(\s1/i8088/tcore/fetch/opcode_l_0_1_6961 ),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [0]),
    .O(\s1/i8088/tcore/opcode [0])
  );
  LUT5 #(
    .INIT ( 32'h55545557 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_SW0_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/lsb_i/q [0]),
    .O(N460)
  );
  LUT5 #(
    .INIT ( 32'hAAAA666A ))
  \s1/i8088/tcore/decode/n0099<0>16_SW0_SW0  (
    .I0(\s1/i8088/tcore/decode/seq [0]),
    .I1(\s1/i8088/tcore/decode/ext_int_820 ),
    .I2(\s1/i8088/tcore/fetch/pref_l [1]),
    .I3(\s1/i8088/tcore/decode/dive_1091 ),
    .I4(\s1/i8088/tcore/decode/tfle_1090 ),
    .O(N391)
  );
  LUT6 #(
    .INIT ( 64'h00000200F0F00200 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4196  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot8 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot8 [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [2]),
    .I5(N492),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4195_6315 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFDFFFFFFFC ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>77_SW0  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>76_5940 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_148_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_206_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_176_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_181_o ),
    .O(N494)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/n0099<2>8  (
    .I0(\s1/i8088/tcore/decode/n0099<2>7_5916 ),
    .I1(\s1/i8088/tcore/decode/n0099<2>6_5915 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/need_imm2_1117 ),
    .I3(N494),
    .I4(N361),
    .I5(\s1/i8088/tcore/decode/n0099<2>3_5912 ),
    .O(\s1/i8088/tcore/decode/n0099<2>8_5917 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000103 ))
  \s1/i8088/tcore/decode/n0099<4>11_SW0  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_187_o ),
    .I2(N496),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>22_5958 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/seq_addr<3>5 ),
    .I5(\s1/i8088/tcore/decode/n0099<4>10_5896 ),
    .O(N278)
  );
  LUT4 #(
    .INIT ( 16'hFBFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_223_o<7>1_SW0  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .O(N498)
  );
  LUT6 #(
    .INIT ( 64'hFFFFEFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<3>2_SW1  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(N498),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(N365)
  );
  LUT6 #(
    .INIT ( 64'h80FFFFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/n0099<0>14_SW0  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N500)
  );
  LUT6 #(
    .INIT ( 64'h0000000020000000 ))
  \s1/i8088/tcore/decode/n0099<0>14  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .I5(N500),
    .O(\s1/i8088/tcore/decode/n0099<0>14_5909 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/out11_SW0  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .O(N502)
  );
  LUT6 #(
    .INIT ( 64'h0000002000000002 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15211  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b14_6981 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [6]),
    .I4(N502),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1521 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o31_SW0_SW0  (
    .I0(\s1/i8088/tcore/fetch/imm_l [1]),
    .I1(\s1/i8088/tcore/fetch/imm_l [0]),
    .O(N506)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o31_SW0_SW1  (
    .I0(\s1/i8088/tcore/fetch/off_l [1]),
    .I1(\s1/i8088/tcore/fetch/off_l [0]),
    .O(N507)
  );
  LUT6 #(
    .INIT ( 64'hFFFFCF0FFFAFFF0F ))
  \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o31_SW0  (
    .I0(N506),
    .I1(N507),
    .I2(\s1/i8088/tcore/exec_st ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[46] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[48] ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[47] ),
    .O(N387)
  );
  LUT6 #(
    .INIT ( 64'h3CFF78FFB4FFF0FF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4197_SW0  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/a [5]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_34_o_LessThan_17_o ),
    .I5(N509),
    .O(N440)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAABAAAAAAA8 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<1>  (
    .I0(N515),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>4 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>8 ),
    .I3(\s1/i8088/tcore/decode/n0099<1>5_5871 ),
    .I4(N398),
    .I5(N514),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [1])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b125_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .O(N517)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41711  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I1(N517),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4171 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1531_SW0  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .O(N519)
  );
  LUT6 #(
    .INIT ( 64'h000000000000000E ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1531  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(N519),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFDFCFFFFFCFC ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41822_SW0  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b14_6981 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o3 ),
    .O(N450)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41822_SW1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b14_6981 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o3 ),
    .O(N451)
  );
  LUT6 #(
    .INIT ( 64'h0505050505050537 ))
  \s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_10_o1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_10_o )
  );
  LUT6 #(
    .INIT ( 64'hBB1BB111FFFFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1401  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh140 )
  );
  LUT5 #(
    .INIT ( 32'hEE4EE444 ))
  \s1/i8088/tcore/exec/Mmux_bus_b84  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(\s1/i8088/tcore/exec/bus_b [1])
  );
  LUT5 #(
    .INIT ( 32'hBB1BB111 ))
  \s1/i8088/tcore/exec/Mmux_bus_b110  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .O(\s1/i8088/tcore/exec/bus_b [0])
  );
  LUT6 #(
    .INIT ( 64'hFFF7FFF7FFF7DDD5 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N162)
  );
  LUT6 #(
    .INIT ( 64'h000800080008222A ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot163_SW0  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .O(N160)
  );
  LUT6 #(
    .INIT ( 64'h2606240422022000 ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy<2>1_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o3_5866 ),
    .I4(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .O(N299)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \s1/i8088/tcore/Mmux_ir281  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[34] ),
    .O(\s1/i8088/tcore/ir[34] )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \s1/i8088/tcore/Mmux_ir171  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .O(\s1/i8088/tcore/ir[24] )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \s1/i8088/tcore/Mmux_ir181  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .O(\s1/i8088/tcore/ir[25] )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s1/i8088/tcore/Mmux_ir161  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/ir[23] )
  );
  LUT5 #(
    .INIT ( 32'h00000080 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'hB666A446A446A446 ))
  \s1/i8088/tcore/decode/n0099<2>11_SW0  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/modrm [5]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .I5(\s1/i8088/tcore/modrm [6]),
    .O(N367)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000080 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_198_o<7>1  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_198_o )
  );
  LUT6 #(
    .INIT ( 64'h5717171757575757 ))
  \s1/i8088/tcore/decode/Mmux_n009973  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/modrm [6]),
    .I4(\s1/i8088/tcore/modrm [7]),
    .I5(\s1/i8088/tcore/opcode [0]),
    .O(\s1/i8088/tcore/decode/Mmux_n009972_5929 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAC00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_215_o<7>1_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(N317)
  );
  LUT6 #(
    .INIT ( 64'hAAABAAA8FFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_203_o<7>11_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [0]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(N319)
  );
  LUT6 #(
    .INIT ( 64'h0000000055535555 ))
  \s1/i8088/tcore/decode/opcode_deco/n01211  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [5]),
    .I1(\s1/i8088/lsb_i/q [5]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/modrm [4]),
    .O(\s1/i8088/tcore/decode/opcode_deco/n0121 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAA8 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>21_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/lsb_i/q [5]),
    .I5(\s1/i8088/tcore/opcode [2]),
    .O(N413)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<6>_SW0  (
    .I0(N521),
    .I1(\s1/i8088/tcore/decode/Mmux_n009976_5932 ),
    .I2(\s1/i8088/tcore/decode/Mmux_n009975_5931 ),
    .I3(\s1/i8088/tcore/decode/Mmux_n009971_5928 ),
    .I4(N488),
    .O(N357)
  );
  LUT6 #(
    .INIT ( 64'hFEFFFFFFFFFFFF7F ))
  \s1/i8088/tcore/decode/opcode_deco/_n06302_SW0  (
    .I0(\s1/i8088/tcore/opcode [6]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N523)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s1/i8088/tcore/decode/opcode_deco/_n06302  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(N523),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n0630 )
  );
  LUT6 #(
    .INIT ( 64'h0000041188888C99 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot841  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o3 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000320033 ))
  \s1/i8088/tcore/decode/n0099<2>15_SW0  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_202_o ),
    .I2(N525),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_189_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .I5(\s1/i8088/tcore/decode/n0099<2>14_5920 ),
    .O(N484)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/_n0838  (
    .I0(N527),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_184_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_224_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_223_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_156_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n0838_1155 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA000FFFFE444 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>84 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o11 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_157_o ),
    .I5(N453),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>85_5950 )
  );
  LUT5 #(
    .INIT ( 32'h00000020 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>21  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>2 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>1 )
  );
  LUT5 #(
    .INIT ( 32'hA6A5A5A5 ))
  \s1/i8088/tcore/decode/n0099<1>13_SW1  (
    .I0(\s1/i8088/tcore/decode/seq [1]),
    .I1(\s1/i8088/tcore/decode/dive_1091 ),
    .I2(\s1/i8088/tcore/decode/tfle_1090 ),
    .I3(\s1/i8088/tcore/decode/ext_int_820 ),
    .I4(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(N515)
  );
  LUT6 #(
    .INIT ( 64'h00010000FFFFFEFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1651_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [4]),
    .O(N474)
  );
  LUT5 #(
    .INIT ( 32'hCAFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_177_o<7>1_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[0] ),
    .I4(\s1/i8088/tcore/opcode [2]),
    .O(N533)
  );
  LUT6 #(
    .INIT ( 64'h0313030300110000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(N533),
    .I3(N402),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_145_o11 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14_5944 )
  );
  LUT6 #(
    .INIT ( 64'hE0C0C0C020000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<1>31_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(N535),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_167_o<7>1 ),
    .O(N311)
  );
  LUT6 #(
    .INIT ( 64'hFFFF1101FFFF0000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>23_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_141_o ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o<7>1 ),
    .O(N496)
  );
  LUT6 #(
    .INIT ( 64'h8600000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_224_o<7>1_SW1  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [0]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N539)
  );
  LUT6 #(
    .INIT ( 64'hFFF8FFF0FFF0FFF0 ))
  \s1/i8088/tcore/decode/Mmux_n009967_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_142_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_140_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .I5(N539),
    .O(N482)
  );
  LUT4 #(
    .INIT ( 16'h9F0F ))
  \s1/i8088/tcore/decode/Mmux_n009983_SW0  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .O(N541)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \s1/i8088/tcore/decode/Mmux_n009983  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(N541),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009982_5935 )
  );
  LUT5 #(
    .INIT ( 32'hCCAAC3A5 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<2>11  (
    .I0(N543),
    .I1(N544),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<2>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFF077FFFFFF77FF ))
  \s1/i8088/tcore/decode/n0099<2>7_SW0  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[3] ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N552)
  );
  LUT6 #(
    .INIT ( 64'hFFF077FFFFFF77FF ))
  \s1/i8088/tcore/decode/n0099<2>7_SW1  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/PWR_13_o_PWR_13_o_mux_53_OUT[3] ),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N553)
  );
  LUT6 #(
    .INIT ( 64'hCEDFCCCC0A5F0000 ))
  \s1/i8088/tcore/decode/n0099<2>7  (
    .I0(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/sm ),
    .I2(N553),
    .I3(N552),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_161_o ),
    .O(\s1/i8088/tcore/decode/n0099<2>7_5916 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o<7>1_SW1  (
    .I0(\s1/i8088/tcore/modrm [5]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .O(N555)
  );
  LUT6 #(
    .INIT ( 64'h0000B00000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o<7>1_SW2  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/opcode [5]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N556)
  );
  LUT6 #(
    .INIT ( 64'hFFFAFEFAFBFAFAFA ))
  \s1/i8088/tcore/decode/Mmux_n009982  (
    .I0(\s1/i8088/tcore/decode/Mmux_n00998 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/GND_13_o_GND_13_o_mux_109_OUT [7]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_142_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .I4(N555),
    .I5(N556),
    .O(\s1/i8088/tcore/decode/Mmux_n009981_5934 )
  );
  LUT6 #(
    .INIT ( 64'h00000503FFFFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_34_o_LessThan_17_o1  (
    .I0(N559),
    .I1(N558),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_34_o_LessThan_17_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFCCCA00000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot811_SW0  (
    .I0(N561),
    .I1(N562),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(N509)
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFDFFFFFFDF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15221_SW2  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(N384),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2]),
    .O(N564)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFDF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15221_SW3  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [5]),
    .I4(N384),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2]),
    .O(N565)
  );
  LUT6 #(
    .INIT ( 64'h2200222022022222 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o419321  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<2>1 ),
    .I2(N385),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1521 ),
    .I4(N565),
    .I5(N564),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41932 )
  );
  LUT5 #(
    .INIT ( 32'hFEFEFEFF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo131_SW0  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .O(N567)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo131  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .I1(N567),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13_4548 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Sh11_SW0  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(N569)
  );
  LUT6 #(
    .INIT ( 64'h00000A0C00000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4193  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(N569),
    .I3(\s1/i8088/tcore/exec/bus_b [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4171 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4192_6312 )
  );
  LUT6 #(
    .INIT ( 64'hCCFFCFCF44770F0F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4196_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot8 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot84 ),
    .O(N492)
  );
  LUT6 #(
    .INIT ( 64'hCCC0888444400004 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot1651  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I4(N474),
    .I5(\s1/i8088/tcore/exec/alu/shrot/y[4]_PWR_34_o_LessThan_7_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot16 [4])
  );
  LUT6 #(
    .INIT ( 64'h0200FDFFFDFF0200 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<0>  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/a [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0200FDFFFDFF0200 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<1>  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h5555555300000000 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>3  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/dst<3>1_1145 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<4>2_5967 )
  );
  LUT6 #(
    .INIT ( 64'hAAACAAAA00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/n0005<1>1  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [7]),
    .I1(\s1/i8088/lsb_i/q [7]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/modrm [6]),
    .O(\s1/i8088/tcore/decode/opcode_deco/n0005 )
  );
  LUT6 #(
    .INIT ( 64'h3333130333331100 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<7>11_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [1]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_199_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>2 ),
    .O(N571)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<7>11  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_140_o ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_141_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_202_o ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_156_o ),
    .I5(N571),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<7>1 )
  );
  LUT4 #(
    .INIT ( 16'hF7FF ))
  \s1/i8088/tcore/decode/n0099<1>7_SW2  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .O(N573)
  );
  LUT6 #(
    .INIT ( 64'h0082008000020000 ))
  \s1/i8088/tcore/decode/n0099<1>7  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(N573),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0005_mmx_out1 ),
    .I5(\s1/i8088/tcore/decode/n0099<1>6_5872 ),
    .O(\s1/i8088/tcore/decode/n0099<1>7_5873 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_217_o<7>11  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_217_o<7>1 )
  );
  LUT6 #(
    .INIT ( 64'h77FFFEFFFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_SW0_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(N376)
  );
  LUT6 #(
    .INIT ( 64'h0080008000000080 ))
  \s1/i8088/tcore/decode/opcode_deco/_n0838_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [7]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(N527)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000804 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41913  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(N575),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41912_6320 )
  );
  LUT5 #(
    .INIT ( 32'h00001008 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>31_SW0  (
    .I0(\s1/i8088/tcore/opcode [0]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .O(N577)
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<4>31  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/_n06304 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_163_o<7>1 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .I3(N577),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>2 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>3 )
  );
  LUT4 #(
    .INIT ( 16'hFF8F ))
  \s1/i8088/tcore/decode/Mmux_n009964_SW0  (
    .I0(\s1/i8088/tcore/modrm [6]),
    .I1(\s1/i8088/tcore/modrm [7]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .O(N579)
  );
  LUT5 #(
    .INIT ( 32'hC0880000 ))
  \s1/i8088/tcore/decode/Mmux_n009964_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/tcore/fetch/pref_l [1]),
    .I2(\s1/i8088/lsb_i/q [1]),
    .I3(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I4(\s1/i8088/tcore/opcode [0]),
    .O(N580)
  );
  LUT6 #(
    .INIT ( 64'h80D5005580800000 ))
  \s1/i8088/tcore/decode/Mmux_n009964  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(N580),
    .I3(N579),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_175_o<7>1_1134 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>2 ),
    .O(\s1/i8088/tcore/decode/Mmux_n009963_5923 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFCFA ))
  \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_34_o_LessThan_17_o1_SW0  (
    .I0(N558),
    .I1(N559),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(N582)
  );
  LUT6 #(
    .INIT ( 64'h7D5D82A2FDDD0222 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot811  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(N582),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o3 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot8 [0])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAABAAA8 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<2>  (
    .I0(N585),
    .I1(\s1/i8088/tcore/decode/n0099<2>11_5918 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>8 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>3_1120 ),
    .I4(N584),
    .I5(\s1/i8088/tcore/decode/n0099<2>8_5917 ),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h00003335FFFFFFFF ))
  \s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_34_o_LessThan_14_o1  (
    .I0(N561),
    .I1(N562),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_34_o_LessThan_14_o )
  );
  LUT6 #(
    .INIT ( 64'hABAAA8AAA8AAA8AA ))
  \s1/i8088/tcore/exec/Mmux_bus_b84_SW2  (
    .I0(\s1/i8088/tcore/imm_f [1]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[33] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .O(N558)
  );
  LUT6 #(
    .INIT ( 64'hABAAABAAA8AAABAA ))
  \s1/i8088/tcore/exec/Mmux_bus_b84_SW3  (
    .I0(\s1/i8088/tcore/imm_f [1]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[33] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .O(N559)
  );
  LUT6 #(
    .INIT ( 64'h5455575557555755 ))
  \s1/i8088/tcore/exec/Mmux_bus_b84_SW0  (
    .I0(\s1/i8088/tcore/imm_f [1]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[33] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .O(N543)
  );
  LUT6 #(
    .INIT ( 64'h00FD00FD02FF00FD ))
  \s1/i8088/tcore/exec/Mmux_bus_b84_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/imm_f [1]),
    .I4(\s1/i8088/tcore/rom_ir[33] ),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .O(N544)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAC00000000 ))
  \s1/i8088/tcore/decode/n0099<2>12_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I1(\s1/i8088/lsb_i/q [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/modrm [5]),
    .O(N525)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAC00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_217_o<7>11_SW0  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I1(\s1/i8088/lsb_i/q [3]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N535)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \s1/i8088/tcore/decode/Mmux_n009993_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_202_o ),
    .I1(\s1/i8088/tcore/decode/Mmux_n009991_5938 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/seq_addr<0>3 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_177_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/need_imm3_1111 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/n0215 ),
    .O(N590)
  );
  LUT6 #(
    .INIT ( 64'h5556555555555555 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<8>  (
    .I0(\s1/i8088/tcore/decode/seq [8]),
    .I1(\s1/i8088/tcore/decode/Mmux_n00999 ),
    .I2(\s1/i8088/tcore/decode/Mmux_n009993 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<6>2_1139 ),
    .I4(N396),
    .I5(N590),
    .O(\s1/i8088/tcore/decode/Madd_seq_addr_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_164_o<7>1_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .O(N592)
  );
  LUT6 #(
    .INIT ( 64'hEAAAEAAAEAAAC000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<2>82  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>81_5946 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/sm ),
    .I2(N592),
    .I3(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_190_o<7>1 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_217_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<2>82_5947 )
  );
  LUT5 #(
    .INIT ( 32'hA5A5A6A5 ))
  \s1/i8088/tcore/decode/n0099<2>16_SW0_SW1  (
    .I0(\s1/i8088/tcore/decode/seq [2]),
    .I1(\s1/i8088/tcore/decode/dive_1091 ),
    .I2(\s1/i8088/tcore/decode/tfle_1090 ),
    .I3(\s1/i8088/tcore/decode/ext_int_820 ),
    .I4(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(N585)
  );
  LUT5 #(
    .INIT ( 32'h87000000 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<6>_SW0_SW0_SW0  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .O(N594)
  );
  LUT6 #(
    .INIT ( 64'hFEFFFFFFFFFFFFFF ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<6>_SW0_SW0_SW1  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [3]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N595)
  );
  LUT6 #(
    .INIT ( 64'hCC000000EC202020 ))
  \s1/i8088/tcore/decode/Madd_seq_addr_lut<6>_SW0_SW0  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .I3(N594),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_217_o<7>1 ),
    .I5(N595),
    .O(N521)
  );
  LUT5 #(
    .INIT ( 32'hFF1FFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>1_SW0_SW0  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/modrm [5]),
    .I2(\s1/i8088/tcore/opcode [2]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .O(N597)
  );
  LUT6 #(
    .INIT ( 64'hBFFFBFFF3777BFFF ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>1_SW1  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(N598),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06302_1127 ),
    .I5(N597),
    .O(N394)
  );
  LUT5 #(
    .INIT ( 32'hFAFAFAC8 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41913_SW0_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .O(N600)
  );
  LUT6 #(
    .INIT ( 64'hE79FEF1FE7DBEF5B ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41913_SW0  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(N600),
    .O(N575)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFD0000 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o31_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .I4(N387),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .O(N561)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0002 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o31_SW2  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .I4(N387),
    .I5(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .O(N562)
  );
  LUT6 #(
    .INIT ( 64'h0000000055555553 ))
  \s1/i8088/tcore/decode/opcode_deco/dm1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dm )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s1/i8088/tcore/Mmux_ir271  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[33] ),
    .O(\s1/i8088/tcore/ir[33] )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAC00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>1_SW0_SW1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/opcode [1]),
    .O(N598)
  );
  LUT6 #(
    .INIT ( 64'hEFCD6745AB892301 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_32  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/alu/arl [2]),
    .I4(\s1/i8088/tcore/exec/alu/oth [2]),
    .I5(\s1/i8088/tcore/exec/alu/rot[2] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_32_1299 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<2>  (
    .I0(\s1/i8088/tcore/fetch/off_l [2]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/n0083 [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEFF ))
  \s0/vgamod/mem_range_SW0  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u10/rq_6_256 ),
    .I2(\s1/u9/rq_6_252 ),
    .I3(\s1/u9/rq_7_245 ),
    .I4(\s4/ls6700/q3 [2]),
    .O(N8)
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42213  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42212_6290 )
  );
  LUT6 #(
    .INIT ( 64'h0000000600000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_4_o )
  );
  LUT6 #(
    .INIT ( 64'h0006000000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_5_o )
  );
  LUT6 #(
    .INIT ( 64'h0000006000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_6_o )
  );
  LUT6 #(
    .INIT ( 64'h0060000000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_7_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000900000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o )
  );
  LUT6 #(
    .INIT ( 64'h0009000000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_13_o )
  );
  LUT6 #(
    .INIT ( 64'h0000009000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_14_o )
  );
  LUT6 #(
    .INIT ( 64'h0000900000000000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_15_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000009 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_8_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000090 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000009000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_11_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000060 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_2_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000006000 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_3_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000600 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o<4>1  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_1_o )
  );
  LUT5 #(
    .INIT ( 32'hCCC6000A ))
  \s1/i8088/tcore/exec/alu/addsub/ci1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/rom_ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/ci )
  );
  LUT6 #(
    .INIT ( 64'hAACCAAF0CCCCF0F0 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_o121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/s [1]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [1]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/p [1]),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/rom_ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/mul [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>4_SW0  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_143_o ),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/src<0>2 ),
    .I4(\s1/i8088/tcore/modrm [0]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n0838_1155 ),
    .O(N602)
  );
  LUT5 #(
    .INIT ( 32'hFEEEFAAA ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>4_SW1  (
    .I0(\s1/i8088/tcore/modrm [0]),
    .I1(\s1/i8088/tcore/opcode [3]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/src<0>2 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_143_o ),
    .O(N603)
  );
  LUT6 #(
    .INIT ( 64'hFFA3FFCFFEA2B080 ))
  \s1/i8088/tcore/decode/opcode_deco/src<0>4  (
    .I0(\s1/i8088/tcore/modrm [3]),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .I3(N603),
    .I4(\s1/i8088/tcore/decode/opcode_deco/src<0>1_1146 ),
    .I5(N602),
    .O(\s1/i8088/tcore/src [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04000000 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<1>1  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [0]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_144_o ),
    .O(\s1/i8088/tcore/dst [3])
  );
  LUT6 #(
    .INIT ( 64'h0031000000000000 ))
  \s1/i8088/tcore/decode/opcode_deco/seq_addr<8>21  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_185_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/seq_addr<8>2 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \s1/i8088/tcore/Mmux_ir33_SW0  (
    .I0(\s1/i8088/tcore/modrm [0]),
    .I1(\s1/i8088/tcore/modrm [1]),
    .I2(\s1/i8088/tcore/modrm [2]),
    .O(N48)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir233_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[2] ),
    .O(N605)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir233_SW2  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/dst [0]),
    .O(N607)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir233_SW3  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/src [0]),
    .O(N608)
  );
  LUT6 #(
    .INIT ( 64'hCCAAF0FFCCAAF000 ))
  \s1/i8088/tcore/Mmux_ir233  (
    .I0(N606),
    .I1(N608),
    .I2(N607),
    .I3(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[37] ),
    .I5(N605),
    .O(\s1/i8088/tcore/ir[2] )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir31_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[4] ),
    .O(N610)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir31_SW3  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/dst [2]),
    .O(N612)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir31_SW4  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/src [2]),
    .O(N613)
  );
  LUT6 #(
    .INIT ( 64'hF0AACCFFF0AACC00 ))
  \s1/i8088/tcore/Mmux_ir31  (
    .I0(N611),
    .I1(N612),
    .I2(N613),
    .I3(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[37] ),
    .I5(N610),
    .O(\s1/i8088/tcore/ir[4] )
  );
  LUT6 #(
    .INIT ( 64'h00BF80BF00808080 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [1]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[28] ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .I5(\s1/i8088/tcore/exec/alu/othop/deff [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out8 )
  );
  LUT6 #(
    .INIT ( 64'hFFB8FF00B8B80000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4228  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_6_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_1_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4227_6285 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEA44454440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4221  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh58 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh105 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh711 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o422 )
  );
  LUT4 #(
    .INIT ( 16'hF1E0 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh7111  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh66 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh62 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh711 )
  );
  LUT6 #(
    .INIT ( 64'h082A5D7FF7D5A280 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<2>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4941 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .I5(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h000000006E607F70 ))
  \s1/adp<0>LogicTrst31  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/start ),
    .I5(\s1/i8088/write_bus_ale_AND_602_o_inv ),
    .O(\s1/adp<0>LogicTrst3_701 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAC00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<2>1  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I1(\s1/i8088/lsb_i/q [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n0808 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst [2])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAC00000000 ))
  \s1/i8088/tcore/decode/opcode_deco/dst<4>4  (
    .I0(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o ),
    .O(\s1/i8088/tcore/decode/opcode_deco/dst<4>3_5968 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA08200800 ))
  \s1/i8088/tcore/decode/opcode_deco/_n08081  (
    .I0(\s1/i8088/tcore/opcode [4]),
    .I1(\s1/i8088/tcore/opcode [5]),
    .I2(\s1/i8088/tcore/opcode [6]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/opcode [3]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_159_o<7>1 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/_n0808 )
  );
  LUT6 #(
    .INIT ( 64'hAAACAAAA00000000 ))
  \s1/i8088/tcore/Mmux_ir36_SW0  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [1]),
    .I1(\s1/i8088/lsb_i/q [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/modrm [2]),
    .O(N50)
  );
  LUT6 #(
    .INIT ( 64'hB8B8FF00FF00FF00 ))
  \s1/i8088/tcore/Mmux_ir201_SW0  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I4(\s1/i8088/tcore/rom_ir[24] ),
    .I5(\s1/i8088/tcore/rom_ir[18] ),
    .O(N615)
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00B8B8FF00 ))
  \s1/i8088/tcore/Mmux_ir201_SW1  (
    .I0(\s1/i8088/tcore/modrm [4]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I5(\s1/i8088/tcore/rom_ir[24] ),
    .O(N616)
  );
  LUT6 #(
    .INIT ( 64'hA8A808A8A8080808 ))
  \s1/i8088/tcore/Mmux_ir201  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .I4(N616),
    .I5(N615),
    .O(\s1/i8088/tcore/ir[27] )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir30_SW1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/micro_data/micro_o[3] ),
    .O(N618)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir30_SW3  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/dst [1]),
    .O(N620)
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \s1/i8088/tcore/Mmux_ir30_SW4  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/src [1]),
    .O(N621)
  );
  LUT6 #(
    .INIT ( 64'hF0AACCFFF0AACC00 ))
  \s1/i8088/tcore/Mmux_ir30  (
    .I0(N619),
    .I1(N620),
    .I2(N621),
    .I3(\s1/i8088/tcore/micro_data/micro_o[38] ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[37] ),
    .I5(N618),
    .O(\s1/i8088/tcore/ir[3] )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh581  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/a [8]),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh58 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0A0A088000000 ))
  \s1/i8088/tcore/Mmux_ir211  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/fdec [2]),
    .I2(\s1/i8088/tcore/micro_data/micro_o[28] ),
    .I3(\s1/i8088/tcore/rom_ir[25] ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I5(\s1/i8088/tcore/micro_data/Mmux_f11_5610 ),
    .O(\s1/i8088/tcore/ir[28] )
  );
  LUT3 #(
    .INIT ( 8'hFB ))
  \s1/i8088/tcore/Mmux_ir231_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/exec_st_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFAFFFAFFFAFEFAF ))
  \s1/i8088/tcore/Mmux_ir233_SW1  (
    .I0(\s1/i8088/tcore/decode/exec_st_inv ),
    .I1(\s1/i8088/tcore/modrm [0]),
    .I2(\s1/i8088/tcore/modrm [2]),
    .I3(\s1/i8088/tcore/modrm [1]),
    .I4(\s1/i8088/tcore/modrm [6]),
    .I5(\s1/i8088/tcore/modrm [7]),
    .O(N606)
  );
  LUT6 #(
    .INIT ( 64'h59596A6A55AA55AA ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<0>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_5019 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .I5(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(N625)
  );
  LUT6 #(
    .INIT ( 64'h44E44EEEBB1BB111 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<0>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I5(N625),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [0])
  );
  LUT6 #(
    .INIT ( 64'hA6A69595AA55AA55 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<1>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_5025 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .I5(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(N627)
  );
  LUT6 #(
    .INIT ( 64'hEE4EE44411B11BBB ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<1>  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/imm_f [1]),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I5(N627),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h1000100010000000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43151  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4182 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41932 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4315_4543 )
  );
  LUT5 #(
    .INIT ( 32'hAAA82220 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out82  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I4(\s1/i8088/tcore/exec/alu/othop/strf [2]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out81_6209 )
  );
  LUT6 #(
    .INIT ( 64'h00000000E0E0EE00 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4223  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4222_6280 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \s1/i8088/Mmux_n004511  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[19] ),
    .O(\s1/i8088/n0045 [0])
  );
  LUT4 #(
    .INIT ( 16'h0111 ))
  \s1/i8088/Mmux_n004411  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[19] ),
    .O(\s1/i8088/n0044 [0])
  );
  LUT6 #(
    .INIT ( 64'h5551555DFFFFFFFF ))
  \s1/i8088/tcore/decode/opcode_deco/memory_regs/Mram_index111  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/lsb_i/q [1]),
    .I5(\s1/i8088/tcore/modrm [2]),
    .O(\s1/i8088/tcore/index [1])
  );
  LUT4 #(
    .INIT ( 16'hFE10 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh7011_SW1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/a [10]),
    .I3(\s1/i8088/tcore/exec/a [14]),
    .O(N630)
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFBA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh7011_SW3  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I2(N419),
    .I3(N634),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(N632)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF83FFFF ))
  \s1/i8088/tcore/Mmux_ir30_SW2  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [0]),
    .I1(\s1/i8088/tcore/fetch/modrm_l [2]),
    .I2(\s1/i8088/tcore/fetch/modrm_l [1]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(N619)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF7AFF ))
  \s1/i8088/tcore/Mmux_ir31_SW2  (
    .I0(\s1/i8088/tcore/fetch/modrm_l [1]),
    .I1(\s1/i8088/tcore/fetch/modrm_l [0]),
    .I2(\s1/i8088/tcore/fetch/modrm_l [2]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/fetch/state [1]),
    .O(N611)
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I2(\s1/i8088/tcore/ir[2] ),
    .O(N636)
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_SW1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I2(\s1/i8088/tcore/ir[2] ),
    .O(N637)
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/regfile/Mmux_a51_SW1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/ir[3] ),
    .I2(N636),
    .I3(N637),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .O(N634)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41918_SW1  (
    .I0(N639),
    .I1(N640),
    .S(\s1/i8088/tcore/exec/alu/oth [1]),
    .O(N438)
  );
  LUT6 #(
    .INIT ( 64'h6677445526370415 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41918_SW1_F  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/arl [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4194_6314 ),
    .O(N639)
  );
  LUT6 #(
    .INIT ( 64'hEEFFCCDDAEBF8C9D ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41918_SW1_G  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[28] ),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/arl [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4194_6314 ),
    .O(N640)
  );
  MUXF7   \s1/i8088/tcore/decode/n0099<1>13_SW0  (
    .I0(N641),
    .I1(N642),
    .S(\s1/i8088/tcore/decode/opcode_deco/seq_addr<1>14_5944 ),
    .O(N514)
  );
  LUT6 #(
    .INIT ( 64'hB8B8B8B8B8B8B8F0 ))
  \s1/i8088/tcore/decode/n0099<1>13_SW0_F  (
    .I0(N302),
    .I1(\s1/i8088/tcore/decode/n0099<1>1_5867 ),
    .I2(N301),
    .I3(\s1/i8088/tcore/decode/opcode_deco/seq_addr<4>11_5945 ),
    .I4(\s1/i8088/tcore/decode/n0099<1>9_5875 ),
    .I5(N309),
    .O(N641)
  );
  MUXF7   \s1/i8088/tcore/decode/n0099<2>16_SW0_SW0  (
    .I0(N643),
    .I1(N644),
    .S(\s1/i8088/tcore/decode/n0099<2>13_5919 ),
    .O(N584)
  );
  LUT6 #(
    .INIT ( 64'h99AA99AA99AA99A9 ))
  \s1/i8088/tcore/decode/n0099<2>16_SW0_SW0_F  (
    .I0(\s1/i8088/tcore/decode/seq [2]),
    .I1(\s1/i8088/tcore/decode/tfle_1090 ),
    .I2(\s1/i8088/tcore/decode/ext_int_820 ),
    .I3(\s1/i8088/tcore/decode/n0099<0>1_5897 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .I5(N484),
    .O(N643)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_6  (
    .I0(N645),
    .I1(N646),
    .S(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_6_F  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [7]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [71]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [87]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [23]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[4] ),
    .O(N645)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f7_6_G  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [39]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [55]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [119]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [103]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[4] ),
    .O(N646)
  );
  MUXF7   \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_6  (
    .I0(N647),
    .I1(N648),
    .S(\s1/i8088/tcore/ir[3] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f77 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_6_F  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [199]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [215]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [135]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [151]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[4] ),
    .O(N647)
  );
  LUT6 #(
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_3_f7_6_G  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [231]),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [167]),
    .I2(\s1/i8088/tcore/exec/regfile/r_0 [183]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [247]),
    .I4(\s1/i8088/tcore/ir[2] ),
    .I5(\s1/i8088/tcore/ir[4] ),
    .O(N648)
  );
  LUT4 #(
    .INIT ( 16'h3666 ))
  \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_51  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I1(\s1/i8088/tcore/ir[6] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_51_5604 )
  );
  LUT5 #(
    .INIT ( 32'h55969696 ))
  \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4  (
    .I0(\s1/i8088/tcore/ir[6] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I3(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I4(\s1/i8088/tcore/ir[7] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_4_5601 )
  );
  LUT6 #(
    .INIT ( 64'h1616161616061E1E ))
  \s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [0]),
    .I1(\s1/i8088/tcore/fetch/next_state [1]),
    .I2(\s1/i8088/tcore/fetch/next_state [2]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_off_l[15]_select_51_OUT<0>1_924 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEECA22AA22CA ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_3  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [7]),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/alu/othop/strf [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out_3_4203 )
  );
  LUT4 #(
    .INIT ( 16'h1BE4 ))
  \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_6  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [8]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/ir[6] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_6_5605 )
  );
  LUT4 #(
    .INIT ( 16'h1BE4 ))
  \s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_5  (
    .I0(\s1/i8088/tcore/ir[7] ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [4]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [1]),
    .I3(\s1/i8088/tcore/ir[6] ),
    .O(\s1/i8088/tcore/exec/jmp_cond/Mmux_cond[3]_zf_Mux_6_o_5_5602 )
  );
  LUT6 #(
    .INIT ( 64'h00010101FFFFFFFF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out722_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out719_6064 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out717_6062 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out718_6063 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ),
    .I5(\s1/i8088/tcore/exec/alu_word ),
    .O(N649)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF5111 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out722  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N649),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4123 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4122 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out711_6058 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out721 )
  );
  LUT6 #(
    .INIT ( 64'h00474700B80000B8 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags97  (
    .I0(\s1/i8088/tcore/exec/alu/add [15]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/add [7]),
    .I3(\s1/i8088/tcore/exec/alu/addsub/ys ),
    .I4(\s1/i8088/tcore/ir[28] ),
    .I5(\s1/i8088/tcore/exec/alu/addsub/xs ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags96_6027 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<7>  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [7])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<7>  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [7])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<8>  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [8]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [8])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<8>  (
    .I0(\s1/i8088/tcore/exec/a [8]),
    .I1(\s1/i8088/tcore/exec/bus_b [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [8])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<9>  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [9]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [9])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<9>  (
    .I0(\s1/i8088/tcore/exec/a [9]),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [9])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<10>  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [10]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [10])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<10>  (
    .I0(\s1/i8088/tcore/exec/a [10]),
    .I1(\s1/i8088/tcore/exec/bus_b [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [10])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<11>  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [11]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [11])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<11>  (
    .I0(\s1/i8088/tcore/exec/a [11]),
    .I1(\s1/i8088/tcore/exec/bus_b [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [11])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<12>  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [12]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [12])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<12>  (
    .I0(\s1/i8088/tcore/exec/a [12]),
    .I1(\s1/i8088/tcore/exec/bus_b [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [12])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<13>  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [13]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [13])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<13>  (
    .I0(\s1/i8088/tcore/exec/a [13]),
    .I1(\s1/i8088/tcore/exec/bus_b [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [13])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<14>  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [14]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [14])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<14>  (
    .I0(\s1/i8088/tcore/exec/a [14]),
    .I1(\s1/i8088/tcore/exec/bus_b [14]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [14])
  );
  LUT5 #(
    .INIT ( 32'hA6969696 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<15>  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [15])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<15>  (
    .I0(\s1/i8088/tcore/exec/a [15]),
    .I1(\s1/i8088/tcore/exec/bus_b [15]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [15])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<3>  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [3])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<3>  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [3])
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out223_SW0  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out22_6125 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [3]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out27 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out28_6127 ),
    .O(N651)
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out223  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/oth [11]),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out221 ),
    .I4(N651),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out222_6137 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out723_SW0  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out72_6054 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [0]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out77 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out78_6056 ),
    .O(N653)
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out723  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/oth [8]),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out721 ),
    .I4(N653),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out722_6066 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out123_SW0  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out12_6140 ),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [2]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out18_6141 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out19_6142 ),
    .O(N655)
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out123  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/exec/alu/oth [10]),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out122_6152 ),
    .I4(N655),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out123_6153 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554440 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_33_SW0  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42512_6274 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42515_6277 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4257_6269 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4253_6265 ),
    .O(N657)
  );
  LUT6 #(
    .INIT ( 64'hE6C4A280F7D5B391 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out_33  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/exec/alu/oth [3]),
    .I3(\s1/i8088/tcore/exec/alu/arl [3]),
    .I4(N657),
    .I5(\s1/i8088/tcore/exec/a [3]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out_33_1301 )
  );
  LUT6 #(
    .INIT ( 64'hFF57FF57FF57AA02 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out428  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(N659),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out417_6096 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out410 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out411_6093 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out427_6103 )
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out222_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out217_6133 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out218_6134 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out219_6135 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2164_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .O(N661)
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out122_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out118_6149 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out119_6150 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out120_6151 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .O(N663)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out427_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2164_o ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out423_6100 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out424_6101 ),
    .O(N665)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out427  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out422_6099 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out419 ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I5(N665),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out426 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFF8F8F8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out325_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[6]_x[5]_MUX_2156_o ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out321_6119 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out322_6120 ),
    .O(N667)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out325  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out320_6118 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out317 ),
    .I3(\s1/i8088/tcore/exec/a [11]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I5(N667),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out324 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4345_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o434 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4341_6296 ),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4311_4550 ),
    .I5(\s1/i8088/tcore/ir[27] ),
    .O(N669)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA8000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4345  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13_4548 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh1071 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh1181 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4182 ),
    .I5(N669),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4344 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4144_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh121 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4141 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh66 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .O(N671)
  );
  LUT6 #(
    .INIT ( 64'hCD8DC88845054000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4144  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh126 ),
    .I4(N671),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh311_4559 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4143 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/div_exc5_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [12]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [13]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [14]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [8]),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [9]),
    .O(N673)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFFFFFF7FEAEA ))
  \s1/i8088/tcore/exec/alu/div_exc5  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [11]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/alu/div_exc2 ),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/q [10]),
    .I5(N673),
    .O(\s1/i8088/tcore/exec/alu/div_exc4 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFABAA ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm4_SW0  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_184_o ),
    .I1(\s1/i8088/tcore/opcode [1]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_207_o<7>1 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_169_o ),
    .O(N675)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8088/tcore/decode/opcode_deco/need_imm4  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/need_imm1 ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/need_imm3_1111 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/need_imm4_1109 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_155_o ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_158_o ),
    .I5(N675),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_imm5_5954 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFFFFFFFFFF ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state37_SW0  (
    .I0(\s1/i8088/tcore/fetch/pref_l [1]),
    .I1(\s1/i8088/tcore/opcode [6]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/decode/ext_int_820 ),
    .I4(\s1/i8088/tcore/opcode [5]),
    .I5(\s1/i8088/tcore/opcode [7]),
    .O(N677)
  );
  LUT6 #(
    .INIT ( 64'h5115444440044444 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state37  (
    .I0(N677),
    .I1(\s1/i8088/tcore/opcode [2]),
    .I2(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I3(\s1/i8088/tcore/fetch/pref_l [0]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [3]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state36 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<3>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [3]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [3])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [6]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [6])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [5]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [5])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [4]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [4])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [7]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [7])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [8]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [8])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [9]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [9])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [13]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [13])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [12]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [12])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [11]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [11])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [10]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [10])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [14]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [14])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \s1/i8088/tcore/exec/alu/othop/Madd_deff_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/othop/n0083 [15]),
    .I1(\s1/i8088/tcore/micro_data/micro_o[39] ),
    .I2(\s1/i8088/tcore/fetch/off_l [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff_lut [15])
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8A820AA2020 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo12  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<2>1 ),
    .I4(N679),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_29_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo11 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF28200800 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out109  (
    .I0(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<3> ),
    .I5(N681),
    .O(\s1/i8088/tcore/exec/alu/cnv [3])
  );
  LUT6 #(
    .INIT ( 64'hAAAA0200AAAA1311 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state2  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/need_imm ),
    .I4(\s1/i8088/tcore/block_or_hlt_757 ),
    .I5(N683),
    .O(\s1/i8088/tcore/fetch/next_state [1])
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out823_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out818_6048 ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out819_6049 ),
    .I2(\s1/i8088/tcore/exec/alu/m0/Mmux_out820_6050 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .O(N685)
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41414_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41410_6353 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41411_6354 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4149_6352 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[8]_x[7]_MUX_2173_o ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .O(N687)
  );
  LUT6 #(
    .INIT ( 64'hFF57FF57FF57AA02 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out326  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(N689),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out315_6115 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out310 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out311_6112 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out325_6122 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1113_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged115_6379 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged116_6380 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged117_6381 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged118_6382 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_PWR_36_o_equal_16_o ),
    .I5(\s1/i8088/tcore/exec/regfile/flags [0]),
    .O(N691)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAA888 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1113  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged1110 ),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I4(N691),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged113_6377 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/word_op_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'h4555445401110010 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out69  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(N693),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out68 )
  );
  LUT6 #(
    .INIT ( 64'h4555445401110010 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out59  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(N695),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out58 )
  );
  LUT6 #(
    .INIT ( 64'h4555445401110010 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out411  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(N697),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out410 )
  );
  LUT6 #(
    .INIT ( 64'h4555445401110010 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out311  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(N699),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/exec/a [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out310 )
  );
  LUT6 #(
    .INIT ( 64'h4555445401110010 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out28  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(N701),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/exec/a [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out27 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out417_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh1110 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out414 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh65 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .O(N703)
  );
  LUT6 #(
    .INIT ( 64'hCD8DC88845054000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out417  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh125 ),
    .I4(N703),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh301_4560 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out416 )
  );
  LUT6 #(
    .INIT ( 64'h4555445401110010 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out18  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(N705),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/exec/a [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out18_6141 )
  );
  LUT6 #(
    .INIT ( 64'h4555445401110010 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out88  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(N707),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out87_6040 )
  );
  LUT6 #(
    .INIT ( 64'h4555445401110010 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out78  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(N709),
    .I4(\s1/i8088/tcore/exec/a [7]),
    .I5(\s1/i8088/tcore/exec/a [8]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out77 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s3/ls0/g1_g2_AND_691_o1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u9/rq_0_246 ),
    .I2(\s1/u9/rq_1_247 ),
    .O(\s3/ls0/g1_g2_AND_691_o )
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>21  (
    .I0(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/ir[29] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/addr_exec [8]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 )
  );
  LUT6 #(
    .INIT ( 64'h8080808000808080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>11  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/addr_exec [7]),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[29] ),
    .I5(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<103>1 )
  );
  LUT6 #(
    .INIT ( 64'h8080808000808080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>11  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/addr_exec [6]),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[29] ),
    .I5(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<102>1 )
  );
  LUT6 #(
    .INIT ( 64'h8080808000808080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>11  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/addr_exec [5]),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[29] ),
    .I5(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<101>1 )
  );
  LUT5 #(
    .INIT ( 32'hD0DD8088 ))
  \s1/i8088/tcore/exec/Mmux_omemalu31  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out222_6137 ),
    .I2(\s1/i8088/tcore/rom_ir[30] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out21_6124 ),
    .O(\s1/i8088/tcore/exec/omemalu[11] )
  );
  LUT6 #(
    .INIT ( 64'h8080808000808080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>21  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/addr_exec [4]),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[29] ),
    .I5(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<100>2 )
  );
  LUT5 #(
    .INIT ( 32'hD0DD8088 ))
  \s1/i8088/tcore/exec/Mmux_omemalu21  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out123_6153 ),
    .I2(\s1/i8088/tcore/rom_ir[30] ),
    .I3(\s1/i8088/tcore/exec_st ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out11_6139 ),
    .O(\s1/i8088/tcore/exec/omemalu[10] )
  );
  LUT6 #(
    .INIT ( 64'h8080808000808080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>31  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/addr_exec [0]),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[29] ),
    .I5(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>3 )
  );
  LUT6 #(
    .INIT ( 64'h8080808000808080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>11  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/addr_exec [3]),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[29] ),
    .I5(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<115>1 )
  );
  LUT5 #(
    .INIT ( 32'h22222227 ))
  \s1/i8088/tcore/exec/alu/muldiv/exc214  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_c<2>_mmx_out ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<12> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/exc214_6183 )
  );
  LUT4 #(
    .INIT ( 16'h175F ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT911  (
    .I0(\s0/vgamod/hor_addr [5]),
    .I1(\s0/vgamod/hor_addr [4]),
    .I2(\s0/vgamod/ver_addr [1]),
    .I3(\s0/vgamod/ver_addr [0]),
    .O(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_690 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[2] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<33>_1963 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_32_3570 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<33>_2031 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_32_3602 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<33>_2098 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_32_3633 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<33>_2195 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_32_3663 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<33>_2260 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_32_3720 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<33>_2324 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_32_3747 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<33>_2386 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_32_3692 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<33>_2447 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_32_3773 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<33>_2510 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_32_3798 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<33>_2570 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_32_3845 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<33>_2629 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_32_3867 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<33>_2686 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_32_3822 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<33>_2742 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_32_3888 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<33>_2800 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_32_3908 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<33>_2855 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<33>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_32_3927 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<33>_2966 )
  );
  LUT5 #(
    .INIT ( 32'h38387870 ))
  \s0/vgamod/Madd_GND_308_o_row1_addr[4]_add_110_OUT_xor<6>11  (
    .I0(\s0/vgamod/row1_addr [2]),
    .I1(\s0/vgamod/row1_addr [3]),
    .I2(\s0/vgamod/row1_addr [4]),
    .I3(\s0/vgamod/row1_addr [0]),
    .I4(\s0/vgamod/row1_addr [1]),
    .O(\s0/vgamod/GND_308_o_row1_addr[4]_add_110_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h4662462A ))
  \s0/vgamod/Madd_GND_308_o_row1_addr[4]_add_110_OUT_xor<5>11  (
    .I0(\s0/vgamod/row1_addr [3]),
    .I1(\s0/vgamod/row1_addr [2]),
    .I2(\s0/vgamod/row1_addr [1]),
    .I3(\s0/vgamod/row1_addr [4]),
    .I4(\s0/vgamod/row1_addr [0]),
    .O(\s0/vgamod/GND_308_o_row1_addr[4]_add_110_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hBD42956A ))
  \s0/vgamod/Madd_GND_308_o_row1_addr[4]_add_110_OUT_xor<4>11  (
    .I0(\s0/vgamod/row1_addr [2]),
    .I1(\s0/vgamod/row1_addr [3]),
    .I2(\s0/vgamod/row1_addr [1]),
    .I3(\s0/vgamod/row1_addr [4]),
    .I4(\s0/vgamod/row1_addr [0]),
    .O(\s0/vgamod/GND_308_o_row1_addr[4]_add_110_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hEBBEBEBE41141414 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT71  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/ver_addr [1]),
    .I2(\s0/vgamod/hor_addr [5]),
    .I3(\s0/vgamod/ver_addr [0]),
    .I4(\s0/vgamod/hor_addr [4]),
    .I5(\s0/vgamod/buff0_addr [5]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hEBBEBEBE41141414 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT71  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/ver_addr [1]),
    .I2(\s0/vgamod/hor_addr [5]),
    .I3(\s0/vgamod/ver_addr [0]),
    .I4(\s0/vgamod/hor_addr [4]),
    .I5(\s0/vgamod/attr0_addr [5]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h9666 ))
  \s0/vgamod/Madd_GND_308_o_row1_addr[4]_add_110_OUT_xor<3>11  (
    .I0(\s0/vgamod/row1_addr [1]),
    .I1(\s0/vgamod/row1_addr [3]),
    .I2(\s0/vgamod/row1_addr [2]),
    .I3(\s0/vgamod/row1_addr [0]),
    .O(\s0/vgamod/GND_308_o_row1_addr[4]_add_110_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<2>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4941 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<2>1_6643 )
  );
  LUT6 #(
    .INIT ( 64'h0010000000000010 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o<4>1  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rot16 [1]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/rot16 [4]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rot16 [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/rot16 [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_rot1641_4570 ),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  xmemr_nLogicTrst1 (
    .I0(\s1/i8288/amwc_235 ),
    .I1(\s1/i8288/state_FSM_FFd2_224 ),
    .I2(\s2/aen_brd_38 ),
    .O(xmemr_n)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  xmemw_nLogicTrst1 (
    .I0(\s1/i8288/mrdc_231 ),
    .I1(\s1/i8288/state_FSM_FFd2_224 ),
    .I2(\s2/aen_brd_38 ),
    .O(xmemw_n)
  );
  LUT6 #(
    .INIT ( 64'h8808880888089919 ))
  \s1/i8088/ctrl_fsm/ale<2>1  (
    .I0(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(s0_n)
  );
  LUT6 #(
    .INIT ( 64'h1000100010000010 ))
  \s1/i8088/tcore/fetch/_n0231_inv111  (
    .I0(\s1/i8088/tcore/block_or_hlt_757 ),
    .I1(GPIO_SW_C_IBUF_3),
    .I2(\s1/i8088/tcore/fetch/next_in_opco ),
    .I3(\s1/i8088/tcore/fetch/next_state [2]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/tcore/fetch/next_state [1]),
    .O(\s1/i8088/tcore/fetch/_n0231_inv11 )
  );
  LUT6 #(
    .INIT ( 64'h0100010001000001 ))
  \s1/i8088/tcore/fetch/_n01751  (
    .I0(\s1/i8088/tcore/fetch/state[2]_GND_9_o_equal_41_o ),
    .I1(\s1/i8088/tcore/block_or_hlt_757 ),
    .I2(GPIO_SW_C_IBUF_3),
    .I3(\s1/i8088/tcore/fetch/next_state [2]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/tcore/fetch/next_state [1]),
    .O(\s1/i8088/tcore/fetch/_n0175 )
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<3>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4947 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<3>1_6646 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>121  (
    .I0(xa[0]),
    .I1(a[6]),
    .I2(xior_n),
    .I3(a[7]),
    .I4(\s3/ls0/g1_g2_AND_691_o ),
    .I5(a[5]),
    .O(\s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<3>12 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s5/b0_b1_OR_951_o21  (
    .I0(\s1/i8288/state_FSM_FFd2_224 ),
    .I1(\s1/i8288/amwc_235 ),
    .I2(\s2/aen_brd_38 ),
    .O(\s5/b0_b1_OR_951_o2 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41131  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [5]),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 )
  );
  LUT6 #(
    .INIT ( 64'h1514050411100100 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh931  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh59 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh63 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh93 )
  );
  LUT5 #(
    .INIT ( 32'hAA8AAABA ))
  \s0/vgamod/Mmux_dataout[7]_GND_308_o_mux_51_OUT41  (
    .I0(\s0/vgamod/reg_cur_start [3]),
    .I1(a[17]),
    .I2(\s0/vgamod/a[19]_GND_308_o_equal_41_o<19>3_5771 ),
    .I3(a[16]),
    .I4(\s0/vgamod/video_on_v_493 ),
    .O(\s0/vgamod/dataout[7]_GND_308_o_mux_51_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00101010 ))
  \s0/vgamod/Mmux_dataout[7]_GND_308_o_mux_51_OUT11  (
    .I0(a[17]),
    .I1(a[16]),
    .I2(\s0/vgamod/a[19]_GND_308_o_equal_41_o<19>3_5771 ),
    .I3(\s0/vgamod/video_on_h_494 ),
    .I4(\s0/vgamod/video_on_v_493 ),
    .O(\s0/vgamod/dataout[7]_GND_308_o_mux_51_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h666AAAAA ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_tmpdaa61  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_21_o_add_8_OUT_cy<5> )
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<4>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4953 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<4>_4508 )
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4959 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<5>_4506 )
  );
  LUT6 #(
    .INIT ( 64'h4040404440404000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out112  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh66 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh62 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out112_6144 )
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4965 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<6>_4504 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<7>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<7>_4502 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<8>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[15]_GND_21_o_add_0_OUT_lut<8>_4479 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<9>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<9>_4499 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<10>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<10>_4497 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<11>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<11>_4495 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<12>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<12>_4493 )
  );
  LUT6 #(
    .INIT ( 64'h555540555757FFFF ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out111  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/exec/a [1]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .I5(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out11 )
  );
  LUT6 #(
    .INIT ( 64'h8000800080000000 ))
  \s1/i8088/tcore/exec/alu/conv/Madd_x[7]_GND_21_o_add_6_OUT_cy<6>11  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/a [6]),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .I5(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/Madd_x[7]_GND_21_o_add_6_OUT_cy<6> )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<13>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<13>_4491 )
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<14>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<14>_4489 )
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/bitlog/o<0>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_5019 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .O(\s1/i8088/tcore/exec/alu/log [0])
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<15>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/conv/Msub_x[15]_GND_21_o_sub_4_OUT_lut<15>_4487 )
  );
  LUT6 #(
    .INIT ( 64'h8808080880000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>11  (
    .I0(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/exec/omemalu[12] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 )
  );
  LUT6 #(
    .INIT ( 64'h8808080880000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>11  (
    .I0(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/exec/omemalu[13] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 )
  );
  LUT6 #(
    .INIT ( 64'h8808080880000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>11  (
    .I0(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/exec/omemalu[14] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 )
  );
  LUT6 #(
    .INIT ( 64'h8808080880000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>11  (
    .I0(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/exec/omemalu[15] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 )
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<63>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [63]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(N178)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<31>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [31]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(N194)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [15]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [7]),
    .O(N210)
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[31]_MUX_3191_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [47]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [7]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N240)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<62>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [62]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(N176)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<30>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [30]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(N192)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [14]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [6]),
    .O(N208)
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[30]_MUX_3192_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [46]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [6]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N242)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<61>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [61]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(N174)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<29>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [29]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(N190)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [13]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(N206)
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[29]_MUX_3193_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [45]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [5]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N244)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \s1/i8088/tcore/exec/div_exc1  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/ir[24] ),
    .I4(\s1/i8088/tcore/exec/alu/div_exc9_6035 ),
    .I5(\s1/i8088/tcore/ir[20] ),
    .O(\s1/i8088/tcore/div_exc )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c31  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<10> ),
    .O(\s1/i8088/cpu_dat_o [10])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c41  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<11> ),
    .O(\s1/i8088/cpu_dat_o [11])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c221  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<7> ),
    .O(\s1/i8088/cpu_dat_o [7])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c231  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<8> ),
    .O(\s1/i8088/cpu_dat_o [8])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c241  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<9> ),
    .O(\s1/i8088/cpu_dat_o [9])
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<60>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [60]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(N170)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<28>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [28]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(N186)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [12]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [4]),
    .O(N202)
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[28]_MUX_3194_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [44]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [4]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N246)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<56>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [56]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [0]),
    .O(N164)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<59>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [59]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(N172)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [24]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [0]),
    .O(N180)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<27>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [27]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(N188)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<8>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [8]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [0]),
    .O(N196)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [11]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [3]),
    .O(N204)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<57>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [57]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(N166)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [25]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(N182)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<9>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [9]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [1]),
    .O(N198)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<58>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [58]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<3> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(N168)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<26>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [26]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<1> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(N184)
  );
  LUT6 #(
    .INIT ( 64'hBEAA82AA82AA82AA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [10]),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<0> ),
    .I4(\s1/i8088/tcore/ir[30] ),
    .I5(\s1/i8088/tcore/addr_exec [2]),
    .O(N200)
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c91  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<15> ),
    .O(\s1/i8088/cpu_dat_o [15])
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero14  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero12_6428 ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[15] ),
    .I3(\s1/i8088/tcore/ir[14] ),
    .I4(\s1/i8088/tcore/ir[16] ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero13_6429 )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/exec/alu/muldiv/zi<16>11  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 )
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<16>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [0]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [16])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<17>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [1]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [17])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<23>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [23])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<18>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [2]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [18])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<24>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [8]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [24])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<19>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [3]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [19])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<25>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [9]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [25])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<20>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [4]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [20])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<26>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [10]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [26])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<21>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [5]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [21])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<27>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [11]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [27])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<22>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [6]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [22])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<28>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [12]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [28])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<29>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [13]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [29])
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<30>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [14]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [30])
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<8>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[8] )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<9>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[9] )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<10>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[10] )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<11>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[11] )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<12>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[12] )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<13>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[13] )
  );
  LUT4 #(
    .INIT ( 16'hFF27 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<31>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/cpu_dat_o [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [31])
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<14>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[14] )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \s1/i8088/tcore/exec/alu/muldiv/Mmux_zi<15>11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/zi[15] )
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<8>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [8])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<9>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [9])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<10>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [10])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<11>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [11])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<12>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [12])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<1>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_5025 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [1])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<13>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [13])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<2>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<2> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_61_4941 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<2> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [2])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<14>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [14])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<3>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4947 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [3])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<4>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4953 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [4])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<5>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4959 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [5])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<6>1  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4965 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [6])
  );
  LUT5 #(
    .INIT ( 32'h0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<7>1  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [7])
  );
  LUT5 #(
    .INIT ( 32'h028A57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<1>1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b82 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b8 ),
    .I4(\s1/i8088/tcore/imm_f [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [1])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<2>1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [2])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<4>1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [4])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<5>1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [5])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<6>1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [6])
  );
  LUT4 #(
    .INIT ( 16'h15BF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<15>1  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [7]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [15])
  );
  LUT5 #(
    .INIT ( 32'hFFFF2220 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags34  (
    .I0(\s1/i8088/tcore/exec/a [3]),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [2]),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags33_6016 )
  );
  LUT6 #(
    .INIT ( 64'hABEFFFFF0145FFFF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<7>1  (
    .I0(\s1/i8088/tcore/rom_ir[33] ),
    .I1(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(N103),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [7])
  );
  LUT6 #(
    .INIT ( 64'h028A139B46CE57DF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0061<3>1  (
    .I0(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][7]_wide_mux_11_OUT<3> ),
    .I1(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<3> ),
    .I2(N352),
    .I3(N353),
    .I4(N350),
    .I5(N351),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0061 [3])
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \s1/i8088/tcore/Mmux_ir2111  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/fdec [2]),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I4(\s1/i8088/tcore/micro_data/Mmux_f11_5610 ),
    .I5(\s1/i8088/tcore/micro_data/micro_o[28] ),
    .O(\s1/i8088/tcore/Mmux_ir211_6652 )
  );
  LUT6 #(
    .INIT ( 64'hFF808080FFFFFFFF ))
  \s1/i8088/tcore/Mmux_ir1911  (
    .I0(\s1/i8088/tcore/fdec [0]),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/micro_data/Mmux_f12 ),
    .I3(\s1/i8088/tcore/micro_data/Mmux_f11_5610 ),
    .I4(\s1/i8088/tcore/micro_data/micro_o[26] ),
    .I5(\s1/i8088/tcore/exec_st ),
    .O(\s1/i8088/tcore/Mmux_ir191_6653 )
  );
  LUT6 #(
    .INIT ( 64'h0400000004001111 ))
  \s1/i8088/tcore/fetch/block_inv1  (
    .I0(N36),
    .I1(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I4(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I5(\s1/i8088/start ),
    .O(\s1/i8088/tcore/decode/block_inv )
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAAAAAAAAAAA ))
  \s0/vgamod/Mcount_h_count_lut<0>  (
    .I0(\s0/vgamod/blink_count [0]),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s0/vgamod/blink_count [4]),
    .I3(\s0/vgamod/h_count [8]),
    .I4(\s0/vgamod/h_count [9]),
    .I5(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/Mcount_h_count_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAAAAAAAAAAA ))
  \s0/vgamod/Mcount_h_count_lut<1>  (
    .I0(\s0/vgamod/blink_count [1]),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s0/vgamod/blink_count [4]),
    .I3(\s0/vgamod/h_count [8]),
    .I4(\s0/vgamod/h_count [9]),
    .I5(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/Mcount_h_count_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAAAAAAAAAAA ))
  \s0/vgamod/Mcount_h_count_lut<2>  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s0/vgamod/blink_count [4]),
    .I3(\s0/vgamod/h_count [8]),
    .I4(\s0/vgamod/h_count [9]),
    .I5(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/Mcount_h_count_lut [2])
  );
  LUT5 #(
    .INIT ( 32'h2AAAAAAA ))
  \s0/vgamod/Mcount_h_count_lut<3>  (
    .I0(\s0/vgamod/blink_count [3]),
    .I1(\s0/vgamod/blink_count [4]),
    .I2(\s0/vgamod/h_count [8]),
    .I3(\s0/vgamod/h_count [9]),
    .I4(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/Mcount_h_count_lut [3])
  );
  LUT5 #(
    .INIT ( 32'h2AAAAAAA ))
  \s0/vgamod/Mcount_h_count_lut<4>  (
    .I0(\s0/vgamod/blink_count [4]),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s0/vgamod/h_count [8]),
    .I3(\s0/vgamod/h_count [9]),
    .I4(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/Mcount_h_count_lut [4])
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAAAAAAAAAAA ))
  \s0/vgamod/Mcount_h_count_lut<5>  (
    .I0(\s0/vgamod/h_count [5]),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s0/vgamod/blink_count [4]),
    .I3(\s0/vgamod/h_count [8]),
    .I4(\s0/vgamod/h_count [9]),
    .I5(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/Mcount_h_count_lut [5])
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAAAAAAAAAAA ))
  \s0/vgamod/Mcount_h_count_lut<6>  (
    .I0(\s0/vgamod/h_count [6]),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s0/vgamod/blink_count [4]),
    .I3(\s0/vgamod/h_count [8]),
    .I4(\s0/vgamod/h_count [9]),
    .I5(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/Mcount_h_count_lut [6])
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAAAAAAAAAAA ))
  \s0/vgamod/Mcount_h_count_lut<7>  (
    .I0(\s0/vgamod/h_count [7]),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s0/vgamod/blink_count [4]),
    .I3(\s0/vgamod/h_count [8]),
    .I4(\s0/vgamod/h_count [9]),
    .I5(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/Mcount_h_count_lut [7])
  );
  LUT5 #(
    .INIT ( 32'h2AAAAAAA ))
  \s0/vgamod/Mcount_h_count_lut<8>  (
    .I0(\s0/vgamod/h_count [8]),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s0/vgamod/blink_count [4]),
    .I3(\s0/vgamod/h_count [9]),
    .I4(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/Mcount_h_count_lut [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[33] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<2>_2025 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[32] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<3>_2023 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_2_3540 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<3>_2091 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[31] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<4>_2021 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_3_3541 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<4>_2089 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_3_3573 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<4>_2156 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[30] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<5>_2019 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_4_3542 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<5>_2087 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_4_3574 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<5>_2154 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_4_3605 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<5>_2251 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[29] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<6>_2017 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_5_3543 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<6>_2085 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_5_3575 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<6>_2152 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_5_3606 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<6>_2249 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_5_3636 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<6>_2314 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \s0/vgamod/h_count[9]_PWR_188_o_equal_76_o_inv1  (
    .I0(\s0/vgamod/blink_count [3]),
    .I1(\s0/vgamod/blink_count [4]),
    .I2(\s0/vgamod/h_count [8]),
    .I3(\s0/vgamod/h_count [9]),
    .I4(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/h_count[9]_PWR_188_o_equal_76_o_inv )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[28] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<7>_2015 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_6_3544 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<7>_2083 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_6_3576 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<7>_2150 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_6_3607 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<7>_2247 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_6_3637 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<7>_2312 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_6_3666 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<7>_2499 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[27] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<8>_2013 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_7_3545 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<8>_2081 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_7_3577 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<8>_2148 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_7_3608 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<8>_2245 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_7_3638 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<8>_2310 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_7_3695 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<8>_2374 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_7_3667 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<8>_2497 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[26] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<9>_2011 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_8_3546 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<9>_2079 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_8_3578 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<9>_2146 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_8_3609 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<9>_2243 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_8_3639 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<9>_2308 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_8_3696 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<9>_2372 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_8_3723 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<9>_2434 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_8_3668 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<9>_2495 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[25] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<10>_2009 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_9_3547 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<10>_2077 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_9_3579 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<10>_2144 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_9_3610 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<10>_2241 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_9_3640 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<10>_2306 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_9_3697 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<10>_2370 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_9_3724 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<10>_2432 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_9_3669 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<10>_2493 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_9_3750 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<10>_2556 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[24] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<11>_2007 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_10_3548 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<11>_2075 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_10_3580 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<11>_2142 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_10_3611 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<11>_2239 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_10_3641 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<11>_2304 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_10_3698 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<11>_2368 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_10_3725 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<11>_2430 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_10_3670 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<11>_2491 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_10_3751 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<11>_2554 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_10_3776 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<11>_2614 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[23] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<12>_2005 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_11_3549 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<12>_2073 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_11_3581 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<12>_2140 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_11_3612 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<12>_2237 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_11_3642 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<12>_2302 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_11_3699 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<12>_2366 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_11_3726 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<12>_2428 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_11_3671 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<12>_2489 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_11_3752 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<12>_2552 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_11_3777 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<12>_2612 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_11_3801 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<12>_2784 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[22] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<13>_2003 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_12_3550 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<13>_2071 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_12_3582 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<13>_2138 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_12_3613 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<13>_2235 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_12_3643 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<13>_2300 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_12_3700 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<13>_2364 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_12_3727 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<13>_2426 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_12_3672 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<13>_2487 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_12_3753 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<13>_2550 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_12_3778 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<13>_2610 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_12_3825 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<13>_2669 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_12_3802 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<13>_2782 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[21] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<14>_2001 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_13_3551 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<14>_2069 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_13_3583 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<14>_2136 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_13_3614 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<14>_2233 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_13_3644 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<14>_2298 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_13_3701 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<14>_2362 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_13_3728 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<14>_2424 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_13_3673 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<14>_2485 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_13_3754 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<14>_2548 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_13_3779 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<14>_2608 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_13_3826 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<14>_2667 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_13_3848 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<14>_2724 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_13_3803 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<14>_2780 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[20] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<15>_1999 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_14_3552 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<15>_2067 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_14_3584 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<15>_2134 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_14_3615 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<15>_2231 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_14_3645 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<15>_2296 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_14_3702 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<15>_2360 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_14_3729 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<15>_2422 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_14_3674 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<15>_2483 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_14_3755 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<15>_2546 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_14_3780 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<15>_2606 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_14_3827 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<15>_2665 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_14_3849 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<15>_2722 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_14_3804 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<15>_2778 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_14_3870 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<15>_2836 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[19] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<16>_1997 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_15_3553 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<16>_2065 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_15_3585 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<16>_2132 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_15_3616 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<16>_2229 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_15_3646 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<16>_2294 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_15_3703 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<16>_2358 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_15_3730 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<16>_2420 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_15_3675 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<16>_2481 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_15_3756 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<16>_2544 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_15_3781 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<16>_2604 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_15_3828 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<16>_2663 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_15_3850 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<16>_2720 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_15_3805 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<16>_2776 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_15_3871 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<16>_2834 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_15_3891 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<16>_2889 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[18] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_17_3930 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<17>_1995 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_16_3554 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_17_3946 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<17>_2063 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_16_3586 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_17_3962 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<17>_2130 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_16_3617 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_17_3978 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<17>_2227 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_16_3647 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_17_3994 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<17>_2292 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_16_3704 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_17_4026 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<17>_2356 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_16_3731 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_17_4042 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<17>_2418 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_16_3676 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_17_4010 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<17>_2479 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_16_3757 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_17_4058 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<17>_2542 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_16_3782 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_17_4074 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<17>_2602 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_16_3829 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_17_4106 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<17>_2661 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_16_3851 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_17_4122 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<17>_2718 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_16_3806 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_17_4090 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<17>_2774 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_16_3872 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_17_4138 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<17>_2832 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_16_3892 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_17_4154 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<17>_2887 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_16_3911 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_17_4170 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<17>_2998 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[17] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_18_3931 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<18>_1993 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_17_3555 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_18_3947 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<18>_2061 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_17_3587 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_18_3963 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<18>_2128 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_17_3618 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_18_3979 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<18>_2225 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_17_3648 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_18_3995 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<18>_2290 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_17_3705 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_18_4027 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<18>_2354 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_17_3732 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_18_4043 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<18>_2416 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_17_3677 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_18_4011 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<18>_2477 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_17_3758 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_18_4059 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<18>_2540 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_17_3783 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_18_4075 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<18>_2600 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_17_3830 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_18_4107 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<18>_2659 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_17_3852 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_18_4123 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<18>_2716 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_17_3807 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_18_4091 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<18>_2772 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_17_3873 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_18_4139 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<18>_2830 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_17_3893 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_18_4155 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<18>_2885 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_17_3912 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_18_4171 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<18>_2996 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[16] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_19_3932 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<19>_1991 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_18_3556 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_19_3948 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<19>_2059 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_18_3588 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_19_3964 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<19>_2126 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_18_3619 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_19_3980 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<19>_2223 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_18_3649 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_19_3996 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<19>_2288 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_18_3706 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_19_4028 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<19>_2352 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_18_3733 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_19_4044 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<19>_2414 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_18_3678 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_19_4012 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<19>_2475 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_18_3759 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_19_4060 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<19>_2538 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_18_3784 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_19_4076 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<19>_2598 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_18_3831 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_19_4108 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<19>_2657 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_18_3853 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_19_4124 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<19>_2714 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_18_3808 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_19_4092 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<19>_2770 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_18_3874 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_19_4140 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<19>_2828 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_18_3894 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_19_4156 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<19>_2883 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_18_3913 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_19_4172 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<19>_2994 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[15] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_20_3933 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<20>_1989 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_19_3557 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_20_3949 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<20>_2057 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_19_3589 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_20_3965 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<20>_2124 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_19_3620 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_20_3981 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<20>_2221 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_19_3650 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_20_3997 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<20>_2286 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_19_3707 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_20_4029 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<20>_2350 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_19_3734 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_20_4045 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<20>_2412 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_19_3679 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_20_4013 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<20>_2473 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_19_3760 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_20_4061 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<20>_2536 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_19_3785 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_20_4077 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<20>_2596 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_19_3832 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_20_4109 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<20>_2655 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_19_3854 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_20_4125 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<20>_2712 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_19_3809 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_20_4093 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<20>_2768 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_19_3875 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_20_4141 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<20>_2826 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_19_3895 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_20_4157 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<20>_2881 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_19_3914 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_20_4173 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<20>_2992 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[14] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_21_3934 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<21>_1987 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_20_3558 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_21_3950 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<21>_2055 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_20_3590 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_21_3966 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<21>_2122 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_20_3621 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_21_3982 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<21>_2219 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_20_3651 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_21_3998 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<21>_2284 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_20_3708 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_21_4030 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<21>_2348 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_20_3735 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_21_4046 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<21>_2410 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_20_3680 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_21_4014 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<21>_2471 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_20_3761 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_21_4062 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<21>_2534 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_20_3786 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_21_4078 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<21>_2594 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_20_3833 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_21_4110 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<21>_2653 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_20_3855 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_21_4126 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<21>_2710 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_20_3810 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_21_4094 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<21>_2766 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_20_3876 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_21_4142 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<21>_2824 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_20_3896 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_21_4158 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<21>_2879 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_20_3915 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_21_4174 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<21>_2990 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[13] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_22_3935 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<22>_1985 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_21_3559 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_22_3951 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<22>_2053 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_21_3591 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_22_3967 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<22>_2120 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_21_3622 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_22_3983 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<22>_2217 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_21_3652 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_22_3999 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<22>_2282 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_21_3709 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_22_4031 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<22>_2346 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_21_3736 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_22_4047 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<22>_2408 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_21_3681 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_22_4015 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<22>_2469 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_21_3762 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_22_4063 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<22>_2532 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_21_3787 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_22_4079 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<22>_2592 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_21_3834 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_22_4111 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<22>_2651 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_21_3856 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_22_4127 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<22>_2708 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_21_3811 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_22_4095 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<22>_2764 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_21_3877 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_22_4143 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<22>_2822 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_21_3897 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_22_4159 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<22>_2877 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_21_3916 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_22_4175 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<22>_2988 )
  );
  LUT5 #(
    .INIT ( 32'h2AAAAAAA ))
  \s0/vgamod/Mcount_h_count_lut<9>  (
    .I0(\s0/vgamod/h_count [9]),
    .I1(\s0/vgamod/blink_count [3]),
    .I2(\s0/vgamod/blink_count [4]),
    .I3(\s0/vgamod/h_count [8]),
    .I4(\s0/vgamod/h_count[9]_GND_308_o_equal_89_o<9>1 ),
    .O(\s0/vgamod/Mcount_h_count_lut [9])
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[12] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_23_3936 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<23>_1983 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_22_3560 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_23_3952 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<23>_2051 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_22_3592 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_23_3968 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<23>_2118 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_22_3623 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_23_3984 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<23>_2215 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_22_3653 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_23_4000 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<23>_2280 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_22_3710 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_23_4032 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<23>_2344 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_22_3737 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_23_4048 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<23>_2406 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_22_3682 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_23_4016 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<23>_2467 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_22_3763 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_23_4064 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<23>_2530 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_22_3788 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_23_4080 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<23>_2590 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_22_3835 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_23_4112 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<23>_2649 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_22_3857 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_23_4128 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<23>_2706 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_22_3812 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_23_4096 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<23>_2762 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_22_3878 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_23_4144 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<23>_2820 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_22_3898 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_23_4160 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<23>_2875 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_22_3917 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_23_4176 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<23>_2986 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[11] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_24_3937 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<24>_1981 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_23_3561 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_24_3953 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<24>_2049 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_23_3593 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_24_3969 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<24>_2116 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_23_3624 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_24_3985 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<24>_2213 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_23_3654 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_24_4001 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<24>_2278 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_23_3711 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_24_4033 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<24>_2342 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_23_3738 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_24_4049 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<24>_2404 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_23_3683 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_24_4017 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<24>_2465 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_23_3764 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_24_4065 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<24>_2528 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_23_3789 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_24_4081 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<24>_2588 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_23_3836 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_24_4113 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<24>_2647 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_23_3858 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_24_4129 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<24>_2704 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_23_3813 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_24_4097 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<24>_2760 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_23_3879 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_24_4145 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<24>_2818 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_23_3899 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_24_4161 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<24>_2873 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_23_3918 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_24_4177 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<24>_2984 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[10] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_25_3938 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<25>_1979 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_24_3562 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_25_3954 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<25>_2047 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_24_3594 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_25_3970 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<25>_2114 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_24_3625 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_25_3986 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<25>_2211 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_24_3655 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_25_4002 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<25>_2276 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_24_3712 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_25_4034 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<25>_2340 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_24_3739 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_25_4050 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<25>_2402 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_24_3684 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_25_4018 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<25>_2463 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_24_3765 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_25_4066 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<25>_2526 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_24_3790 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_25_4082 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<25>_2586 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_24_3837 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_25_4114 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<25>_2645 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_24_3859 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_25_4130 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<25>_2702 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_24_3814 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_25_4098 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<25>_2758 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_24_3880 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_25_4146 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<25>_2816 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_24_3900 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_25_4162 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<25>_2871 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_24_3919 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_25_4178 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<25>_2982 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[9] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_26_3939 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<26>_1977 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_25_3563 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_26_3955 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<26>_2045 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_25_3595 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_26_3971 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<26>_2112 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_25_3626 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_26_3987 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<26>_2209 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_25_3656 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_26_4003 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<26>_2274 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_25_3713 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_26_4035 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<26>_2338 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_25_3740 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_26_4051 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<26>_2400 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_25_3685 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_26_4019 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<26>_2461 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_25_3766 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_26_4067 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<26>_2524 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_25_3791 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_26_4083 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<26>_2584 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_25_3838 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_26_4115 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<26>_2643 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_25_3860 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_26_4131 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<26>_2700 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_25_3815 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_26_4099 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<26>_2756 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_25_3881 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_26_4147 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<26>_2814 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_25_3901 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_26_4163 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<26>_2869 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_25_3920 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_26_4179 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<26>_2980 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[8] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_27_3940 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<27>_1975 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_26_3564 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_27_3956 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<27>_2043 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_26_3596 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_27_3972 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<27>_2110 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_26_3627 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_27_3988 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<27>_2207 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_26_3657 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_27_4004 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<27>_2272 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_26_3714 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_27_4036 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<27>_2336 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_26_3741 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_27_4052 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<27>_2398 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_26_3686 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_27_4020 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<27>_2459 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_26_3767 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_27_4068 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<27>_2522 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_26_3792 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_27_4084 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<27>_2582 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_26_3839 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_27_4116 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<27>_2641 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_26_3861 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_27_4132 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<27>_2698 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_26_3816 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_27_4100 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<27>_2754 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_26_3882 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_27_4148 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<27>_2812 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_26_3902 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_27_4164 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<27>_2867 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_26_3921 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_27_4180 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<27>_2978 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[7] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_28_3941 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<28>_1973 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_27_3565 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_28_3957 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<28>_2041 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_27_3597 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_28_3973 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<28>_2108 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_27_3628 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_28_3989 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<28>_2205 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_27_3658 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_28_4005 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<28>_2270 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_27_3715 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_28_4037 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<28>_2334 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_27_3742 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_28_4053 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<28>_2396 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_27_3687 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_28_4021 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<28>_2457 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_27_3768 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_28_4069 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<28>_2520 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_27_3793 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_28_4085 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<28>_2580 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_27_3840 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_28_4117 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<28>_2639 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_27_3862 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_28_4133 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<28>_2696 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_27_3817 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_28_4101 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<28>_2752 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_27_3883 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_28_4149 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<28>_2810 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_27_3903 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_28_4165 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<28>_2865 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_27_3922 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_28_4181 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<28>_2976 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[6] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_29_3942 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<29>_1971 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_28_3566 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_29_3958 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<29>_2039 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_28_3598 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_29_3974 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<29>_2106 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_28_3629 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_29_3990 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<29>_2203 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_28_3659 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_29_4006 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<29>_2268 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_28_3716 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_29_4038 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<29>_2332 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_28_3743 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_29_4054 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<29>_2394 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_28_3688 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_29_4022 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<29>_2455 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_28_3769 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_29_4070 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<29>_2518 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_28_3794 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_29_4086 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<29>_2578 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_28_3841 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_29_4118 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<29>_2637 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_28_3863 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_29_4134 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<29>_2694 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_28_3818 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_29_4102 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<29>_2750 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_28_3884 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_29_4150 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<29>_2808 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_28_3904 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_29_4166 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<29>_2863 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_28_3923 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_29_4182 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<29>_2974 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \s1/i8088/tcore/fetch/wr_ip01  (
    .I0(\s1/i8088/tcore/fetch/lock_l_1009 ),
    .I1(\s1/i8088/tcore/fetch/pref_l [1]),
    .I2(\s1/i8088/tcore/fetch/sop_l [2]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/wr_ip0 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[5] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_30_3943 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<30>_1969 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_29_3567 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_30_3959 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<30>_2037 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_29_3599 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_30_3975 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<30>_2104 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_29_3630 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_30_3991 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<30>_2201 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_29_3660 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_30_4007 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<30>_2266 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_29_3717 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_30_4039 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<30>_2330 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_29_3744 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_30_4055 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<30>_2392 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_29_3689 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_30_4023 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<30>_2453 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_29_3770 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_30_4071 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<30>_2516 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_29_3795 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_30_4087 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<30>_2576 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_29_3842 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_30_4119 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<30>_2635 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_29_3864 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_30_4135 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<30>_2692 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_29_3819 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_30_4103 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<30>_2748 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_29_3885 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_30_4151 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<30>_2806 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_29_3905 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_30_4167 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<30>_2861 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_29_3924 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_30_4183 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<30>_2972 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[4] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_31_3944 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<31>_1967 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_30_3568 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_31_3960 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<31>_2035 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_30_3600 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_31_3976 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<31>_2102 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_30_3631 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_31_3992 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<31>_2199 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_30_3661 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_31_4008 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<31>_2264 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_30_3718 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_31_4040 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<31>_2328 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_30_3745 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_31_4056 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<31>_2390 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_30_3690 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_31_4024 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<31>_2451 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_30_3771 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_31_4072 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<31>_2514 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_30_3796 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_31_4088 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<31>_2574 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_30_3843 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_31_4120 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<31>_2633 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_30_3865 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_31_4136 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<31>_2690 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_30_3820 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_31_4104 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<31>_2746 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_30_3886 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_31_4152 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<31>_2804 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_30_3906 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_31_4168 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<31>_2859 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_30_3925 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_31_4184 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<31>_2970 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[3] ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<1>_32_3945 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<32>_1965 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_31_3569 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<2>_32_3961 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<32>_2033 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_31_3601 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<3>_32_3977 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<32>_2100 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_31_3632 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<4>_32_3993 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<32>_2197 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_31_3662 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<5>_32_4009 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<32>_2262 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_31_3719 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<7>_32_4041 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<32>_2326 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_31_3746 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<8>_32_4057 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<32>_2388 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_31_3691 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<6>_32_4025 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<32>_2449 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_31_3772 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<9>_32_4073 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<32>_2512 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_31_3797 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<10>_32_4089 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<32>_2572 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_31_3844 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<12>_32_4121 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<32>_2631 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_31_3866 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<13>_32_4137 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<32>_2688 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_31_3821 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<11>_32_4105 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<32>_2744 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_31_3887 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<14>_32_4153 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<32>_2802 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_31_3907 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<15>_32_4169 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<32>_2857 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_31_3926 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/d_pipe<16>_32_4185 ),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<32>_2968 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0001 ))
  \s0/vgamod/Reset_OR_DriverANDClockEnable2  (
    .I0(\s0/vgamod/video_on_h_494 ),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/blink_count [0]),
    .I4(GPIO_SW_C_IBUF_3),
    .O(\s0/vgamod/Reset_OR_DriverANDClockEnable )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s5/xa<4>LogicTrst1  (
    .I0(\s1/u7/rq_4_242 ),
    .I1(\s2/aen_brd_38 ),
    .O(a[4])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \s0/vgamod/h_count[2]_GND_308_o_equal_131_o<2>1  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/blink_count [1]),
    .I2(\s0/vgamod/blink_count [0]),
    .O(\s0/vgamod/h_count[2]_GND_308_o_equal_131_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s0/vgamod/_n0368_inv1  (
    .I0(GPIO_SW_C_IBUF_3),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/blink_count [0]),
    .O(\s0/vgamod/_n0368_inv )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_33_3571 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<34>_2029 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_33_3603 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<34>_2096 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_33_3634 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<34>_2193 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_33_3664 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<34>_2258 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_33_3721 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<34>_2322 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_33_3748 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<34>_2384 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_33_3693 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<34>_2445 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_33_3774 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<34>_2508 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_33_3799 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<34>_2568 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_33_3846 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<34>_2627 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_33_3868 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<34>_2684 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_33_3823 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<34>_2740 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_33_3889 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<34>_2798 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_33_3909 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<34>_2853 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<34>  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_33_3928 ),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<34>_2964 )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT61  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/hor_addr [4]),
    .I2(\s0/vgamod/ver_addr [0]),
    .I3(\s0/vgamod/buff0_addr [4]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hBE14 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT61  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/hor_addr [4]),
    .I2(\s0/vgamod/ver_addr [0]),
    .I3(\s0/vgamod/attr0_addr [4]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \a<13>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u9/rq_5_251 ),
    .I2(\s2/b5_5675 ),
    .O(a[13])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \a<14>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u9/rq_6_252 ),
    .I2(\s2/b5_5675 ),
    .O(a[14])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \a<15>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u9/rq_7_245 ),
    .I2(\s2/b5_5675 ),
    .O(a[15])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<6>LogicTrst1  (
    .I0(\s1/u7/rq_6_244 ),
    .I1(\s2/aen_brd_38 ),
    .O(a[6])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \a<12>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u9/rq_4_250 ),
    .I2(\s2/b5_5675 ),
    .O(a[12])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \a<11>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u9/rq_3_249 ),
    .I2(\s2/b5_5675 ),
    .O(a[11])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \a<10>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u9/rq_2_248 ),
    .I2(\s2/b5_5675 ),
    .O(a[10])
  );
  LUT6 #(
    .INIT ( 64'h082A5D7FF7D5A280 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<3>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_62_4947 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<3> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<3> ),
    .I5(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [3])
  );
  LUT6 #(
    .INIT ( 64'h8080808000808080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>11  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/addr_exec [1]),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[29] ),
    .I5(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<113>1 )
  );
  LUT6 #(
    .INIT ( 64'h8080808000808080 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>11  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[30] ),
    .I2(\s1/i8088/tcore/addr_exec [2]),
    .I3(\s1/i8088/tcore/ir[16] ),
    .I4(\s1/i8088/tcore/ir[29] ),
    .I5(\s1/i8088/tcore/ir[17] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<114>1 )
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[27]_MUX_3195_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [43]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [3]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N248)
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [40]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [0]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N254)
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<7>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<7> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [7])
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<8>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I5(\s1/i8088/tcore/exec/bus_b [8]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<9>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .I5(\s1/i8088/tcore/exec/bus_b [9]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [9])
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<10>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .I5(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [10])
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<11>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I5(\s1/i8088/tcore/exec/bus_b [11]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [11])
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<12>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I5(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [12])
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<13>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I5(\s1/i8088/tcore/exec/bus_b [13]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [13])
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<14>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I5(\s1/i8088/tcore/exec/bus_b [14]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h0415AEBFFBEA5140 ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<15>  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I5(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [15])
  );
  LUT6 #(
    .INIT ( 64'hFB04EA1551AE40BF ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o1511  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/exec/bus_b [8]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .O(\s1/i8088/tcore/exec/alu/arlog/Mmux_o151 )
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<2>  (
    .I0(\s1/i8088/tcore/exec/a [2]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [2])
  );
  LUT3 #(
    .INIT ( 8'h1E ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<4>  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [4])
  );
  LUT3 #(
    .INIT ( 8'h1E ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<5>  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I2(\s1/i8088/tcore/exec/a [5]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [5])
  );
  LUT3 #(
    .INIT ( 8'h1E ))
  \s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut<6>  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I2(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_n0083_lut [6])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<4>  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I3(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [4])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<5>  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .I3(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [5])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut<6>  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I3(\s1/i8088/tcore/exec/regfile/flags [7]),
    .O(\s1/i8088/tcore/exec/alu/othop/Mmux_strf_rs_lut [6])
  );
  LUT6 #(
    .INIT ( 64'h88800800AAA22A22 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I5(\s1/i8088/tcore/imm_f [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo15_6326 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4222  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4221_6279 )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o91  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/bus_b [2]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [2]),
    .O(\s1/i8088/tcore/exec/alu/arl [2])
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42512  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42511_6273 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4257  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_5_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4256_6268 )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o101  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [3]),
    .O(\s1/i8088/tcore/exec/alu/arl [3])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out724  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out71_6053 ),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out722_6066 ),
    .O(\s1/i8088/tcore/addr_exec [8])
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged117  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I1(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I2(\s1/i8088/tcore/ir[4] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_5019 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged116_6380 )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42813  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42812_6258 )
  );
  LUT6 #(
    .INIT ( 64'h1010101010101000 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0>11  (
    .I0(\s1/i8088/tcore/fetch/next_state [2]),
    .I1(\s1/i8088/tcore/fetch/next_state [0]),
    .I2(\s1/i8088/tcore/fetch/next_state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h0404040404040414 ))
  \s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>11  (
    .I0(\s1/i8088/tcore/fetch/next_state [2]),
    .I1(\s1/i8088/tcore/fetch/next_state [0]),
    .I2(\s1/i8088/tcore/fetch/next_state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_modrm_l[7]_select_50_OUT<1>1 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh3311  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh124 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh8 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh331 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out818  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out817_6047 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out717  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out716_6061 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88A88888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out213  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out211 ),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43831 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4124 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out212_6129 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02020200 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out113  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out112_6144 ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out111_6143 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4124 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out113_6145 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4149  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [10]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[7]_x[6]_MUX_2164_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4148_6351 )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43114  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43114_6241 )
  );
  LUT6 #(
    .INIT ( 64'h444F4445444A4440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4282  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh60 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh64 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh107 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4281_6247 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4288  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_5_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4287_6253 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42816  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o42815_6261 )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA88820222000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43413  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I1(N419),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I3(\s1/i8088/tcore/ir[4] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43412_6305 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43612  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[1]_x[0]_MUX_2131_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43611_6365 )
  );
  LUT6 #(
    .INIT ( 64'h5511551010111010 ))
  \s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<3>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [2]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/nstate/Mmux_next_state1 ),
    .I3(\s1/i8088/tcore/block_or_hlt_757 ),
    .I4(\s1/i8088/tcore/fetch/nstate/Mmux_next_state12_5862 ),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out423  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [9]),
    .I3(\s1/i8088/tcore/exec/a [8]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out421 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out422_6099 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out321  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [8]),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out319 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out320_6118 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out217  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out216_6132 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out117  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_9_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out117_6148 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA8080AA80 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4145  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4143 ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4112 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4144_6348 )
  );
  LUT6 #(
    .INIT ( 64'h101010FF10101000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh2911  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/bus_b [0]),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh124 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh291 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4318  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_5_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[3]_x[2]_MUX_2138_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4319_6236 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43117  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [0]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43117_6244 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4284  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13_4548 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh107 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4283_6249 )
  );
  LUT6 #(
    .INIT ( 64'h4040404440404000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4341  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4411 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh122 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh126 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o434 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4348  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_5_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[4]_x[3]_MUX_2143_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4347_6300 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43416  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_10_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[2]_x[1]_MUX_2134_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o43415_6308 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4369  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr16/y[4]_GND_32_o_equal_12_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4368_6362 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>3  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_5_o ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [3]),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/rxr16/x[5]_x[4]_MUX_2149_o ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/rxr8/y[3]_GND_31_o_equal_6_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rxr8/w<7>2_6392 )
  );
  LUT6 #(
    .INIT ( 64'h4040404440404000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4311  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4411 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh1 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh125 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o431 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh13721  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh1372 )
  );
  LUT6 #(
    .INIT ( 64'h1110010001000100 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out315  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/m0/Mmux_out313 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh291 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out314_6114 )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4162  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh321 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4161_6368 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1291  (
    .I0(\s1/i8088/tcore/exec/a [0]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/bus_b [0]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh129 )
  );
  LUT4 #(
    .INIT ( 16'hE1EE ))
  \s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_xor<4>11  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<4>1 )
  );
  LUT6 #(
    .INIT ( 64'h444F4445444A4440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4312  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh61 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh65 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh57 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4312_6231 )
  );
  LUT6 #(
    .INIT ( 64'h444F4445444A4440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4342  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh62 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh66 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh58 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4341_6296 )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o111  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [4]),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [4]),
    .O(\s1/i8088/tcore/exec/alu/arl [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7D5A280 ))
  \s1/i8088/tcore/exec/alu/conv/Mmux_cfo1311  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_64_4959 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<5> ),
    .I5(\s1/i8088/tcore/exec/a [6]),
    .O(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA56565666 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out131  (
    .I0(\s1/i8088/tcore/exec/alu/conv/tmpdaa [6]),
    .I1(\s1/i8088/tcore/exec/regfile/flags [0]),
    .I2(\s1/i8088/tcore/exec/a [7]),
    .I3(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo131 ),
    .I4(\s1/i8088/tcore/exec/alu/conv/Mmux_cfo11 ),
    .I5(\s1/i8088/tcore/exec/alu/conv/Madd_tmpdaa[7]_GND_21_o_add_8_OUT_cy<5> ),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out13 )
  );
  LUT6 #(
    .INIT ( 64'h282A080A20220002 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out111  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(N150),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh122 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh126 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out111_6143 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7FFF7FFF70000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out810  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out88_6041 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out87_6040 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out89_6042 )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [0]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [0]),
    .O(\s1/i8088/tcore/exec/alu/arl [0])
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o141  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [7]),
    .I4(\s1/i8088/tcore/exec/bus_b [7]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [7]),
    .O(\s1/i8088/tcore/exec/alu/arl [7])
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4281  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o428 )
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o131  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [6]),
    .I4(\s1/i8088/tcore/exec/bus_b [6]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [6]),
    .O(\s1/i8088/tcore/exec/alu/arl [6])
  );
  LUT6 #(
    .INIT ( 64'hDFFDFDD906242400 ))
  \s1/i8088/tcore/exec/alu/arlog/Mmux_o121  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [5]),
    .I4(\s1/i8088/tcore/exec/bus_b [5]),
    .I5(\s1/i8088/tcore/exec/alu/arlog/outadd [5]),
    .O(\s1/i8088/tcore/exec/alu/arl [5])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out152  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/bus_b [1]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out151 )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o161  (
    .I0(\s1/i8088/tcore/pc [5]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [5]),
    .O(\s1/i8088/cpu_adr_o [5])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o171  (
    .I0(\s1/i8088/tcore/pc [6]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [6]),
    .O(\s1/i8088/cpu_adr_o [6])
  );
  LUT6 #(
    .INIT ( 64'h08AA00AA08000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>11  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[29] ),
    .I4(\s1/i8088/tcore/exec/omemalu[7] ),
    .I5(\s1/i8088/tcore/exec/omemalu[11] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<91>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [91]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<91> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<75>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [75]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<75> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<251>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [251]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<251> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<219>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [219]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<219> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<203>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [203]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<203> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<187>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [187]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<187> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<171>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [171]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<171> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<155>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [155]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<155> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<139>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [139]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<139> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<123>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [123]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<123> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<107>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [107]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<11>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<107> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<89>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [89]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<89> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<73>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [73]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<73> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<249>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [249]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<249> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<217>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [217]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<217> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<201>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [201]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<201> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<185>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [185]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<185> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<169>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [169]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<169> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<153>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [153]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<153> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<137>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [137]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<137> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<121>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [121]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<121> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<105>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [105]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<105> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<88>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [88]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<88> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<72>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [72]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<72> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<248>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [248]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<248> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<216>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [216]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<216> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<200>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [200]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<200> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<184>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [184]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<184> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<168>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [168]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<168> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<152>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [152]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<152> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<136>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [136]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<136> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<120>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [120]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<120> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [104]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<24>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104> )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out81  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [9]),
    .I5(\s1/i8088/tcore/exec/bus_b [9]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out8 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out71  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [8]),
    .I5(\s1/i8088/tcore/exec/bus_b [8]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out7 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out612  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [15]),
    .I5(\s1/i8088/tcore/exec/bus_b [15]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out611_6073 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out512  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [14]),
    .I5(\s1/i8088/tcore/exec/bus_b [14]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out511_6083 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out41  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [13]),
    .I5(\s1/i8088/tcore/exec/bus_b [13]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out4 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out31  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [12]),
    .I5(\s1/i8088/tcore/exec/bus_b [12]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out3 )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o181  (
    .I0(\s1/i8088/tcore/pc [7]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .O(\s1/i8088/cpu_adr_o [7])
  );
  LUT6 #(
    .INIT ( 64'h08AA00AA08000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>21  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/ir[29] ),
    .I4(\s1/i8088/tcore/exec/omemalu[7] ),
    .I5(\s1/i8088/tcore/exec/omemalu[10] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<90>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [90]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<90> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<74>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [74]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<74> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<250>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [250]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<250> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<218>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [218]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<218> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<202>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [202]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<202> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<186>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [186]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<186> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<170>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [170]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<170> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<154>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [154]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<154> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<138>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [138]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<138> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<122>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [122]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<122> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<106>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [106]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<10>2 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<106> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<92>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [92]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<92> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<93>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [93]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<93> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<94>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [94]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<94> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<95>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [95]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<5> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<95> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<76>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [76]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<76> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<77>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [77]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<77> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<78>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [78]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<78> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<79>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [79]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<79> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<252>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [252]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<252> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<253>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [253]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<253> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<254>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [254]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<254> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<255>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [255]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<15> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<255> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<220>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [220]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<220> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<221>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [221]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<221> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<222>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [222]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<222> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<223>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [223]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<13> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<223> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<204>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [204]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<204> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<205>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [205]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<205> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<206>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [206]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<206> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<207>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [207]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<12> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<207> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<188>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [188]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<188> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<189>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [189]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<189> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<190>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [190]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<190> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<191>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [191]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<11> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<191> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<172>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [172]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<172> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<173>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [173]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<173> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<174>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [174]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<174> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<175>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [175]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<10> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<175> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<156>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [156]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<156> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<157>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [157]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<157> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<158>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [158]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<158> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<159>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [159]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<9> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<159> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<140>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [140]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<140> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<141>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [141]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<141> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<142>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [142]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<142> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<143>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [143]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<8> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<143> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<124>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [124]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<124> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<125>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [125]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<125> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<126>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [126]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<126> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<127>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [127]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<127> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<108>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [108]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<12>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<108> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<109>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [109]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<13>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<109> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<110>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [110]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<14>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<110> )
  );
  LUT5 #(
    .INIT ( 32'hFFAA2AAA ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<111>1  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [111]),
    .I1(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I2(\s1/i8088/tcore/exec/wr_reg ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<15>1 ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<111> )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out21  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [11]),
    .I5(\s1/i8088/tcore/exec/bus_b [11]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out2 )
  );
  LUT6 #(
    .INIT ( 64'h060024FF240000FF ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out11  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/exec/a [10]),
    .I5(\s1/i8088/tcore/exec/bus_b [10]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out1 )
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o1211  (
    .I0(\s1/i8088/tcore/ir[16] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o121 )
  );
  LUT6 #(
    .INIT ( 64'h82A2DFFFFFFFFFFF ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o111  (
    .I0(\s1/i8088/tcore/ir[29] ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[16] ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_d[3]_Decoder_43_OUT<2> ),
    .I5(\s1/i8088/tcore/exec/wr_reg ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o11 )
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[26]_MUX_3196_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [42]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [2]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N250)
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  \s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[25]_MUX_3197_o1_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o11 ),
    .I1(\s1/i8088/tcore/exec/regfile/r_0 [41]),
    .I2(\s1/i8088/tcore/ir[30] ),
    .I3(\s1/i8088/tcore/addr_exec [1]),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_r[15][15]_d[24]_MUX_3198_o121 ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_d[1]_Decoder_60_OUT<2> ),
    .O(N252)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/rom_ir[35] ),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/ir[13] ),
    .O(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o )
  );
  LUT4 #(
    .INIT ( 16'h7555 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>211  (
    .I0(\s1/i8088/tcore/exec/wr_reg ),
    .I1(\s1/i8088/tcore/ir[17] ),
    .I2(\s1/i8088/tcore/ir[29] ),
    .I3(\s1/i8088/tcore/ir[16] ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<0>21 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/exec/wr_high1  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[22] ),
    .I4(\s1/i8088/tcore/block_or_hlt_757 ),
    .I5(\s1/i8088/tcore/div_exc ),
    .O(\s1/i8088/tcore/exec/wr_high )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE11011000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo18  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh331 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo17_6328 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh129 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo18_6329 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13_4548 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh110 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh851_4549 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo12_6324 )
  );
  LUT5 #(
    .INIT ( 32'h01010111 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_unchanged12  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o3 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/unchanged )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT241  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [14]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<30> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT221  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [13]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<29> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT211  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [12]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<28> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT201  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [11]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<27> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT191  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [10]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<26> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT181  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [9]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<25> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT171  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [8]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<24> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [7]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<23> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [6]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<22> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [5]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<21> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [4]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<20> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT111  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [3]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<19> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT101  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [2]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<18> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT91  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [1]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<17> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT81  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/cpu_dat_o [0]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<16> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hEA08AAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT151  (
    .I0(\s1/i8088/tcore/exec/bus_b [7]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<7> ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT141  (
    .I0(\s1/i8088/tcore/exec/bus_b [6]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<6> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT131  (
    .I0(\s1/i8088/tcore/exec/bus_b [5]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<5> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT121  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<4> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT111  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<3> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT101  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<2> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT91  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<1> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAAAAA082AAAAA ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT18  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/bus_b [15]),
    .I3(\s1/i8088/tcore/exec/bus_b [7]),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<0> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h8080808080808000 ))
  \s1/i8088/tcore/decode/_n01121  (
    .I0(\s1/i8088/tcore/decode/_n01101_1021 ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I2(\s1/i8088/tcore/decode/ifld_1093 ),
    .I3(\s1/i8259/irr_0_104 ),
    .I4(\s1/i8259/irr_1_109 ),
    .I5(\s1/i8259/recint_120 ),
    .O(\s1/i8088/tcore/decode/_n0112 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/Mmux_ir221  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/rom_ir[29] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/ir[29] )
  );
  LUT6 #(
    .INIT ( 64'h55545554FFFF5554 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state12  (
    .I0(\s1/i8088/tcore/need_off ),
    .I1(\s1/i8088/tcore/decode/opcode_deco/need_imm6_5955 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/need_imm5_5954 ),
    .I3(\s1/i8088/tcore/decode/opcode_deco/need_imm2_1117 ),
    .I4(\s1/i8088/tcore/need_modrm ),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state11_5861 )
  );
  LUT6 #(
    .INIT ( 64'hAEAAAAAAAAAAAAAA ))
  \s1/i8088/tcore/decode/opcode_deco/need_off2  (
    .I0(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_216_o ),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/opcode [4]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .O(\s1/i8088/tcore/decode/opcode_deco/need_off1_5977 )
  );
  LUT5 #(
    .INIT ( 32'hFFFDFFFF ))
  \s1/i8088/tcore/decode/Mcount_div_cnt_val_SW0  (
    .I0(\s1/i8088/tcore/rom_ir[23] ),
    .I1(GPIO_SW_C_IBUF_3),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [2]),
    .O(N67)
  );
  LUT6 #(
    .INIT ( 64'h1010101010101000 ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state11  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/need_off ),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/decode/opcode_deco/need_imm5_5954 ),
    .I4(\s1/i8088/tcore/decode/opcode_deco/need_imm2_1117 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/need_imm6_5955 ),
    .O(\s1/i8088/tcore/fetch/nstate/Mmux_next_state1 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/Mmux_ir101  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/rom_ir[18] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/ir[18] )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT91  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [17]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT81  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [16]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT71  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT61  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [14]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT51  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [13]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT41  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [12]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT31  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [11]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT21  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [10]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT181  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [9]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT171  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [8]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT161  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [7]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT151  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [6]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT141  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [5]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h80880080 ))
  \s0/vgamod/Madd_vga_addr_cy<8>11  (
    .I0(\s0/vgamod/ver_addr [3]),
    .I1(\s0/vgamod/ver_addr [4]),
    .I2(\s0/vgamod/ver_addr [2]),
    .I3(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_690 ),
    .I4(\s0/vgamod/hor_addr [6]),
    .O(\s0/vgamod/Madd_vga_addr_cy [8])
  );
  LUT5 #(
    .INIT ( 32'h6A56AAAA ))
  \s0/vgamod/Madd_vga_addr_xor<8>11  (
    .I0(\s0/vgamod/ver_addr [4]),
    .I1(\s0/vgamod/hor_addr [6]),
    .I2(\s0/vgamod/ver_addr [2]),
    .I3(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_690 ),
    .I4(\s0/vgamod/ver_addr [3]),
    .O(\s0/vgamod/vga_addr [8])
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT131  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [4]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT121  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [3]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT111  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [2]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT101  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [1]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hED48 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_q[17]_GND_26_o_mux_25_OUT19  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18]),
    .I1(\s1/i8088/tcore/exec/alu/muldiv/div_su/GND_26_o_GND_26_o_add_20_OUT [0]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/q[17]_GND_26_o_mux_25_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT11  (
    .I0(\s0/vgamod/blink_count [2]),
    .I1(\s0/vgamod/blink_count [1]),
    .I2(\s0/vgamod/blink_count [0]),
    .I3(\s0/vgamod/char_data_out [0]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT31  (
    .I0(\s0/vgamod/vga_shift [1]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/blink_count [0]),
    .I4(\s0/vgamod/char_data_out [2]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT51  (
    .I0(\s0/vgamod/vga_shift [3]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/blink_count [0]),
    .I4(\s0/vgamod/char_data_out [4]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT71  (
    .I0(\s0/vgamod/vga_shift [5]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/blink_count [0]),
    .I4(\s0/vgamod/char_data_out [6]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT21  (
    .I0(\s0/vgamod/vga_shift [0]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/blink_count [0]),
    .I4(\s0/vgamod/char_data_out [1]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT41  (
    .I0(\s0/vgamod/vga_shift [2]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/blink_count [0]),
    .I4(\s0/vgamod/char_data_out [3]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT61  (
    .I0(\s0/vgamod/vga_shift [4]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/blink_count [0]),
    .I4(\s0/vgamod/char_data_out [5]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \s0/vgamod/Mmux_vga_shift[6]_char_data_out[7]_mux_133_OUT81  (
    .I0(\s0/vgamod/vga_shift [6]),
    .I1(\s0/vgamod/blink_count [2]),
    .I2(\s0/vgamod/blink_count [1]),
    .I3(\s0/vgamod/blink_count [0]),
    .I4(\s0/vgamod/char_data_out [7]),
    .O(\s0/vgamod/vga_shift[6]_char_data_out[7]_mux_133_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBEEEBBBE14441114 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/ver_addr [3]),
    .I2(\s0/vgamod/hor_addr [6]),
    .I3(\s0/vgamod/ver_addr [2]),
    .I4(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_690 ),
    .I5(\s0/vgamod/attr0_addr [7]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBEEEBBBE14441114 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT91  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/ver_addr [3]),
    .I2(\s0/vgamod/hor_addr [6]),
    .I3(\s0/vgamod/ver_addr [2]),
    .I4(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_690 ),
    .I5(\s0/vgamod/buff0_addr [7]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hBEEB1441 ))
  \s0/vgamod/Mmux_vga_addr[10]_buff0_addr[10]_mux_111_OUT81  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/hor_addr [6]),
    .I2(\s0/vgamod/ver_addr [2]),
    .I3(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_690 ),
    .I4(\s0/vgamod/buff0_addr [6]),
    .O(\s0/vgamod/vga_addr[10]_buff0_addr[10]_mux_111_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hBEEB1441 ))
  \s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT81  (
    .I0(\s0/vgamod/vga2_rw_589 ),
    .I1(\s0/vgamod/hor_addr [6]),
    .I2(\s0/vgamod/ver_addr [2]),
    .I3(\s0/vgamod/Mmux_vga_addr[10]_attr0_addr[10]_mux_112_OUT91_690 ),
    .I4(\s0/vgamod/attr0_addr [6]),
    .O(\s0/vgamod/vga_addr[10]_attr0_addr[10]_mux_112_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \s1/i8088/tcore/hlt_out1  (
    .I0(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I1(\s1/i8259/irr_0_104 ),
    .I2(\s1/i8259/irr_1_109 ),
    .I3(\s1/i8259/recint_120 ),
    .O(\s1/i8088/tcore/hlt_out )
  );
  LUT6 #(
    .INIT ( 64'hAAAA666AAAAA5559 ))
  \s1/i8088/tcore/decode/n0099<2>16_SW0_SW0_G  (
    .I0(\s1/i8088/tcore/decode/seq [2]),
    .I1(\s1/i8088/tcore/decode/ext_int_820 ),
    .I2(\s1/i8088/tcore/decode/dive_1091 ),
    .I3(\s1/i8088/tcore/fetch/pref_l [1]),
    .I4(\s1/i8088/tcore/decode/tfle_1090 ),
    .I5(\s1/i8088/tcore/decode/opcode_deco/n0005 ),
    .O(N644)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \s1/i8259/inta_n_GND_61_o_AND_641_o1  (
    .I0(\s1/i8259/recint_120 ),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/i8288/state_FSM_FFd2_224 ),
    .I3(\s1/i8288/inta_232 ),
    .O(\s1/i8259/inta_n_GND_61_o_AND_641_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \s9/i8255/Mmux_pdo[7]_pa[7]_mux_10_OUT<4>11  (
    .I0(xior_n),
    .I1(ppi_cs_n),
    .I2(xa[1]),
    .I3(xa[0]),
    .O(\s9/i8255/pdo[7]_pa[7]_mux_10_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o21  (
    .I0(\s1/i8088/tcore/pc [10]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [10]),
    .O(\s1/i8088/cpu_adr_o [10])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o31  (
    .I0(\s1/i8088/tcore/pc [11]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [11]),
    .O(\s1/i8088/cpu_adr_o [11])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o41  (
    .I0(\s1/i8088/tcore/pc [12]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [12]),
    .O(\s1/i8088/cpu_adr_o [12])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o51  (
    .I0(\s1/i8088/tcore/pc [13]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [13]),
    .O(\s1/i8088/cpu_adr_o [13])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o61  (
    .I0(\s1/i8088/tcore/pc [14]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [14]),
    .O(\s1/i8088/cpu_adr_o [14])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o71  (
    .I0(\s1/i8088/tcore/pc [15]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [15]),
    .O(\s1/i8088/cpu_adr_o [15])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o81  (
    .I0(\s1/i8088/tcore/pc [16]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [16]),
    .O(\s1/i8088/cpu_adr_o [16])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o91  (
    .I0(\s1/i8088/tcore/pc [17]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [17]),
    .O(\s1/i8088/cpu_adr_o [17])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o101  (
    .I0(\s1/i8088/tcore/pc [18]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [18]),
    .O(\s1/i8088/cpu_adr_o [18])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o111  (
    .I0(\s1/i8088/tcore/pc [19]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [19]),
    .O(\s1/i8088/cpu_adr_o [19])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o191  (
    .I0(\s1/i8088/tcore/pc [8]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [8]),
    .O(\s1/i8088/cpu_adr_o [8])
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o201  (
    .I0(\s1/i8088/tcore/pc [9]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [9]),
    .O(\s1/i8088/cpu_adr_o [9])
  );
  LUT5 #(
    .INIT ( 32'h5551555D ))
  \s1/adp<0>LogicTrst2_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [240]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/addr_exec [0]),
    .O(N711)
  );
  LUT6 #(
    .INIT ( 64'h0001000044454444 ))
  \s1/adp<0>LogicTrst2  (
    .I0(\s1/i8088/write_bus_ale_AND_602_o_inv ),
    .I1(s0_n),
    .I2(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .I3(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .I4(\s1/i8088/lsb_o/q [0]),
    .I5(N711),
    .O(\s1/adp<0>LogicTrst2_5807 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero110_SW0  (
    .I0(\s1/i8088/tcore/addr_exec [2]),
    .I1(\s1/i8088/tcore/addr_exec [3]),
    .I2(\s1/i8088/tcore/addr_exec [4]),
    .I3(\s1/i8088/tcore/addr_exec [6]),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .O(N713)
  );
  LUT6 #(
    .INIT ( 64'h0001000100010101 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero110  (
    .I0(\s1/i8088/tcore/addr_exec [16]),
    .I1(\s1/i8088/tcore/addr_exec [17]),
    .I2(\s1/i8088/tcore/addr_exec [18]),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [0]),
    .I5(N713),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero19 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero18_SW0  (
    .I0(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero14_6430 ),
    .I1(\s1/i8088/tcore/exec/omemalu[12] ),
    .I2(\s1/i8088/tcore/exec/omemalu[14] ),
    .I3(\s1/i8088/tcore/exec/omemalu[15] ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero15_6431 ),
    .I5(\s1/i8088/tcore/exec/omemalu[13] ),
    .O(N715)
  );
  LUT6 #(
    .INIT ( 64'h0001000100010101 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero18  (
    .I0(\s1/i8088/tcore/addr_exec [19]),
    .I1(\s1/i8088/tcore/exec/aluout [31]),
    .I2(N715),
    .I3(\s1/i8088/tcore/ir[30] ),
    .I4(\s1/i8088/tcore/addr_exec [1]),
    .I5(\s1/i8088/tcore/addr_exec [5]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero17 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5575 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags47_SW0  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[23] ),
    .I2(\s1/i8088/tcore/ir[24] ),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags45_6021 ),
    .O(N717)
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEA55404040 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags47  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1293 ),
    .I1(\s1/i8088/tcore/exec/regfile/flags [3]),
    .I2(\s1/i8088/tcore/exec/alu/flags_unchanged_1398 ),
    .I3(N717),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags42_6019 ),
    .I5(\s1/i8088/tcore/exec/alu/oth [6]),
    .O(\s1/i8088/tcore/exec/oflags [3])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out224  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out21_6124 ),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out222_6137 ),
    .O(\s1/i8088/tcore/addr_exec [11])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out124  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out11_6139 ),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[24] ),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out123_6153 ),
    .O(\s1/i8088/tcore/addr_exec [10])
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<7>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [7]),
    .I3(\s1/i8088/tcore/opcode [7]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [7]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<6>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [6]),
    .I3(\s1/i8088/tcore/opcode [6]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [6]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I3(\s1/i8088/tcore/opcode [5]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [5]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<4>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I3(\s1/i8088/tcore/opcode [4]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [4]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<3>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [3]),
    .I3(\s1/i8088/tcore/opcode [3]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [3]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [2]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<1>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [1]),
    .I3(\s1/i8088/tcore/opcode [1]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [1]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hF3D1F690E2C0F690 ))
  \s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0>1  (
    .I0(\s1/i8088/tcore/fetch/next_state [1]),
    .I1(\s1/i8088/tcore/fetch/next_state [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [0]),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/fetch/next_state [0]),
    .I5(\s1/i8088/lsb_i/q [0]),
    .O(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \s3/rasc1  (
    .I0(\s1/i8288/state_FSM_FFd2_224 ),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/i8288/amwc_235 ),
    .I3(\s1/i8288/mrdc_231 ),
    .O(\s3/rasc )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_lut<0>  (
    .I0(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_5019 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_z[33]_GND_26_o_add_8_OUT_lut<0>_1637 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<8>1  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<8> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<9>1  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<9> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<10>1  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<10> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<11>1  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<11> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<12>1  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<12> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<13>1  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<13> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<14>1  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<14> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0145ABEF ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/n0063<15>1  (
    .I0(N419),
    .I1(\s1/i8088/tcore/ir[4] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][7]_wide_mux_6_OUT_4_f77 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_66_4971 ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<15> ),
    .I5(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0063 [15])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \s6/rb3/central_ram_core/we1  (
    .I0(\s1/i8288/mrdc_231 ),
    .I1(\s1/i8288/state_FSM_FFd2_224 ),
    .I2(\s2/aen_brd_38 ),
    .O(\s6/rb0/central_ram_core/we )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>112  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u9/rq_4_250 ),
    .I2(\s1/u9/rq_5_251 ),
    .I3(\s1/u9/rq_6_252 ),
    .I4(\s1/u9/rq_7_245 ),
    .I5(\s1/u9/rq_3_249 ),
    .O(\s1/i8259/Mmux_GND_61_o_din[7]_mux_14_OUT<7>112_5792 )
  );
  LUT5 #(
    .INIT ( 32'h00101000 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1551  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<2>1 ),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/bus_b [0]),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2]),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh155 )
  );
  LUT5 #(
    .INIT ( 32'h55554440 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out87  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [2]),
    .O(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out10 )
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c51  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<12> ),
    .O(\s1/i8088/cpu_dat_o [12])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c61  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<13> ),
    .O(\s1/i8088/cpu_dat_o [13])
  );
  LUT5 #(
    .INIT ( 32'hF7D5A280 ))
  \s1/i8088/tcore/exec/regfile/Mmux_c71  (
    .I0(\s1/i8088/tcore/exec/regfile/c_byte_addr_c[3]_AND_543_o ),
    .I1(\s1/i8088/tcore/ir[12] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_c[3]_r[15][15]_wide_mux_13_OUT_66_4738 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][7]_wide_mux_16_OUT<7> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_c[3]_r[15][15]_wide_mux_13_OUT<14> ),
    .O(\s1/i8088/cpu_dat_o [14])
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4314_SW0  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13_4548 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh108 ),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .O(N719)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAEA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4314  (
    .I0(N719),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4312_6231 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o431 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4314_6232 )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \a<9>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u9/rq_1_247 ),
    .I2(\s2/b5_5675 ),
    .O(a[9])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \a<8>LogicTrst1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u9/rq_0_246 ),
    .I2(\s2/b5_5675 ),
    .O(a[8])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/exec/alu/shrot/out1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I4(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/_n0156 )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o141  (
    .I0(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [3]),
    .O(\s1/i8088/cpu_adr_o [3])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh6911  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh64 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh60 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh691 )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \s1/i8088/tcore/Mmux_cpu_adr_o151  (
    .I0(\s1/i8088/tcore/pc [4]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/addr_exec [4]),
    .O(\s1/i8088/cpu_adr_o [4])
  );
  LUT5 #(
    .INIT ( 32'h75FD20A8 ))
  \s0/vgamod/Mmux_new_attr_addr21  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/u9/rq_3_249 ),
    .I3(\s2/b5_5675 ),
    .I4(\s0/vgamod/attr_addr [10]),
    .O(\s0/vgamod/new_attr_addr [10])
  );
  LUT5 #(
    .INIT ( 32'h75FD20A8 ))
  \s0/vgamod/Mmux_new_attr_addr111  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/u9/rq_2_248 ),
    .I3(\s2/b5_5675 ),
    .I4(\s0/vgamod/attr_addr [9]),
    .O(\s0/vgamod/new_attr_addr [9])
  );
  LUT5 #(
    .INIT ( 32'h75FD20A8 ))
  \s0/vgamod/Mmux_new_buff_addr21  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/u9/rq_3_249 ),
    .I3(\s2/b5_5675 ),
    .I4(\s0/vgamod/buff_addr [10]),
    .O(\s0/vgamod/new_buff_addr [10])
  );
  LUT5 #(
    .INIT ( 32'h75FD20A8 ))
  \s0/vgamod/Mmux_new_buff_addr111  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/u9/rq_2_248 ),
    .I3(\s2/b5_5675 ),
    .I4(\s0/vgamod/buff_addr [9]),
    .O(\s0/vgamod/new_buff_addr [9])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_attr_addr71  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s1/u7/rq_6_244 ),
    .I2(\s2/aen_brd_38 ),
    .I3(\s0/vgamod/attr_addr [5]),
    .O(\s0/vgamod/new_attr_addr [5])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_buff_addr71  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s1/u7/rq_6_244 ),
    .I2(\s2/aen_brd_38 ),
    .I3(\s0/vgamod/buff_addr [5]),
    .O(\s0/vgamod/new_buff_addr [5])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_attr_addr51  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s1/u7/rq_4_242 ),
    .I2(\s2/aen_brd_38 ),
    .I3(\s0/vgamod/attr_addr [3]),
    .O(\s0/vgamod/new_attr_addr [3])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_buff_addr51  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s1/u7/rq_4_242 ),
    .I2(\s2/aen_brd_38 ),
    .I3(\s0/vgamod/buff_addr [3]),
    .O(\s0/vgamod/new_buff_addr [3])
  );
  LUT4 #(
    .INIT ( 16'h8AFF ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>111  (
    .I0(\s1/i8088/tcore/ir[29] ),
    .I1(\s1/i8088/tcore/ir[16] ),
    .I2(\s1/i8088/tcore/ir[17] ),
    .I3(\s1/i8088/tcore/exec/wr_reg ),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<104>11 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \s1/i8088/tcore/Mmux_ir241  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/ir[30] )
  );
  LUT6 #(
    .INIT ( 64'h5100514040004040 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_iz[33]_z[33]_mux_10_OUT251  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/cpu_dat_o [15]),
    .I3(\s1/i8088/tcore/exec/alu/muldiv/div_su/z[33]_GND_26_o_add_8_OUT<31> ),
    .I4(\s1/i8088/tcore/ir[26] ),
    .I5(\s1/i8088/tcore/exec/alu/muldiv/zi<16>_bdd0 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/iz[33]_z[33]_mux_10_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hD0888088 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT71  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [15]),
    .I2(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<15> ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'h082A4C6E082A5D7F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo11111  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4164_6371 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/outr16 [15]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4364_6358 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/outr8 [7]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1111 )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT61  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [14]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<14> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT51  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [13]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<13> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT41  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [12]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<12> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT31  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [11]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<11> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT21  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [10]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<10> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT171  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [9]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<9> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hF8D80888A8880888 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mmux_id[16]_d[16]_mux_4_OUT161  (
    .I0(\s1/i8088/tcore/exec/alu_word ),
    .I1(\s1/i8088/tcore/exec/bus_b [8]),
    .I2(\s1/i8088/tcore/ir[26] ),
    .I3(\s1/i8088/tcore/exec/bus_b [15]),
    .I4(\s1/i8088/tcore/exec/alu/muldiv/div_su/d[16]_GND_26_o_add_2_OUT<8> ),
    .I5(\s1/i8088/tcore/exec/bus_b [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/id[16]_d[16]_mux_4_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_attr_addr61  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s1/u7/rq_5_243 ),
    .I2(\s2/aen_brd_38 ),
    .I3(\s0/vgamod/attr_addr [4]),
    .O(\s0/vgamod/new_attr_addr [4])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_buff_addr61  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s1/u7/rq_5_243 ),
    .I2(\s2/aen_brd_38 ),
    .I3(\s0/vgamod/buff_addr [4]),
    .O(\s0/vgamod/new_buff_addr [4])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_attr_addr81  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s1/u7/rq_7_237 ),
    .I2(\s2/aen_brd_38 ),
    .I3(\s0/vgamod/attr_addr [6]),
    .O(\s0/vgamod/new_attr_addr [6])
  );
  LUT4 #(
    .INIT ( 16'hFDA8 ))
  \s0/vgamod/Mmux_new_buff_addr81  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s1/u7/rq_7_237 ),
    .I2(\s2/aen_brd_38 ),
    .I3(\s0/vgamod/buff_addr [6]),
    .O(\s0/vgamod/new_buff_addr [6])
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \s0/vgamod/_n0372_inv1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/i8288/mrdc_231 ),
    .I2(\s1/i8288/state_FSM_FFd2_224 ),
    .I3(a[0]),
    .I4(\s0/vgamod/mem_range_465 ),
    .O(\s0/vgamod/new_buff_we )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s0/vgamod/_n0409_inv1  (
    .I0(a[0]),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/i8288/state_FSM_FFd2_224 ),
    .I3(\s1/i8288/mrdc_231 ),
    .I4(\s0/vgamod/mem_range_465 ),
    .O(\s0/vgamod/new_attr_we )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/ctrl_fsm/Mmux_ld_out_regs11  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[19] ),
    .I4(\s1/i8088/ctrl_fsm/state_FSM_FFd2_151 ),
    .I5(\s1/i8088/ctrl_fsm/state_FSM_FFd1_152 ),
    .O(\s1/i8088/ld_out_regs )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04445544 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out222  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [11]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(N661),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out212_6129 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out221 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04445544 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out122  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [10]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(N663),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out113_6145 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out122_6152 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04445544 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out823  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [9]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(N685),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out813_6044 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out822 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04445544 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41414  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/exec/a [14]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/alu_word ),
    .I4(N687),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4144_6348 ),
    .O(\s1/i8088/tcore/exec/alu/rot[14] )
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>11  (
    .I0(\s1/i8088/tcore/ir[30] ),
    .I1(\s1/i8088/tcore/exec/wr_reg ),
    .I2(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o ),
    .I3(\s1/i8088/tcore/ir[29] ),
    .I4(\s1/i8088/tcore/addr_exec [7]),
    .I5(\s1/i8088/tcore/addr_exec [9]),
    .O(\s1/i8088/tcore/exec/regfile/r[15][15]_r[15][15]_mux_66_OUT<25>1 )
  );
  LUT5 #(
    .INIT ( 32'h75FD20A8 ))
  \s0/vgamod/Mmux_new_attr_addr91  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/u9/rq_0_246 ),
    .I3(\s2/b5_5675 ),
    .I4(\s0/vgamod/attr_addr [7]),
    .O(\s0/vgamod/new_attr_addr [7])
  );
  LUT5 #(
    .INIT ( 32'h75FD20A8 ))
  \s0/vgamod/Mmux_new_attr_addr101  (
    .I0(\s0/vgamod/new_attr ),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/u9/rq_1_247 ),
    .I3(\s2/b5_5675 ),
    .I4(\s0/vgamod/attr_addr [8]),
    .O(\s0/vgamod/new_attr_addr [8])
  );
  LUT5 #(
    .INIT ( 32'h75FD20A8 ))
  \s0/vgamod/Mmux_new_buff_addr91  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/u9/rq_0_246 ),
    .I3(\s2/b5_5675 ),
    .I4(\s0/vgamod/buff_addr [7]),
    .O(\s0/vgamod/new_buff_addr [7])
  );
  LUT5 #(
    .INIT ( 32'h75FD20A8 ))
  \s0/vgamod/Mmux_new_buff_addr101  (
    .I0(\s0/vgamod/new_buff ),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/u9/rq_1_247 ),
    .I3(\s2/b5_5675 ),
    .I4(\s0/vgamod/buff_addr [8]),
    .O(\s0/vgamod/new_buff_addr [8])
  );
  LUT6 #(
    .INIT ( 64'hA222800080008000 ))
  \s1/i8088/tcore/Mmux_ir13_SW0  (
    .I0(\s1/i8088/tcore/fdec [0]),
    .I1(\s1/i8088/tcore/opcode [7]),
    .I2(\s1/i8088/tcore/modrm [5]),
    .I3(\s1/i8088/tcore/modrm [4]),
    .I4(\s1/i8088/tcore/opcode [4]),
    .I5(\s1/i8088/tcore/opcode [5]),
    .O(N42)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \s4/i8237/reset_mast_clr_AND_707_o_SW0  (
    .I0(a[7]),
    .I1(\s1/u7/rq_6_244 ),
    .I2(\s2/aen_brd_38 ),
    .I3(a[5]),
    .I4(\s2/holda_39 ),
    .I5(GPIO_SW_C_IBUF_3),
    .O(N30)
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<2>  (
    .I0(\s1/i8088/tcore/exec/a [2]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [2])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<2>  (
    .I0(\s1/i8088/tcore/exec/a [2]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [2])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<4>  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [4])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<5>  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [5])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<4>  (
    .I0(\s1/i8088/tcore/exec/a [4]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [4])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut<6>  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/arlog/fulladd16/Madd_n0004_Madd_lut [6])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<5>  (
    .I0(\s1/i8088/tcore/exec/a [5]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b122_6006 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b124_6007 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [5])
  );
  LUT4 #(
    .INIT ( 16'hA956 ))
  \s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut<6>  (
    .I0(\s1/i8088/tcore/exec/a [6]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b131 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b133 ),
    .I3(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/addsub/fulladd16/Madd_n0004_Madd_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h4055 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out428_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out426 ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/a [13]),
    .O(N659)
  );
  LUT6 #(
    .INIT ( 64'h555455545554FFFF ))
  \s1/i8088/tcore/fetch/nstate/Mmux_next_state2_SW2  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(\s1/i8088/tcore/fetch/next_in_opco ),
    .I2(\s1/i8088/tcore/fetch/prefix ),
    .I3(\s1/i8088/tcore/need_modrm ),
    .I4(\s1/i8088/tcore/need_imm ),
    .I5(\s1/i8088/tcore/need_off ),
    .O(N683)
  );
  LUT4 #(
    .INIT ( 16'h4055 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out326_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/m0/Mmux_out324 ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/rxr16/n0046 ),
    .I3(\s1/i8088/tcore/exec/a [12]),
    .O(N689)
  );
  LUT6 #(
    .INIT ( 64'h555544405555777F ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out69_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<15> ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I5(\s1/i8088/tcore/exec/a [15]),
    .O(N693)
  );
  LUT6 #(
    .INIT ( 64'h555544405555777F ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out59_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<14> ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I5(\s1/i8088/tcore/exec/a [14]),
    .O(N695)
  );
  LUT6 #(
    .INIT ( 64'h555544405555777F ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out411_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<13> ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I5(\s1/i8088/tcore/exec/a [13]),
    .O(N697)
  );
  LUT6 #(
    .INIT ( 64'h555544405555777F ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out311_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<12> ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I5(\s1/i8088/tcore/exec/a [12]),
    .O(N699)
  );
  LUT6 #(
    .INIT ( 64'h555544405555777F ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out28_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<11> ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I5(\s1/i8088/tcore/exec/a [11]),
    .O(N701)
  );
  LUT6 #(
    .INIT ( 64'h555544405555777F ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out18_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<10> ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I5(\s1/i8088/tcore/exec/a [10]),
    .O(N705)
  );
  LUT6 #(
    .INIT ( 64'h555544405555777F ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out88_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<9> ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I5(\s1/i8088/tcore/exec/a [9]),
    .O(N707)
  );
  LUT6 #(
    .INIT ( 64'h555544405555777F ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out78_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<8> ),
    .I1(\s1/i8088/tcore/exec/a [3]),
    .I2(\s1/i8088/tcore/exec/a [2]),
    .I3(\s1/i8088/tcore/exec/a [1]),
    .I4(\s1/i8088/tcore/exec/regfile/flags [2]),
    .I5(\s1/i8088/tcore/exec/a [8]),
    .O(N709)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<0>  (
    .I0(\s1/i8088/tcore/decode/seq [0]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<1>  (
    .I0(\s1/i8088/tcore/decode/seq [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<2>  (
    .I0(\s1/i8088/tcore/decode/seq [2]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<3>  (
    .I0(\s1/i8088/tcore/decode/seq [3]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<4>  (
    .I0(\s1/i8088/tcore/decode/seq [4]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<5>  (
    .I0(\s1/i8088/tcore/decode/seq [5]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<6>  (
    .I0(\s1/i8088/tcore/decode/seq [6]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<7>  (
    .I0(\s1/i8088/tcore/decode/seq [7]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \s1/i8088/tcore/decode/Mcount_seq_lut<8>  (
    .I0(\s1/i8088/tcore/decode/seq [8]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/decode/Mcount_seq_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h00EF10FFFF10EF00 ))
  \s1/i8088/Madd_calculated_addr_lut<3>  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/exec/regfile/r_0 [243]),
    .I4(\s1/i8088/tcore/addr_exec [3]),
    .I5(\s1/i8088/ctrl_fsm/cnt/count [0]),
    .O(\s1/i8088/Madd_calculated_addr_lut [3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00808080 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41241  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<2>1 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<3>1 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4112 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4124 )
  );
  LUT6 #(
    .INIT ( 64'h00EF10FFFF10EF00 ))
  \s1/i8088/Madd_calculated_addr_lut<4>  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/pc [4]),
    .I4(\s1/i8088/tcore/addr_exec [4]),
    .I5(\s1/i8088/ctrl_fsm/cnt/count [1]),
    .O(\s1/i8088/Madd_calculated_addr_lut [4])
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \s1/i8088/tcore/exec/Mmux_omemalu71  (
    .I0(\s1/i8088/tcore/addr_exec [15]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/exec/omemalu[15] )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \s1/i8088/tcore/exec/Mmux_omemalu61  (
    .I0(\s1/i8088/tcore/addr_exec [14]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/exec/omemalu[14] )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \s1/i8088/tcore/exec/Mmux_omemalu51  (
    .I0(\s1/i8088/tcore/addr_exec [13]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/exec/omemalu[13] )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \s1/i8088/tcore/exec/Mmux_omemalu41  (
    .I0(\s1/i8088/tcore/addr_exec [12]),
    .I1(\s1/i8088/tcore/fetch/state [1]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/exec/omemalu[12] )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \s1/i8288/s_n[2]_s_n[2]_OR_916_o1  (
    .I0(\s1/i8088/tcore/fetch/state [1]),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/rom_ir[32] ),
    .I4(s1_n),
    .O(\s1/i8288/s_n[2]_s_n[2]_OR_916_o )
  );
  LUT6 #(
    .INIT ( 64'h1111111110111111 ))
  \s1/i8288/s_n[2]_GND_106_o_equal_26_o<2>1  (
    .I0(s1_n),
    .I1(s0_n),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[32] ),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8288/s_n[2]_GND_106_o_equal_26_o )
  );
  LUT6 #(
    .INIT ( 64'h4440444444444444 ))
  \s1/i8288/s_n[2]_GND_106_o_equal_24_o<2>1  (
    .I0(s1_n),
    .I1(s0_n),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/rom_ir[32] ),
    .I5(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8288/s_n[2]_GND_106_o_equal_24_o )
  );
  LUT6 #(
    .INIT ( 64'h4440444444444444 ))
  \s1/i8288/s_n[2]_GND_106_o_equal_25_o<2>1  (
    .I0(s0_n),
    .I1(s1_n),
    .I2(\s1/i8088/tcore/fetch/state [0]),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/rom_ir[32] ),
    .I5(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8288/s_n[2]_GND_106_o_equal_25_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8288/s_n[2]_PWR_61_o_equal_23_o<2>1  (
    .I0(s0_n),
    .I1(\s1/i8088/tcore/rom_ir[32] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(s1_n),
    .I5(\s1/i8088/tcore/fetch/state [2]),
    .O(\s1/i8288/s_n[2]_PWR_61_o_equal_23_o )
  );
  LUT6 #(
    .INIT ( 64'h1010111010101010 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out813  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I2(N721),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh701 ),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out812 )
  );
  LUT6 #(
    .INIT ( 64'h0101010101010111 ))
  \s1/i8088/tcore/hlt_in2  (
    .I0(\s1/i8088/tcore/fetch/state [0]),
    .I1(N723),
    .I2(\s1/i8088/tcore/exec/regfile/flags [6]),
    .I3(\s1/i8259/irr_1_109 ),
    .I4(\s1/i8259/recint_120 ),
    .I5(\s1/i8259/irr_0_104 ),
    .O(\s1/i8088/tcore/hlt_in2_5842 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFE54 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o2_SW1  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_GND_30_o_sub_31_OUT<2>1 ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .O(N725)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20022022 ))
  \s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o2  (
    .I0(\s1/i8088/tcore/exec/a [7]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(N725),
    .I5(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o ),
    .O(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'h080808AA08080800 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out813_SW0  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh125 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh301_4560 ),
    .O(N721)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<7>LogicTrst1  (
    .I0(\s1/u7/rq_7_237 ),
    .I1(\s2/aen_brd_38 ),
    .O(a[7])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \xa<5>LogicTrst1  (
    .I0(\s1/u7/rq_5_243 ),
    .I1(\s2/aen_brd_38 ),
    .O(a[5])
  );
  LUT6 #(
    .INIT ( 64'h4440040055511511 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh1381  (
    .I0(\s1/i8088/tcore/exec/bus_b [1]),
    .I1(\s1/i8088/tcore/exec_st ),
    .I2(\s1/i8088/tcore/rom_ir[33] ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I5(\s1/i8088/tcore/imm_f [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh138 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA8AA ))
  \s1/i8088/tcore/exec/Mmux_omemalu141  (
    .I0(\s1/i8088/tcore/addr_exec [7]),
    .I1(\s1/i8088/tcore/fetch/state [0]),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [2]),
    .I4(\s1/i8088/tcore/rom_ir[30] ),
    .O(\s1/i8088/tcore/exec/omemalu[7] )
  );
  LUT6 #(
    .INIT ( 64'h1000100010000000 ))
  \s0/vgamod/new_buff1  (
    .I0(a[0]),
    .I1(\s2/aen_brd_38 ),
    .I2(\s1/i8288/state_FSM_FFd2_224 ),
    .I3(\s0/vgamod/mem_range_465 ),
    .I4(\s1/i8288/amwc_235 ),
    .I5(\s1/i8288/mrdc_231 ),
    .O(\s0/vgamod/new_buff )
  );
  LUT6 #(
    .INIT ( 64'h4000400040000000 ))
  \s0/vgamod/new_attr<0>1  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/i8288/state_FSM_FFd2_224 ),
    .I2(a[0]),
    .I3(\s0/vgamod/mem_range_465 ),
    .I4(\s1/i8288/amwc_235 ),
    .I5(\s1/i8288/mrdc_231 ),
    .O(\s0/vgamod/new_attr )
  );
  LUT6 #(
    .INIT ( 64'hFFF7FFF7FFFFFFF7 ))
  \s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o1  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/rom_ir[29] ),
    .I2(\s1/i8088/tcore/fetch/state [1]),
    .I3(\s1/i8088/tcore/fetch/state [0]),
    .I4(\s1/i8088/tcore/ir[17] ),
    .I5(\s1/i8088/tcore/ir[16] ),
    .O(\s1/i8088/tcore/exec/regfile/word_op_addr_d[3]_OR_812_o )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out1311  (
    .I0(\s1/i8088/tcore/rom_ir[24] ),
    .I1(\s1/i8088/tcore/fetch/state [2]),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/fetch/state [1]),
    .I4(\s1/i8088/tcore/fetch/state [0]),
    .I5(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out13_1293 )
  );
  LUT5 #(
    .INIT ( 32'hA6A5A5A5 ))
  \s1/i8088/tcore/decode/n0099<1>13_SW0_G  (
    .I0(\s1/i8088/tcore/decode/seq [1]),
    .I1(\s1/i8088/tcore/decode/dive_1091 ),
    .I2(\s1/i8088/tcore/decode/tfle_1090 ),
    .I3(\s1/i8088/tcore/decode/ext_int_820 ),
    .I4(\s1/i8088/tcore/fetch/pref_l [1]),
    .O(N642)
  );
  LUT6 #(
    .INIT ( 64'h11111111111111F1 ))
  \s1/i8088/tcore/exec/regfile/Mmux_cx_zero111  (
    .I0(\s1/i8088/tcore/addr_exec [8]),
    .I1(\s1/i8088/tcore/addr_exec [9]),
    .I2(\s1/i8088/tcore/fetch/state [2]),
    .I3(\s1/i8088/tcore/rom_ir[30] ),
    .I4(\s1/i8088/tcore/fetch/state [1]),
    .I5(\s1/i8088/tcore/fetch/state [0]),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_cx_zero110_6434 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00808000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o41221  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4112 ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4122 )
  );
  LUT6 #(
    .INIT ( 64'h2222222200202000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo12_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/bus_b [1]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1522 ),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Msub_GND_30_o_GND_30_o_sub_31_OUT_cy [2]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo1521 ),
    .O(N679)
  );
  LUT6 #(
    .INIT ( 64'h2220222A7775777F ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo14_SW0  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh63 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh59 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh851_4549 ),
    .O(N727)
  );
  LUT6 #(
    .INIT ( 64'h02020200020202FF ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo14  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/bus_b [2]),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .I4(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I5(N727),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo14_6325 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \xd<0>LogicTrst12_SW0  (
    .I0(\s1/u9/rq_1_247 ),
    .I1(xa[0]),
    .I2(xa[1]),
    .I3(xior_n),
    .O(N729)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \xd<0>LogicTrst12  (
    .I0(\s1/u7/rq_6_244 ),
    .I1(\s1/u7/rq_5_243 ),
    .I2(\s2/aen_brd_38 ),
    .I3(\s1/u7/rq_7_237 ),
    .I4(\s1/u9/rq_0_246 ),
    .I5(N729),
    .O(\xd<0>LogicTrst12_5804 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s0/vgamod/a[19]_GND_308_o_equal_41_o<19>2  (
    .I0(\s2/aen_brd_38 ),
    .I1(\s1/u9/rq_1_247 ),
    .I2(\s1/u9/rq_3_249 ),
    .I3(\s1/u7/rq_5_243 ),
    .I4(\s1/u9/rq_0_246 ),
    .I5(\s0/vgamod/a[19]_GND_308_o_equal_41_o<19> ),
    .O(\s0/vgamod/a[19]_GND_308_o_equal_41_o<19>1_5769 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFDFFFF ))
  \s3/ls0/Mmux_y41  (
    .I0(\s1/u7/rq_5_243 ),
    .I1(\s1/u9/rq_0_246 ),
    .I2(\s1/u7/rq_7_237 ),
    .I3(\s2/aen_brd_38 ),
    .I4(\s1/u7/rq_6_244 ),
    .I5(\s1/u9/rq_1_247 ),
    .O(ppi_cs_n)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF7FFFFFFF ))
  \s1/i8088/tcore/hlt_in2_SW0  (
    .I0(\s1/i8088/tcore/fetch/state [2]),
    .I1(\s1/i8088/tcore/fetch/opcode_l [2]),
    .I2(\s1/i8088/tcore/fetch/opcode_l [4]),
    .I3(\s1/i8088/tcore/fetch/opcode_l [5]),
    .I4(\s1/i8088/tcore/fetch/opcode_l [6]),
    .I5(\s1/i8088/tcore/fetch/state [1]),
    .O(N723)
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<0>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_23_OUT_cy<0>_rt_6958 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<0>_rt  (
    .I0(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [0]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/Madd_GND_26_o_GND_26_o_add_20_OUT_cy<0>_rt_6959 )
  );
  LUT5 #(
    .INIT ( 32'hA280F7D5 ))
  \s1/i8088/tcore/exec/Mmux_bus_b1101  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b1 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b12 ),
    .I4(\s1/i8088/tcore/imm_f [1]),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b110_6960 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/exec/regfile/addr_b<2>  (
    .I0(\s1/i8088/tcore/ir[8] ),
    .I1(\s1/i8088/tcore/ir[9] ),
    .I2(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_3_f7_6 ),
    .I3(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][7]_wide_mux_11_OUT_4_f7_6 ),
    .I4(\s1/i8088/tcore/exec/regfile/Mmux_addr_b[3]_r[15][15]_wide_mux_8_OUT_66_4860 ),
    .O(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out )
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_0_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/opcode_l_0_1_6961 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b115_1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b114_6004 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b112_6003 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b115_6962 )
  );
  LUT6 #(
    .INIT ( 64'h0000A2AA0000AAAA ))
  \s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o1_1  (
    .I0(\s1/i8088/tcore/ir[34] ),
    .I1(\s1/i8088/tcore/ir[24] ),
    .I2(\s1/i8088/tcore/ir[25] ),
    .I3(\s1/i8088/tcore/ir[23] ),
    .I4(\s1/i8088/tcore/ir[5] ),
    .I5(\s1/i8088/tcore/Mmux_ir201_6968 ),
    .O(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o1_6963 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_0_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/state_0_1_6964 )
  );
  FDSE   \s1/i8088/tcore/fetch/state_2_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/ld_base ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/state_2_1_6965 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_1_1  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/state_1_1_6966 )
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_0_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/opcode_l_0_2_6967 )
  );
  LUT6 #(
    .INIT ( 64'hA8A808A8A8080808 ))
  \s1/i8088/tcore/Mmux_ir201_1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I2(\s1/i8088/tcore/rom_ir[25] ),
    .I3(\s1/i8088/tcore/rom_ir[23] ),
    .I4(N616),
    .I5(N615),
    .O(\s1/i8088/tcore/Mmux_ir201_6968 )
  );
  LUT5 #(
    .INIT ( 32'hDFD08F80 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a2_1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_614_5019 ),
    .I2(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o1_6963 ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<0> ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<0> ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a2_6969 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_1_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/state_1_2_6970 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_0_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/state_0_2_6971 )
  );
  FDSE   \s1/i8088/tcore/fetch/state_2_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/ld_base ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/state_2_2_6972 )
  );
  LUT5 #(
    .INIT ( 32'hDD88F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a17_1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_63_4953 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<4> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<4> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a17_6973 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \s1/i8088/tcore/exec/Mmux_bus_b95_1  (
    .I0(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I1(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b95_6974 )
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_0_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/opcode_l_0_3_6975 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_1_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<1> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/state_1_3_6976 )
  );
  FDRE   \s1/i8088/tcore/fetch/state_0_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_GND_9_o_select_49_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/state_0_3_6977 )
  );
  FDSE   \s1/i8088/tcore/fetch/state_2_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/ld_base ),
    .S(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/state_2_3_6978 )
  );
  LUT5 #(
    .INIT ( 32'hDD88F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a11_1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_615_5025 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<1> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<1> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a111_6979 )
  );
  LUT5 #(
    .INIT ( 32'hDD88F0F0 ))
  \s1/i8088/tcore/exec/regfile/Mmux_a21_1  (
    .I0(\s1/i8088/tcore/ir[4] ),
    .I1(\s1/i8088/tcore/exec/regfile/Mmux_addr_a[3]_r[15][15]_wide_mux_3_OUT_65_4965 ),
    .I2(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][15]_wide_mux_3_OUT<6> ),
    .I3(\s1/i8088/tcore/exec/regfile/addr_a[3]_r[15][7]_wide_mux_6_OUT<6> ),
    .I4(\s1/i8088/tcore/exec/regfile/a_byte_addr_a[3]_AND_541_o ),
    .O(\s1/i8088/tcore/exec/regfile/Mmux_a21_6980 )
  );
  LUT6 #(
    .INIT ( 64'h2A2A2A08082A0808 ))
  \s1/i8088/tcore/exec/Mmux_bus_b14_1  (
    .I0(\s1/i8088/tcore/exec_st ),
    .I1(\s1/i8088/tcore/rom_ir[33] ),
    .I2(N103),
    .I3(\s1/i8088/tcore/exec/regfile/b_byte_addr_b[3]_AND_542_o ),
    .I4(\s1/i8088/tcore/exec/regfile/addr_b[3]_r[15][15]_wide_mux_8_OUT<7> ),
    .I5(\s1/i8088/tcore/exec/regfile/addr_b<2>_mmx_out ),
    .O(\s1/i8088/tcore/exec/Mmux_bus_b14_6981 )
  );
  FDRE   \s1/i8088/tcore/fetch/opcode_l_0_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(\s1/i8088/tcore/decode/block_inv ),
    .D(\s1/i8088/tcore/fetch/next_state[2]_data[7]_select_48_OUT<0> ),
    .R(GPIO_SW_C_IBUF_3),
    .Q(\s1/i8088/tcore/fetch/opcode_l_0_4_6982 )
  );
  BUFG   \s1/i8284/clk_BUFG  (
    .I(\s1/i8284/clk_6983 ),
    .O(\s1/i8284/clk_BUFG_65 )
  );
  BUFG   \s1/i8284/vclk_BUFG  (
    .I(\s1/i8284/vclk_6984 ),
    .O(\s1/i8284/vclk_BUFG_33 )
  );
  BUFGP   KEYBOARD_CLK_BUFGP (
    .I(KEYBOARD_CLK),
    .O(KEYBOARD_CLK_BUFGP_1)
  );
  BUFG   \s1/ale_BUFG  (
    .I(\s1/ale ),
    .O(\s1/ale_BUFG_78 )
  );
  BUFGP   USER_CLK_BUFGP (
    .I(USER_CLK),
    .O(USER_CLK_BUFGP_0)
  );
  INV   \s0/vgamod/Mcount_v_count_lut<0>_INV_0  (
    .I(\s0/vgamod/v_count [0]),
    .O(\s0/vgamod/Mcount_v_count_lut [0])
  );
  INV   \s0/vgamod/Mcount_blink_count_lut<0>_INV_0  (
    .I(\s0/vgamod/blink_count [0]),
    .O(\s0/vgamod/Mcount_blink_count_lut [0])
  );
  INV   \s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut<1>_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/othop/deff [1]),
    .O(\s1/i8088/tcore/exec/alu/othop/Madd_deff2_lut [1])
  );
  INV   \s1/i8259/irr_clr[0]_PWR_56_o_AND_643_o1_INV_0  (
    .I(\s1/i8259/irr_clr [0]),
    .O(\s1/i8259/irr_clr[0]_PWR_56_o_AND_643_o )
  );
  INV   \s1/i8259/Mmux_dout[7]_GND_61_o_mux_36_OUT<0>11_INV_0  (
    .I(\s1/i8259/isr [0]),
    .O(\s1/i8259/dout[7]_GND_61_o_mux_36_OUT<0> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<1>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [1])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<2>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [2])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<3>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [3])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<4>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [4])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<5>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [5])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<6>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [6])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<7>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [7])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<8>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [8])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<9>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [9])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<10>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [10])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<11>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [11])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<12>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [12])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<13>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [13])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<14>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [14])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0067<15>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0067 [15])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<1>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [1]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [1])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<2>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [2]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [2])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<3>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [3]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [3])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<4>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [4]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [4])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<5>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [5]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [5])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<6>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [6]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [6])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<7>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [7]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [7])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<8>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [8]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [8])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<9>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [9]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [9])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<10>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [10]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [10])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<11>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [11]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [11])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<12>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [12]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [12])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<13>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [13]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [13])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<14>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [14]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [14])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<15>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [15]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [15])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/n0065<16>1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [16]),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/n0065 [16])
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[1][33]_s_pipe[1][33]_mux_7_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[2][33]_s_pipe[2][33]_mux_10_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[3][33]_s_pipe[3][33]_mux_13_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[4][33]_s_pipe[4][33]_mux_16_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[5][33]_s_pipe[5][33]_mux_19_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[7][33]_s_pipe[7][33]_mux_25_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[8][33]_s_pipe[8][33]_mux_28_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[6][33]_s_pipe[6][33]_mux_22_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[9][33]_s_pipe[9][33]_mux_31_OUT_lut<1> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[10][33]_s_pipe[10][33]_mux_34_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[12][33]_s_pipe[12][33]_mux_40_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[13][33]_s_pipe[13][33]_mux_43_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[11][33]_s_pipe[11][33]_mux_37_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[14][33]_s_pipe[14][33]_mux_46_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[15][33]_s_pipe[15][33]_mux_49_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Maddsub_s_pipe[16][33]_s_pipe[16][33]_mux_52_OUT_lut<10> )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_INV_346_o1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe_34_3490 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe[17][34]_INV_346_o )
  );
  INV   \s1/i8088/msb_o/rst_inv1_INV_0  (
    .I(GPIO_SW_C_IBUF_3),
    .O(\s1/i8088/ctrl_fsm/cnt/rst_inv )
  );
  INV   \s1/i8284/Mcount_counter2_xor<0>11_INV_0  (
    .I(\s1/i8284/counter2 [0]),
    .O(\s1/i8284/Result [0])
  );
  INV   \s1/i8284/Mcount_counter_xor<0>11_INV_0  (
    .I(\s1/i8284/counter [0]),
    .O(\s1/i8284/Result<0>1 )
  );
  INV   \s2/_n00681_INV_0  (
    .I(\s2/holda_39 ),
    .O(\s2/_n0068 )
  );
  INV   \s2/clk_INV_540_o1_INV_0  (
    .I(\s1/i8284/clk_6983 ),
    .O(\s2/clk_INV_540_o )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1>[0] ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<1><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2>_34_3572 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<2><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3>_34_3604 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<3><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4>_34_3635 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<4><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5>_34_3665 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<5><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7>_34_3722 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<7><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8>_34_3749 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<8><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6>_34_3694 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<6><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9>_34_3775 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<9><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10>_34_3800 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<10><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12>_34_3847 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<12><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_13_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13>_34_3869 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<13><34>_inv2_13 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11>_34_3824 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<11><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_13_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_13 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_14_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14>_34_3890 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<14><34>_inv2_14 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_13_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_13 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_14_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_14 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_15_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15>_34_3910 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<15><34>_inv2_15 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_1_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_1 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_2_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_2 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_3_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_3 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_4_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_4 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_5_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_5 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_6_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_6 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_7_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_7 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_8_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_8 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_9_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_9 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_10_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_10 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_11_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_11 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_12_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_12 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_13_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_13 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_14_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_14 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_15_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_15 )
  );
  INV   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_16_INV_0  (
    .I(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16>_34_3929 ),
    .O(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/s_pipe<16><34>_inv2_16 )
  );
  MUXF7   \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out9  (
    .I0(N731),
    .I1(N732),
    .S(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/cnv [2])
  );
  LUT6 #(
    .INIT ( 64'h6AEEAAAA6A22AAAA ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out9_F  (
    .I0(\s1/i8088/tcore/exec/a [2]),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_sub_4_OUT<2> ),
    .O(N731)
  );
  LUT6 #(
    .INIT ( 64'h4155444441004444 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out9_G  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/a [2]),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .I5(\s1/i8088/tcore/exec/alu/conv/x[15]_GND_21_o_add_0_OUT<2> ),
    .O(N732)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out154  (
    .I0(N733),
    .I1(N734),
    .S(\s1/i8088/tcore/ir[28] ),
    .O(\s1/i8088/tcore/exec/alu/oth [9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out154_F  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/deff [9]),
    .I3(\s1/i8088/tcore/exec/bus_b [9]),
    .I4(\s1/i8088/tcore/exec/alu/othop/dcmp2 [9]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp [9]),
    .O(N733)
  );
  LUT4 #(
    .INIT ( 16'hD580 ))
  \s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out154_G  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/strf [9]),
    .I3(\s1/i8088/tcore/exec/alu/othop/mux8_16/Mmux_out151 ),
    .O(N734)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126  (
    .I0(N735),
    .I1(N736),
    .S(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126_6344 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126_F  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/unchanged ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/exec/alu_word ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/outr8 [7]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/outr16 [15]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/word_op_mmx_out ),
    .O(N735)
  );
  LUT6 #(
    .INIT ( 64'h5555555144444440 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfo126_G  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/unchanged ),
    .I1(\s1/i8088/tcore/exec/alu_word ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo121_6341 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo123_6343 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo118_6338 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo114_6334 ),
    .O(N736)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/Mmux_oflags17  (
    .I0(N737),
    .I1(N738),
    .S(\s1/i8088/tcore/ir[24] ),
    .O(\s1/i8088/tcore/exec/oflags [0])
  );
  LUT5 #(
    .INIT ( 32'h2020A820 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags17_F  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags13 ),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags14_6157 ),
    .I4(\s1/i8088/tcore/exec/alu/arlog/log ),
    .O(N737)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags17_G  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/cf_mul ),
    .I3(\s1/i8088/tcore/exec/alu/oth [0]),
    .I4(\s1/i8088/tcore/exec/alu/cf_rot ),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags11_6155 ),
    .O(N738)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/Mmux_oflags99  (
    .I0(N739),
    .I1(N740),
    .S(\s1/i8088/tcore/ir[23] ),
    .O(\s1/i8088/tcore/exec/oflags [8])
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags99_F  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/unchanged ),
    .I3(\s1/i8088/tcore/exec/alu/Mmux_oflags92_6024 ),
    .I4(\s1/i8088/tcore/exec/regfile/flags [8]),
    .O(N739)
  );
  LUT6 #(
    .INIT ( 64'hBBFBAAEA11510040 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags99_G  (
    .I0(\s1/i8088/tcore/ir[24] ),
    .I1(\s1/i8088/tcore/ir[25] ),
    .I2(\s1/i8088/tcore/exec/alu/Mmux_oflags95 ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags96_6027 ),
    .I5(\s1/i8088/tcore/exec/alu/Mmux_oflags93_6025 ),
    .O(N740)
  );
  MUXF7   \s1/i8088/tcore/decode/opcode_deco/out13  (
    .I0(N741),
    .I1(N742),
    .S(\s1/i8088/tcore/opcode [7]),
    .O(\s1/i8088/tcore/need_modrm )
  );
  LUT4 #(
    .INIT ( 16'h4055 ))
  \s1/i8088/tcore/decode/opcode_deco/out13_F  (
    .I0(\s1/i8088/tcore/opcode [2]),
    .I1(\s1/i8088/tcore/opcode [0]),
    .I2(\s1/i8088/tcore/decode/opcode_deco/out131 ),
    .I3(\s1/i8088/tcore/opcode [6]),
    .O(N741)
  );
  LUT6 #(
    .INIT ( 64'hC944414511111111 ))
  \s1/i8088/tcore/decode/opcode_deco/out13_G  (
    .I0(\s1/i8088/tcore/opcode [5]),
    .I1(\s1/i8088/tcore/opcode [4]),
    .I2(\s1/i8088/tcore/opcode [3]),
    .I3(\s1/i8088/tcore/opcode [2]),
    .I4(\s1/i8088/tcore/opcode [1]),
    .I5(\s1/i8088/tcore/opcode [6]),
    .O(N742)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out825  (
    .I0(N743),
    .I1(N744),
    .S(\s1/i8088/tcore/ir[24] ),
    .O(\s1/i8088/tcore/addr_exec [9])
  );
  LUT6 #(
    .INIT ( 64'hFAFA50D0AAAA0080 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out825_F  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/exec/alu/arlog/outadd [9]),
    .I2(\s1/i8088/tcore/ir[23] ),
    .I3(\s1/i8088/tcore/exec/alu/arlog/log ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out8 ),
    .I5(\s1/i8088/tcore/exec/alu/add [9]),
    .O(N743)
  );
  LUT6 #(
    .INIT ( 64'hFDDDFDDDFD88A888 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out825_G  (
    .I0(\s1/i8088/tcore/ir[23] ),
    .I1(\s1/i8088/tcore/exec/alu/m0/Mmux_out83_6039 ),
    .I2(\s1/i8088/tcore/exec/alu/oth [9]),
    .I3(\s1/i8088/tcore/ir[25] ),
    .I4(\s1/i8088/tcore/exec/alu/m0/Mmux_out822 ),
    .I5(\s1/i8088/tcore/exec/alu/m0/Mmux_out89_6042 ),
    .O(N744)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4362  (
    .I0(N745),
    .I1(N746),
    .S(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4361 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4362_F  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4171 ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Sh127 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh123 ),
    .O(N745)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4362_G  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh110 ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(\s1/i8088/tcore/exec/bus_b [2]),
    .I4(\s1/i8088/tcore/exec/alu_word ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/_n0163 ),
    .O(N746)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out63  (
    .I0(N747),
    .I1(N748),
    .S(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out62 )
  );
  LUT5 #(
    .INIT ( 32'hAAA88A88 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out63_F  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/othop/dcmp [15]),
    .I4(\s1/i8088/tcore/exec/alu/othop/deff [15]),
    .O(N747)
  );
  LUT6 #(
    .INIT ( 64'hA2AA80AAA2888088 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out63_G  (
    .I0(\s1/i8088/tcore/ir[25] ),
    .I1(\s1/i8088/tcore/ir[28] ),
    .I2(\s1/i8088/tcore/exec/alu/othop/strf [15]),
    .I3(\s1/i8088/tcore/ir[27] ),
    .I4(\s1/i8088/tcore/exec/bus_b [15]),
    .I5(\s1/i8088/tcore/exec/alu/othop/dcmp2 [15]),
    .O(N748)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/Mmux_oflags33  (
    .I0(N749),
    .I1(N750),
    .S(\s1/i8088/tcore/ir[25] ),
    .O(\s1/i8088/tcore/exec/alu/Mmux_oflags32 )
  );
  LUT5 #(
    .INIT ( 32'hEBBE4114 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags33_F  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/alu/add [4]),
    .I2(\s1/i8088/tcore/exec/a [4]),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/Mmux_oflags3 ),
    .O(N749)
  );
  LUT6 #(
    .INIT ( 64'hD90000D900D9D900 ))
  \s1/i8088/tcore/exec/alu/Mmux_oflags33_G  (
    .I0(\s1/i8088/tcore/ir[28] ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/arlog/outadd [4]),
    .I5(\s1/i8088/tcore/exec/a [4]),
    .O(N750)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/m0/Mmux_out212  (
    .I0(N751),
    .I1(N752),
    .S(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/m0/Mmux_out211 )
  );
  LUT6 #(
    .INIT ( 64'h4040554040404040 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out212_F  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh321 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Sh63 ),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .O(N751)
  );
  LUT6 #(
    .INIT ( 64'h1111100010001000 ))
  \s1/i8088/tcore/exec/alu/m0/Mmux_out212_G  (
    .I0(\s1/i8088/tcore/exec/bus_b [4]),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4113 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh127 ),
    .O(N752)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o441  (
    .I0(N753),
    .I1(N754),
    .S(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o44 )
  );
  LUT6 #(
    .INIT ( 64'h1010DD1010101110 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o441_F  (
    .I0(N146),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13_4548 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh60 ),
    .O(N753)
  );
  LUT6 #(
    .INIT ( 64'h22E200E022220020 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o441_G  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Sh107 ),
    .I1(\s1/i8088/tcore/exec/bus_b [3]),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I3(\s1/i8088/tcore/exec/bus_b [4]),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo13_4548 ),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Sh64 ),
    .O(N754)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4253  (
    .I0(N755),
    .I1(N756),
    .S(\s1/i8088/tcore/exec/bus_b [2]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4252_6264 )
  );
  LUT6 #(
    .INIT ( 64'h5555DD550000D800 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4253_F  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh63 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh106 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4251 ),
    .O(N755)
  );
  LUT6 #(
    .INIT ( 64'h5555DD550000D800 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4253_G  (
    .I0(\s1/i8088/tcore/exec/bus_b [3]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Sh67 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh59 ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfo153 ),
    .I4(\s1/i8088/tcore/exec/bus_b [4]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4251 ),
    .O(N756)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out109_SW0  (
    .I0(N757),
    .I1(N758),
    .S(\s1/i8088/tcore/exec/a [3]),
    .O(N681)
  );
  LUT5 #(
    .INIT ( 32'h08282820 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out109_SW0_F  (
    .I0(\s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out106 ),
    .I1(\s1/i8088/tcore/ir[26] ),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/a [2]),
    .I4(\s1/i8088/tcore/exec/a [1]),
    .O(N757)
  );
  LUT6 #(
    .INIT ( 64'h5111131177777777 ))
  \s1/i8088/tcore/exec/alu/conv/mux8_16/Mmux_out109_SW0_G  (
    .I0(\s1/i8088/tcore/ir[26] ),
    .I1(\s1/i8088/tcore/ir[27] ),
    .I2(\s1/i8088/tcore/exec/a [1]),
    .I3(\s1/i8088/tcore/ir[28] ),
    .I4(\s1/i8088/tcore/exec/a [2]),
    .I5(\s1/i8088/tcore/exec/alu/n0051 [2]),
    .O(N758)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o443  (
    .I0(N759),
    .I1(N760),
    .S(\s1/i8088/tcore/ir[27] ),
    .O(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o442 )
  );
  LUT5 #(
    .INIT ( 32'hEEFEEEEE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o443_F  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o44 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4182 ),
    .I2(\s1/i8088/tcore/exec/alu/shrot/Sh129 ),
    .I3(\s1/i8088/tcore/ir[26] ),
    .I4(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4171 ),
    .O(N759)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEFEEEEEEEE ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o443_G  (
    .I0(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4182 ),
    .I1(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o44 ),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I4(\s1/i8088/tcore/exec/bus_b [1]),
    .I5(\s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4311_4550 ),
    .O(N760)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4197_SW1  (
    .I0(N761),
    .I1(N762),
    .S(\s1/i8088/tcore/ir[26] ),
    .O(N441)
  );
  LUT5 #(
    .INIT ( 32'h1222B777 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4197_SW1_F  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/y[3]_PWR_34_o_LessThan_17_o ),
    .I4(\s1/i8088/tcore/exec/a [3]),
    .O(N761)
  );
  LUT6 #(
    .INIT ( 64'h12222222B7777777 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_cfor_cfo_sal_MUX_2727_o4197_SW1_G  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [4]),
    .I2(\s1/i8088/tcore/ir[27] ),
    .I3(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o3 ),
    .I4(\s1/i8088/tcore/exec/bus_b [3]),
    .I5(\s1/i8088/tcore/exec/a [3]),
    .O(N762)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Mmux_rot833  (
    .I0(N763),
    .I1(N764),
    .S(\s1/i8088/tcore/ir[26] ),
    .O(\s1/i8088/tcore/exec/alu/shrot/rot8 [2])
  );
  LUT6 #(
    .INIT ( 64'h6C6CCC6C39399939 ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot833_F  (
    .I0(\s1/i8088/tcore/ir[27] ),
    .I1(\s1/i8088/tcore/exec/bus_b [2]),
    .I2(\s1/i8088/tcore/exec/bus_b [1]),
    .I3(\s1/i8088/tcore/exec/bus_b [3]),
    .I4(\s1/i8088/tcore/exec/bus_b [0]),
    .I5(N160),
    .O(N763)
  );
  LUT5 #(
    .INIT ( 32'h2AAAAAAA ))
  \s1/i8088/tcore/exec/alu/shrot/Mmux_rot833_G  (
    .I0(\s1/i8088/tcore/exec/bus_b [2]),
    .I1(\s1/i8088/tcore/exec/alu/shrot/GND_30_o_y[7]_LessThan_38_o3 ),
    .I2(\s1/i8088/tcore/exec/bus_b [3]),
    .I3(N160),
    .I4(\s1/i8088/tcore/ir[27] ),
    .O(N764)
  );
  MUXF7   \s1/i8088/tcore/exec/alu/shrot/Sh7011  (
    .I0(N765),
    .I1(N766),
    .S(\s1/i8088/tcore/exec/bus_b [1]),
    .O(\s1/i8088/tcore/exec/alu/shrot/Sh701 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEA44454440 ))
  \s1/i8088/tcore/exec/alu/shrot/Sh7011_F  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [13]),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I4(\s1/i8088/tcore/exec/a [9]),
    .I5(N630),
    .O(N765)
  );
  LUT6 #(
    .INIT ( 64'h44454440EEEFEEEA ))
  \s1/i8088/tcore/exec/alu/shrot/Sh7011_G  (
    .I0(\s1/i8088/tcore/exec/bus_b [0]),
    .I1(\s1/i8088/tcore/exec/a [15]),
    .I2(\s1/i8088/tcore/exec/Mmux_bus_b93_5998 ),
    .I3(\s1/i8088/tcore/exec/Mmux_bus_b91 ),
    .I4(\s1/i8088/tcore/exec/a [11]),
    .I5(N632),
    .O(N766)
  );
  MUXF7   \s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o2  (
    .I0(N767),
    .I1(N768),
    .S(\s1/i8088/tcore/opcode [1]),
    .O(\s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o1_5864 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o2_F  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_GND_13_o_equal_153_o1 ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_183_o ),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_203_o<7>1 ),
    .O(N767)
  );
  LUT6 #(
    .INIT ( 64'h888888F888888888 ))
  \s1/i8088/tcore/fetch/state[2]_state[2]_OR_22_o2_G  (
    .I0(\s1/i8088/tcore/opcode [3]),
    .I1(\s1/i8088/tcore/decode/opcode_deco/op[7]_PWR_13_o_equal_183_o ),
    .I2(\s1/i8088/tcore/decode/opcode_deco/_n06301 ),
    .I3(\s1/i8088/tcore/opcode [0]),
    .I4(\s1/i8088/tcore/opcode [2]),
    .I5(\s1/i8088/tcore/opcode [4]),
    .O(N768)
  );
  MUXF7   \s1/i8088/tcore/Mmux_ir191  (
    .I0(N769),
    .I1(N770),
    .S(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/ir[26] )
  );
  LUT6 #(
    .INIT ( 64'hEAAAFFFF2AAAFFFF ))
  \s1/i8088/tcore/Mmux_ir191_F  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[26] ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/rom_ir[18] ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(\s1/i8088/tcore/fdec [0]),
    .O(N769)
  );
  LUT6 #(
    .INIT ( 64'hAEAAFFFFA2AAFFFF ))
  \s1/i8088/tcore/Mmux_ir191_G  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[26] ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I4(\s1/i8088/tcore/exec_st ),
    .I5(\s1/i8088/tcore/fdec [0]),
    .O(N770)
  );
  MUXF7   \s1/i8088/tcore/micro_data/Mmux_f21  (
    .I0(N771),
    .I1(N772),
    .S(\s1/i8088/tcore/rom_ir[23] ),
    .O(\s1/i8088/tcore/rom_ir[27] )
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \s1/i8088/tcore/micro_data/Mmux_f21_F  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/rom_ir[18] ),
    .I4(\s1/i8088/tcore/fdec [1]),
    .O(N771)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \s1/i8088/tcore/micro_data/Mmux_f21_G  (
    .I0(\s1/i8088/tcore/micro_data/micro_o[27] ),
    .I1(\s1/i8088/tcore/rom_ir[25] ),
    .I2(\s1/i8088/tcore/rom_ir[24] ),
    .I3(\s1/i8088/tcore/micro_data/micro_o[20] ),
    .I4(\s1/i8088/tcore/fdec [1]),
    .O(N772)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom791_G  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom781_7317 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_7318 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom782_7316 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom783_7315 ),
    .O(\s1/i8088/tcore/micro_data_N117 )
  );
  LUT5 #(
    .INIT ( 32'hDF8FDA8A ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom791_F  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/micro_data_N80 ),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/micro_data_N79 ),
    .I4(\s1/i8088/tcore/micro_data_N78 ),
    .O(\s1/i8088/tcore/micro_data_N116 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom791  (
    .I0(\s1/i8088/tcore/micro_data_N116 ),
    .I1(\s1/i8088/tcore/micro_data_N117 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/rom_ir[23] )
  );
  LUT6 #(
    .INIT ( 64'h0040004000400141 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461110_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/micro_data_N29 ),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/micro_data_N25 ),
    .O(\s1/i8088/tcore/micro_data_N115 )
  );
  LUT5 #(
    .INIT ( 32'hA280F7D5 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461110_F  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231_7220 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232_7219 ),
    .I4(\s1/i8088/tcore/micro_data_N41 ),
    .O(\s1/i8088/tcore/micro_data_N114 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461110  (
    .I0(\s1/i8088/tcore/micro_data_N114 ),
    .I1(\s1/i8088/tcore/micro_data_N115 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data/micro_o[39] )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1391110_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/micro_data_N27 ),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_N113 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1391110_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom13911 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139111_7127 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139113_7125 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139112_7126 ),
    .O(\s1/i8088/tcore/micro_data_N112 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1391110  (
    .I0(\s1/i8088/tcore/micro_data_N112 ),
    .I1(\s1/i8088/tcore/micro_data_N113 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data/micro_o[38] )
  );
  LUT6 #(
    .INIT ( 64'h0402868026AA0221 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181111_G  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N111 )
  );
  LUT6 #(
    .INIT ( 64'h2028288808088809 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181111_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N110 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181111  (
    .I0(\s1/i8088/tcore/micro_data_N110 ),
    .I1(\s1/i8088/tcore/micro_data_N111 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181110 )
  );
  LUT6 #(
    .INIT ( 64'h8100801001100000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811119_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N109 )
  );
  LUT6 #(
    .INIT ( 64'h0000009696000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811119_F  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N108 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811119  (
    .I0(\s1/i8088/tcore/micro_data_N108 ),
    .I1(\s1/i8088/tcore/micro_data_N109 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811118 )
  );
  LUT6 #(
    .INIT ( 64'hF3BF9FFF6DCECFF5 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461110_SW0_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N107 )
  );
  LUT6 #(
    .INIT ( 64'hEFFFEFEEEE2E6477 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461110_SW0_F  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N106 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1461110_SW0  (
    .I0(\s1/i8088/tcore/micro_data_N106 ),
    .I1(\s1/i8088/tcore/micro_data_N107 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_N41 )
  );
  LUT6 #(
    .INIT ( 64'h4215204100214214 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118118_G  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N105 )
  );
  LUT6 #(
    .INIT ( 64'h8680C22062222028 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118118_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N104 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118118  (
    .I0(\s1/i8088/tcore/micro_data_N104 ),
    .I1(\s1/i8088/tcore/micro_data_N105 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom118117 )
  );
  LUT6 #(
    .INIT ( 64'h5220000640147000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811116_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N103 )
  );
  LUT6 #(
    .INIT ( 64'h0200002041122464 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811116_F  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N102 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811116  (
    .I0(\s1/i8088/tcore/micro_data_N102 ),
    .I1(\s1/i8088/tcore/micro_data_N103 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811115 )
  );
  LUT6 #(
    .INIT ( 64'h613A613BAB50E4BE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132119_G  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N101 )
  );
  LUT6 #(
    .INIT ( 64'h938B8B89999B8799 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132119_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N100 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132119  (
    .I0(\s1/i8088/tcore/micro_data_N100 ),
    .I1(\s1/i8088/tcore/micro_data_N101 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132118 )
  );
  LUT6 #(
    .INIT ( 64'h04222EA063472462 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132116_G  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N99 )
  );
  LUT6 #(
    .INIT ( 64'h492908A0D9899A80 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132116_F  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N98 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132116  (
    .I0(\s1/i8088/tcore/micro_data_N98 ),
    .I1(\s1/i8088/tcore/micro_data_N99 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132115 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76114_G  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_N97 )
  );
  LUT6 #(
    .INIT ( 64'h0080800082000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76114_F  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N96 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76114  (
    .I0(\s1/i8088/tcore/micro_data_N96 ),
    .I1(\s1/i8088/tcore/micro_data_N97 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom76113 )
  );
  LUT6 #(
    .INIT ( 64'h1280808011000080 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561112_G  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N95 )
  );
  LUT6 #(
    .INIT ( 64'hC01DA1D41609041C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561112_F  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N94 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561112  (
    .I0(\s1/i8088/tcore/micro_data_N94 ),
    .I1(\s1/i8088/tcore/micro_data_N95 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom561111 )
  );
  LUT6 #(
    .INIT ( 64'h0080808000800001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71115_G  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N93 )
  );
  LUT6 #(
    .INIT ( 64'h0001100010000001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71115_F  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N92 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71115  (
    .I0(\s1/i8088/tcore/micro_data_N92 ),
    .I1(\s1/i8088/tcore/micro_data_N93 ),
    .S(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71114 )
  );
  LUT6 #(
    .INIT ( 64'h0005100018050804 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56119_G  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_N91 )
  );
  LUT6 #(
    .INIT ( 64'h00092A3994685866 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56119_F  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N90 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56119  (
    .I0(\s1/i8088/tcore/micro_data_N90 ),
    .I1(\s1/i8088/tcore/micro_data_N91 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56118 )
  );
  LUT6 #(
    .INIT ( 64'hECE44C44A8A00800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711111_G  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71111_7166 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom7111 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71116 ),
    .O(\s1/i8088/tcore/micro_data_N89 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711111_F  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71117_7163 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71118_7162 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71114 ),
    .O(\s1/i8088/tcore/micro_data_N88 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom711111  (
    .I0(\s1/i8088/tcore/micro_data_N88 ),
    .I1(\s1/i8088/tcore/micro_data_N89 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data/micro_o[1] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom401111_G  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40115 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40116_7147 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40117_7146 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40118_7145 ),
    .O(\s1/i8088/tcore/micro_data_N87 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD7555A8882000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom401111_F  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40111_7151 ),
    .I3(\s1/i8088/tcore/seq_addr [7]),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom4011 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40113_7149 ),
    .O(\s1/i8088/tcore/micro_data_N86 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom401111  (
    .I0(\s1/i8088/tcore/micro_data_N86 ),
    .I1(\s1/i8088/tcore/micro_data_N87 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data/micro_o[11] )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001404 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155113  (
    .I0(\s1/i8088/tcore/micro_data_N84 ),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom155112 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155113_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_N84 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0220A82A ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155116  (
    .I0(\s1/i8088/tcore/micro_data_N82 ),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom155112 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[42] )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom155116_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_N82 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1251  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7_7218 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f71 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f8_7209 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[36] )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1861_7174 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_7175 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7_7173 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1863_7171 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1862_7172 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1851_7181 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_7182 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7_7180 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1853_7178 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1852_7179 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1832_7188 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1831_7189 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7_7187 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1834_7185 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1833_7186 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1101_7233 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1821_7195 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7_7194 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1824_7192 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1823_7193 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1734_7198 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1733_7199 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1732_7201 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1731_7202 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7_7200 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1234_7216 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1233 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1112_7226 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1111_7227 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7_7225 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_7234 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7_7232 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1103_7230 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1102_7231 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f71_7229 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1114_7223 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1113_7224 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1031_7240 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_7241 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7_7239 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1033_7237 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1032_7238 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1021_7247 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_7248 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7_7246 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1023_7244 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1022_7245 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom934_7251 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom933_7252 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom932_7254 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom931_7255 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7_7253 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom922_7261 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom921_7262 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7_7260 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom924_7258 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom923_7259 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom901_7268 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_7269 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7_7267 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom903_7265 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom902_7266 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom891_7275 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_7276 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7_7274 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom893_7272 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom892_7273 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom871_7282 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_7283 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7_7281 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom873_7279 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom872_7280 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom863_7286 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom862_7287 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom841_7294 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_7295 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7_7293 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom861_7289 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_7290 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7_7288 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom814_7303 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom813_7304 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom832_7299 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom831_7300 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_7298 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom803_7310 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_0_7085 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom812_7306 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom811_7307 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_7305 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_0_7087 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_01_7086 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom801_7313 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_7314 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_7312 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_0_7088 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom802_7311 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom701_7324 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_7325 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7_7323 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom703_7321 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom702_7322 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom691_7331 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_7332 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7_7330 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom693_7328 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom692_7329 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom451_7399 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_7337 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7_7336 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom453_7397 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom672_7335 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom311_7427 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_7428 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7_7342 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom641_7348 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_7349 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7_7347 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom643_7345 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom642_7346 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom663_7340 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom662_7341 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom631_7355 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_7356 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7_7354 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom633_7352 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom632_7353 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom611_7362 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_7363 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7_7361 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom471_7393 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_7394 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7_7367 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom613_7359 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom612_7360 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom603_7366 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom472_7391 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom581_7373 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_7374 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7_7372 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom583_7370 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom582_7371 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_7380 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7_7379 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom573_7377 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom572_7378 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f71_7376 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom481_7386 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_7387 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7_7385 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom483_7383 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom482_7384 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f72_7092 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f73 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_7392 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom473_7390 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_0_7090 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f71_7389 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_7400 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_7398 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f72_7096 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f73 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7_7404 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_0_7093 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom322_7418 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f71_7396 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom443_7403 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom312_7425 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f71_7402 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom421_7409 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_7410 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7_7408 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom422_7407 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_7414 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_7413 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom313_7424 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_0_7097 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f71_7412 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom321_7420 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_7421 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_7419 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom323_7417 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_0_7099 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f72_7103 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f73 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_7426 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_0_7101 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_01_7100 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f71_7423 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom201_7457 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_7445 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7_7432 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom283_7431 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom252_7443 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom261_7438 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_7439 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7_7437 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom263_7435 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom262_7436 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f72_7106 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f73 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_7444 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_7458 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7_7456 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom203_7454 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom202_7455 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f71_7453 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom253_7442 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_0_7104 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f71_7441 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom181_7464 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7_7463 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_7461 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_7462 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom141_7484 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_7471 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7_7470 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom151_7477 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_7478 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7_7476 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_7468 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_7469 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom153_7474 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom152_7475 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f72 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_7485 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7_7483 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom143_7481 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom142_7482 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f71_7480 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom121_7491 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_7492 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7_7490 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_7488 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom122_7489 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom91_7499 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f72 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7_7498 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_7496 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_7497 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f71_7495 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_7505 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_7506 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7_7504 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_7502 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom82_7503 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f71 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232_7219 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231_7220 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_f7_7218 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFB4B6D0B4F ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom77_f8_SW2  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N80 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFE0FE7FF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom77_f8_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N79 )
  );
  LUT5 #(
    .INIT ( 32'hFFD7FFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom77_f8_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N78 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f7_7173 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f8_7169 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f7_7180 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f8_7176 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f7_7187 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f8_7183 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f7_7194 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f8_7190 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f7_7200 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f8_7196 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f7_7225 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f8_7221 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f71_7229 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f7_7232 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f8_7228 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f7_7239 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f8_7235 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f7_7246 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f8_7242 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f7_7253 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f8_7249 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f7_7260 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f8_7256 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f7_7267 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f8_7263 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f7_7274 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f8_7270 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f7_7281 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f8_7277 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f7_7288 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f8_7284 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f7_7293 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f8_7291 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_7298 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f8_7296 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_7305 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f8_7301 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_7312 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f8_7308 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f7_7323 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f8_7319 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f7_7330 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f8_7326 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f7_7336 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f8_7333 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f7_7342 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f8_7338 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f7_7347 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f8_7343 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f7_7354 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f8_7350 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f7_7361 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f8_7357 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f7_7367 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f8_7364 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f7_7372 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f8_7368 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f71_7376 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f7_7379 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f8_7375 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f7_7385 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f8_7381 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f71_7389 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_7392 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f8_7388 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f71_7396 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_7398 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f8_7395 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f71_7402 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f7_7404 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f8_7401 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f7_7408 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f8_7405 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f71_7412 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_7413 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f8_7411 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_7419 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f8_7415 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f71_7423 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_7426 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f8_7422 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f7_7432 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f8_7429 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f7_7437 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8_7433 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f71_7441 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_7444 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f8_7440 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f71_7453 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f7_7456 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f8_7452 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f7_7463 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f8_7459 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f7_7470 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f8_7466 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f7_7476 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f8_7472 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f71_7480 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f7_7483 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f8_7479 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f7_7490 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f8_7486 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f71_7495 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f7_7498 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f8_7494 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f7_7504 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f8_7500 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFBFFFFFBFBFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom131_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/micro_data_N61 ),
    .O(\s1/i8088/tcore/micro_data_N44 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom112_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_N61 )
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_N47 ),
    .I3(\s1/i8088/tcore/micro_data_N49 ),
    .I4(\s1/i8088/tcore/micro_data_N48 ),
    .I5(\s1/i8088/tcore/micro_data_N46 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101114 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFCB2E2E38AE2E ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_SW3  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N49 )
  );
  LUT6 #(
    .INIT ( 64'h2CE2E2FEFFFBFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_SW2  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N48 )
  );
  LUT6 #(
    .INIT ( 64'hDFFF7FC5C580FBC7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N47 )
  );
  LUT6 #(
    .INIT ( 64'h3FFF2ABFFFBFCAAA ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N46 )
  );
  LUT6 #(
    .INIT ( 64'hF8F0FBF308000B03 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom131  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [8]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom11 ),
    .I4(\s1/i8088/tcore/micro_data_N44 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_f8_7486 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[3] )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom146118_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N29 )
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139119_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N27 )
  );
  LUT4 #(
    .INIT ( 16'h9BE7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1441_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N25 )
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811113  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_N22 ),
    .I3(\s1/i8088/tcore/micro_data_N23 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811112 )
  );
  LUT6 #(
    .INIT ( 64'hFEDFFBFF7F6FF7FE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811113_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N23 )
  );
  LUT6 #(
    .INIT ( 64'hBFE7FE7FFFFFEFFE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811113_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N22 )
  );
  LUT5 #(
    .INIT ( 32'h00400141 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132113  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/micro_data_N20 ),
    .I4(\s1/i8088/tcore/micro_data_N19 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132112 )
  );
  LUT4 #(
    .INIT ( 16'hEFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132113_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N20 )
  );
  LUT4 #(
    .INIT ( 16'h99E7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom132113_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N19 )
  );
  LUT6 #(
    .INIT ( 64'h0000002020002020 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118115  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/micro_data_N12 ),
    .I5(\s1/i8088/tcore/micro_data_N13 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom118114 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118115_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N13 )
  );
  LUT5 #(
    .INIT ( 32'hFBFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom118115_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_N12 )
  );
  LUT6 #(
    .INIT ( 64'h0010081804140C1C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom150116  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [8]),
    .I3(\s1/i8088/tcore/micro_data_N10 ),
    .I4(\s1/i8088/tcore/micro_data_N9 ),
    .I5(\s1/i8088/tcore/micro_data_N8 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[40] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFBF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom150116_SW2  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N10 )
  );
  LUT5 #(
    .INIT ( 32'hFFFBFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom150116_SW1  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N9 )
  );
  LUT6 #(
    .INIT ( 64'hFFB4FCFF03FC0FFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom150116_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_N8 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1723_7205 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1722_7206 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1242_7211 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1241_7212 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f71 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7_0  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom212_7448 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom211_7449 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f71_7447 )
  );
  LUT6 #(
    .INIT ( 64'hB000000000000EE0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f72 )
  );
  LUT6 #(
    .INIT ( 64'h20088169680004D8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f7_0_7085 )
  );
  LUT6 #(
    .INIT ( 64'hE2DCDFAADAF7FFB7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_02  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_01_7086 )
  );
  LUT6 #(
    .INIT ( 64'hECD9E79954A0641E ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f7_0_7087 )
  );
  LUT6 #(
    .INIT ( 64'h0F3BC019252AA3FC ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f7_0_7088 )
  );
  LUT6 #(
    .INIT ( 64'h82082081B082B886 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f71  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f72 )
  );
  LUT6 #(
    .INIT ( 64'h1A098109D1440241 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f7_0_7090 )
  );
  LUT6 #(
    .INIT ( 64'hE4D4690FB5DB2244 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f72  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f73 )
  );
  LUT6 #(
    .INIT ( 64'h82082081B082B886 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f71  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f72_7092 )
  );
  LUT6 #(
    .INIT ( 64'h0000000100010000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f7_0_7093 )
  );
  LUT6 #(
    .INIT ( 64'h2054242429050522 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f71  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f72 )
  );
  LUT6 #(
    .INIT ( 64'h400A046240454019 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f72  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f73 )
  );
  LUT6 #(
    .INIT ( 64'h0000800880080000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f71  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f72_7096 )
  );
  LUT6 #(
    .INIT ( 64'h0001400000410000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f7_0_7097 )
  );
  LUT6 #(
    .INIT ( 64'h0000800880080000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f71  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f72 )
  );
  LUT6 #(
    .INIT ( 64'h2A00002420000006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f7_0_7099 )
  );
  LUT6 #(
    .INIT ( 64'h0001400000410000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_02  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_01_7100 )
  );
  LUT6 #(
    .INIT ( 64'h0400704000100400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f7_0_7101 )
  );
  LUT6 #(
    .INIT ( 64'h400A046240454019 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f72  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f73 )
  );
  LUT6 #(
    .INIT ( 64'h0000800880080000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f71  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f72_7103 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000080400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_01  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f7_0_7104 )
  );
  LUT6 #(
    .INIT ( 64'h3112028000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f72  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f73 )
  );
  LUT6 #(
    .INIT ( 64'h0A0048EE03B80000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f72_7106 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f72 )
  );
  LUT6 #(
    .INIT ( 64'h0A0048EE03B80000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f72 )
  );
  LUT6 #(
    .INIT ( 64'h80484B0000000E1D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f72 )
  );
  LUT6 #(
    .INIT ( 64'h0007804006DB2000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f71  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f72 )
  );
  LUT4 #(
    .INIT ( 16'hD580 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161118  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161116 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161114_7112 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[43] )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161117  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139116 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161116 )
  );
  LUT6 #(
    .INIT ( 64'hDDFD88FDDDA888A8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161115  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161112_7114 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161113_7113 ),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom16111 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161111_7115 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161114_7112 )
  );
  LUT6 #(
    .INIT ( 64'h28282008808D8098 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161114  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161113_7113 )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161113  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161112_7114 )
  );
  LUT6 #(
    .INIT ( 64'h1212121652014001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161112  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [7]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom161111_7115 )
  );
  LUT6 #(
    .INIT ( 64'h20B0089000020800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161111  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom16111 )
  );
  LUT5 #(
    .INIT ( 32'hFD75A820 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom18111110  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811118 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811115 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1811112 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[47] )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom164113  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom164111_7121 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom16411 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[44] )
  );
  LUT6 #(
    .INIT ( 64'h8000008000800080 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom164112  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom164111_7121 )
  );
  LUT6 #(
    .INIT ( 64'h0000100410050000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom164111  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom16411 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom152111  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/micro_data_N6 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[41] )
  );
  LUT4 #(
    .INIT ( 16'hBFFB ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom152111_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_N6 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139117  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139116 )
  );
  LUT6 #(
    .INIT ( 64'h3A03000000000EE0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139114  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139113_7125 )
  );
  LUT6 #(
    .INIT ( 64'h6000000042000003 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139113  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139112_7126 )
  );
  LUT6 #(
    .INIT ( 64'h00200EB03000F030 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139112  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom139111_7127 )
  );
  LUT6 #(
    .INIT ( 64'h1F807E0606000003 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom139111  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom13911 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1321110  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132112 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132118 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom132115 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[37] )
  );
  LUT6 #(
    .INIT ( 64'h4451405144404040 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221115  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221112_7133 ),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221113_7132 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom122111 ),
    .O(\s1/i8088/tcore/rom_ir[35] )
  );
  LUT6 #(
    .INIT ( 64'h0000008000800000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221114  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221113_7132 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221113  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221111_7134 ),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/seq_addr [8]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221112_7133 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221112  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221111_7134 )
  );
  LUT6 #(
    .INIT ( 64'h0000001010000010 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1221111  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom122111 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF3210 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181112  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1181110 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom118117 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom118114 ),
    .O(\s1/i8088/tcore/rom_ir[34] )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101118  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101116_7139 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_7140 ),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101114 ),
    .O(\s1/i8088/tcore/rom_ir[29] )
  );
  LUT6 #(
    .INIT ( 64'h0081018203380000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101117  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101116_7139 )
  );
  LUT6 #(
    .INIT ( 64'h0008868120800000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101116  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom101115_7140 )
  );
  LUT6 #(
    .INIT ( 64'h1111511100004000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76115  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom7611 ),
    .I3(\s1/i8088/tcore/seq_addr [7]),
    .I4(\s1/i8088/tcore/seq_addr [6]),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom76113 ),
    .O(\s1/i8088/tcore/rom_ir[22] )
  );
  LUT5 #(
    .INIT ( 32'h00089010 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom76111  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom7611 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom10911  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [6]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/micro_data_N4 ),
    .O(\s1/i8088/tcore/rom_ir[32] )
  );
  LUT3 #(
    .INIT ( 8'h95 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom10911_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N4 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40119  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40118_7145 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40118  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40117_7146 )
  );
  LUT6 #(
    .INIT ( 64'h0008080008000080 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40117  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40116_7147 )
  );
  LUT6 #(
    .INIT ( 64'h0002004200020200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40116  (
    .I0(\s1/i8088/tcore/seq_addr [7]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40115 )
  );
  LUT6 #(
    .INIT ( 64'h5555557500000020 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40114  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [8]),
    .I5(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40112_7150 ),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40113_7149 )
  );
  LUT6 #(
    .INIT ( 64'h8002000002000200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40113  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [7]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40112_7150 )
  );
  LUT5 #(
    .INIT ( 32'h32202480 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40112  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [8]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom40111_7151 )
  );
  LUT6 #(
    .INIT ( 64'h0004000440040000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom40111  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [8]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom4011 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7311  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/micro_data_N2 ),
    .O(\s1/i8088/tcore/rom_ir[21] )
  );
  LUT4 #(
    .INIT ( 16'hADDD ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7311_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_N2 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom561113  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom561111 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56118 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56115_7156 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[15] )
  );
  LUT6 #(
    .INIT ( 64'h4440444055514440 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56116  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56113_7158 ),
    .I3(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56111_7160 ),
    .I4(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56114_7157 ),
    .I5(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56115_7156 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56115  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56114_7157 )
  );
  LUT6 #(
    .INIT ( 64'h0000800080000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56114  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56112_7159 ),
    .I2(\s1/i8088/tcore/seq_addr [7]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56113_7158 )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56113  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56112_7159 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000080 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56112  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom5611 ),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom56111_7160 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom56111  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom5611 )
  );
  LUT6 #(
    .INIT ( 64'h0020020200200020 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71119  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71118_7162 )
  );
  LUT6 #(
    .INIT ( 64'h0440044000410100 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71118  (
    .I0(\s1/i8088/tcore/seq_addr [6]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71117_7163 )
  );
  LUT6 #(
    .INIT ( 64'h2A22A88B00D90B40 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71117  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71116 )
  );
  LUT5 #(
    .INIT ( 32'h46510D45 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71112  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom71111_7166 )
  );
  LUT6 #(
    .INIT ( 64'h0400202426042400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom71111  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/seq_addr [6]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom7111 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom2411  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [7]),
    .I2(\s1/i8088/tcore/seq_addr [6]),
    .I3(\s1/i8088/tcore/seq_addr [8]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/micro_data_N0 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[7] )
  );
  LUT4 #(
    .INIT ( 16'hFFEB ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom2411_SW0  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_N0 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1871  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_f8_7176 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_f8_7169 ),
    .O(\s1/i8088/tcore/end_seq )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1841  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_f8_7183 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_f8_7190 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[48] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1741  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f8_7203 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_f8_7196 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[46] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom11211  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_f8_7228 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom111_f8_7221 ),
    .O(\s1/i8088/tcore/rom_ir[33] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1041  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_f8_7242 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_f8_7235 ),
    .O(\s1/i8088/tcore/rom_ir[30] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom941  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_f8_7256 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_f8_7249 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[28] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9111  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_f8_7270 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_f8_7263 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[27] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom881  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_f8_7284 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_f8_7277 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[26] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom851  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_f8_7296 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_f8_7291 ),
    .O(\s1/i8088/tcore/rom_ir[25] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8211  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_f8_7308 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_f8_7301 ),
    .O(\s1/i8088/tcore/rom_ir[24] )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom7112  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_f8_7319 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_f8_7326 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[20] )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom681  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_f8_7333 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom66_f8_7338 ),
    .O(\s1/i8088/tcore/rom_ir[19] )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom651  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_f8_7343 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_f8_7350 ),
    .O(\s1/i8088/tcore/rom_ir[18] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom621  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom60_f8_7364 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_f8_7357 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[17] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom591  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_f8_7375 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_f8_7368 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[16] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom491  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_f8_7388 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_f8_7381 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[14] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom461  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom44_f8_7401 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_f8_7395 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[13] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom431  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_f8_7411 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_f8_7405 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[12] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom331  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_f8_7422 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_f8_7415 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[10] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom301  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom28_f8_7429 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8_7433 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[9] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom271  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_f8_7440 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_f8_7433 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[8] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom221  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_f8_7452 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f8_7446 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[6] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom191  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_f8_7466 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18_f8_7459 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[5] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom161  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_f8_7479 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_f8_7472 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[4] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom101  (
    .I0(\s1/i8088/tcore/seq_addr [8]),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_f8_7500 ),
    .I2(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom9_f8_7494 ),
    .O(\s1/i8088/tcore/micro_data/micro_o[2] )
  );
  LUT6 #(
    .INIT ( 64'h401141746099046C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1863  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1863_7171 )
  );
  LUT6 #(
    .INIT ( 64'h0520110099141A41 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1862  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1862_7172 )
  );
  LUT6 #(
    .INIT ( 64'h6000200200024000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1861  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1861_7174 )
  );
  LUT6 #(
    .INIT ( 64'h0111013915100110 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom186  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom186_7175 )
  );
  LUT6 #(
    .INIT ( 64'h92845892FEDDBAFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1853  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1853_7178 )
  );
  LUT6 #(
    .INIT ( 64'h122745C1499D23E0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1852  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1852_7179 )
  );
  LUT6 #(
    .INIT ( 64'h3A93924893882291 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1851  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1851_7181 )
  );
  LUT6 #(
    .INIT ( 64'h82650A42F2EDE565 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom185  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom185_7182 )
  );
  LUT6 #(
    .INIT ( 64'h50380184021F89C0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1834  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1834_7185 )
  );
  LUT6 #(
    .INIT ( 64'h01013146090E064C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1833  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1833_7186 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1832  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1832_7188 )
  );
  LUT6 #(
    .INIT ( 64'h0000004000000110 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1831  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1831_7189 )
  );
  LUT6 #(
    .INIT ( 64'h00000CC080405C00 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1824  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1824_7192 )
  );
  LUT6 #(
    .INIT ( 64'h000000969607E000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1823  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1823_7193 )
  );
  LUT6 #(
    .INIT ( 64'h4004AC04B0123004 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1821  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1821_7195 )
  );
  LUT6 #(
    .INIT ( 64'h5C386182A94A9000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1734  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1734_7198 )
  );
  LUT6 #(
    .INIT ( 64'h1603B56649CE666D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1733  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1733_7199 )
  );
  LUT6 #(
    .INIT ( 64'hA602602C050140B0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1732  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1732_7201 )
  );
  LUT6 #(
    .INIT ( 64'h000380C000000554 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1731  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1731_7202 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7_7207 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f8_7203 )
  );
  LUT6 #(
    .INIT ( 64'h1080002218910000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1723  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1723_7205 )
  );
  LUT6 #(
    .INIT ( 64'h0000009696000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1722  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1722_7206 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7  (
    .I0(PIEZO_SPEAKER_OBUF_75),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1721_7208 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_f7_7207 )
  );
  LUT6 #(
    .INIT ( 64'h8089000000123000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1721  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1721_7208 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f71 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7_7213 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f8_7209 )
  );
  LUT6 #(
    .INIT ( 64'h9000800082460890 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1242  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1242_7211 )
  );
  LUT6 #(
    .INIT ( 64'h0400040004110004 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1241  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1241_7212 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7  (
    .I0(PIEZO_SPEAKER_OBUF_75),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_7214 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_f7_7213 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom124  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom124_7214 )
  );
  LUT6 #(
    .INIT ( 64'h0404140433151212 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1234  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1234_7216 )
  );
  LUT6 #(
    .INIT ( 64'h45B4B41100440102 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1232_7219 )
  );
  LUT6 #(
    .INIT ( 64'h0200514B4B6D0B4B ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1231_7220 )
  );
  LUT6 #(
    .INIT ( 64'h5EFDF7DEAB5F9BE1 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1114  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1114_7223 )
  );
  LUT6 #(
    .INIT ( 64'hBF37B56649CE666D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1113  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1113_7224 )
  );
  LUT6 #(
    .INIT ( 64'hAF36E6BCD79BCDF9 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1112  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1112_7226 )
  );
  LUT6 #(
    .INIT ( 64'h0007CDE4A124C7F4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1111  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1111_7227 )
  );
  LUT6 #(
    .INIT ( 64'hF1C47FE6DAD55C03 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1103  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1103_7230 )
  );
  LUT6 #(
    .INIT ( 64'h000000969617E127 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1102  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1102_7231 )
  );
  LUT6 #(
    .INIT ( 64'hB000000000000EE0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1101  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1101_7233 )
  );
  LUT6 #(
    .INIT ( 64'hCCEDAC04B0123004 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom110  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom110_7234 )
  );
  LUT6 #(
    .INIT ( 64'h17BEF9E6AD56FA73 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1033  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1033_7237 )
  );
  LUT6 #(
    .INIT ( 64'h81937F37FFBF94C9 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1032  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1032_7238 )
  );
  LUT6 #(
    .INIT ( 64'hB250C7C1163ED983 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1031  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1031_7240 )
  );
  LUT6 #(
    .INIT ( 64'h5551D5530142C7D4 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom103  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom103_7241 )
  );
  LUT6 #(
    .INIT ( 64'hEA84FAB2B8251E83 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1023  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1023_7244 )
  );
  LUT6 #(
    .INIT ( 64'hED5FBFFF7EFB8579 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1022  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1022_7245 )
  );
  LUT6 #(
    .INIT ( 64'h9F7B9F8FFF1BFE6D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom1021  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1021_7247 )
  );
  LUT6 #(
    .INIT ( 64'hCAC6E9D2FA4EAA66 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom102  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom102_7248 )
  );
  LUT6 #(
    .INIT ( 64'h4D1A69A000000001 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom934  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom934_7251 )
  );
  LUT6 #(
    .INIT ( 64'hB23695336CC66625 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom933  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom933_7252 )
  );
  LUT6 #(
    .INIT ( 64'h023726A4D41B0D91 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom932  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom932_7254 )
  );
  LUT6 #(
    .INIT ( 64'h00010D80012487F0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom931  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom931_7255 )
  );
  LUT6 #(
    .INIT ( 64'h01804CC090910000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom924  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom924_7258 )
  );
  LUT6 #(
    .INIT ( 64'h000000960160E000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom923  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom923_7259 )
  );
  LUT6 #(
    .INIT ( 64'h00004B0000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom922  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom922_7261 )
  );
  LUT6 #(
    .INIT ( 64'h0889AEB000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom921  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom921_7262 )
  );
  LUT6 #(
    .INIT ( 64'h4C18618000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom903  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom903_7265 )
  );
  LUT6 #(
    .INIT ( 64'h8010952248C66625 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom902  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom902_7266 )
  );
  LUT6 #(
    .INIT ( 64'h0011020040080400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom901  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom901_7268 )
  );
  LUT6 #(
    .INIT ( 64'h0000040000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom90  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom90_7269 )
  );
  LUT6 #(
    .INIT ( 64'h08088CC000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom893  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom893_7272 )
  );
  LUT6 #(
    .INIT ( 64'h000000969640F200 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom892  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom892_7273 )
  );
  LUT6 #(
    .INIT ( 64'h000000EEFFBBF000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom891  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom891_7275 )
  );
  LUT6 #(
    .INIT ( 64'h00000000000004B0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom89  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom89_7276 )
  );
  LUT6 #(
    .INIT ( 64'h5D3A69A6AB5FDBF5 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom873  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom873_7279 )
  );
  LUT6 #(
    .INIT ( 64'h3CA7B5776DCE666D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom872  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom872_7280 )
  );
  LUT6 #(
    .INIT ( 64'hACA7D4BA9753E9E5 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom871  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom871_7282 )
  );
  LUT6 #(
    .INIT ( 64'h0006A9F6B5B6C706 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom87  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom87_7283 )
  );
  LUT6 #(
    .INIT ( 64'hF9E6F326DAD55C03 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom863  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom863_7286 )
  );
  LUT6 #(
    .INIT ( 64'hDF80000000280B27 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom862  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom862_7287 )
  );
  LUT6 #(
    .INIT ( 64'h00004BEEFC000EFD ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom861  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom861_7289 )
  );
  LUT6 #(
    .INIT ( 64'hECED000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom86  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom86_7290 )
  );
  LUT6 #(
    .INIT ( 64'h52DC3B87706E3716 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom841  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom841_7294 )
  );
  LUT6 #(
    .INIT ( 64'h0001371B5EDB3FF3 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom84  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom84_7295 )
  );
  LUT6 #(
    .INIT ( 64'h480114C128905140 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom833  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom1233 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFB41100440102 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom832  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom832_7299 )
  );
  LUT6 #(
    .INIT ( 64'h3312FFFFFFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom831  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom831_7300 )
  );
  LUT6 #(
    .INIT ( 64'hECD9E79954A0641E ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom814  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom814_7303 )
  );
  LUT6 #(
    .INIT ( 64'hE2DCDFAADAF7FFB7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom813  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom813_7304 )
  );
  LUT6 #(
    .INIT ( 64'h52DD3B87706E3716 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom812  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom812_7306 )
  );
  LUT6 #(
    .INIT ( 64'h0001371B5EDB17F3 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom811  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom811_7307 )
  );
  LUT6 #(
    .INIT ( 64'h0F3BC019252AA3FC ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom803  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom803_7310 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF6969E7FCD8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom802  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom802_7311 )
  );
  LUT6 #(
    .INIT ( 64'h45B4B4FFFFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom801  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom801_7313 )
  );
  LUT6 #(
    .INIT ( 64'h3312514FFFFFFB4B ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom80  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom80_7314 )
  );
  LUT6 #(
    .INIT ( 64'hFDFBEFBFFFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom783  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom783_7315 )
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom782  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom782_7316 )
  );
  LUT6 #(
    .INIT ( 64'hFCFEDFBBF77FFFE7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom781  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom781_7317 )
  );
  LUT6 #(
    .INIT ( 64'h0006BFFFFFFFD7F7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom78  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom78_7318 )
  );
  LUT6 #(
    .INIT ( 64'hFEFDF7DFFFEAFF39 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom703  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom703_7321 )
  );
  LUT6 #(
    .INIT ( 64'h3F27B56EDBDEEEFF ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom702  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom702_7322 )
  );
  LUT6 #(
    .INIT ( 64'hFF26E4FC9F93C9F9 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom701  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom701_7324 )
  );
  LUT6 #(
    .INIT ( 64'h0007C9FFF924C005 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom70  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom70_7325 )
  );
  LUT6 #(
    .INIT ( 64'hF5FF43EFDEDD5FC3 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom693  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom693_7328 )
  );
  LUT6 #(
    .INIT ( 64'h324CC8DEDFFC9F6F ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom692  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom692_7329 )
  );
  LUT6 #(
    .INIT ( 64'hFF6F6F9992664993 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom691  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom691_7331 )
  );
  LUT6 #(
    .INIT ( 64'hCEED5146F6DBF6F6 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom69  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom69_7332 )
  );
  LUT6 #(
    .INIT ( 64'h40C84A8000211100 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom672  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom672_7335 )
  );
  LUT6 #(
    .INIT ( 64'h0000320006DB0000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom67  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom67_7337 )
  );
  LUT6 #(
    .INIT ( 64'h02003C102122A03C ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom663  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom663_7340 )
  );
  LUT6 #(
    .INIT ( 64'h0000012120000090 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom662  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom662_7341 )
  );
  LUT6 #(
    .INIT ( 64'h0102082000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom643  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom643_7345 )
  );
  LUT6 #(
    .INIT ( 64'h8010001124000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom642  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom642_7346 )
  );
  LUT6 #(
    .INIT ( 64'h0010020040080400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom641  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom641_7348 )
  );
  LUT6 #(
    .INIT ( 64'h00000400000007F2 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom64  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom64_7349 )
  );
  LUT6 #(
    .INIT ( 64'h0800800000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom633  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom633_7352 )
  );
  LUT6 #(
    .INIT ( 64'h1244489696689800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom632  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom632_7353 )
  );
  LUT6 #(
    .INIT ( 64'hBA4B4B0000000891 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom631  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom631_7355 )
  );
  LUT6 #(
    .INIT ( 64'h0000AEB4B492F004 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom63  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom63_7356 )
  );
  LUT6 #(
    .INIT ( 64'h418D1FE7344B5D4B ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom613  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom613_7359 )
  );
  LUT6 #(
    .INIT ( 64'h2098F02800184800 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom612  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom612_7360 )
  );
  LUT6 #(
    .INIT ( 64'h3B2963199D8890CA ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom611  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom611_7362 )
  );
  LUT6 #(
    .INIT ( 64'h4000464002401241 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom61  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom61_7363 )
  );
  LUT6 #(
    .INIT ( 64'h0018C44D06400204 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom603  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom603_7366 )
  );
  LUT6 #(
    .INIT ( 64'h7D2FFD76D9BAFE6F ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom583  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom583_7370 )
  );
  LUT6 #(
    .INIT ( 64'h2F0ED3AC9A67DEA1 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom582  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom582_7371 )
  );
  LUT6 #(
    .INIT ( 64'hCCB84F9BD6E126D1 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom581  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom581_7373 )
  );
  LUT6 #(
    .INIT ( 64'h2E2E362228550069 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom58  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [4]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom58_7374 )
  );
  LUT6 #(
    .INIT ( 64'h1BA38A622A284A72 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom573  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom573_7377 )
  );
  LUT6 #(
    .INIT ( 64'h1A81090DD1024441 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom572  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom572_7378 )
  );
  LUT6 #(
    .INIT ( 64'hEAB2690F7BBD4622 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom57  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom57_7380 )
  );
  LUT6 #(
    .INIT ( 64'h353D09EF813B0DED ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom483  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom483_7383 )
  );
  LUT6 #(
    .INIT ( 64'h38BABC7423DE78E8 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom482  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [2]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom482_7384 )
  );
  LUT6 #(
    .INIT ( 64'h36B391D021998C8A ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom481  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom481_7386 )
  );
  LUT6 #(
    .INIT ( 64'h049018A810081059 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom48  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [1]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom48_7387 )
  );
  LUT6 #(
    .INIT ( 64'h0032821024282B02 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom473  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom473_7390 )
  );
  LUT6 #(
    .INIT ( 64'h1A098109D1440241 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom472  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [2]),
    .I2(\s1/i8088/tcore/seq_addr [5]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom472_7391 )
  );
  LUT6 #(
    .INIT ( 64'h82082081B082B886 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom471  (
    .I0(\s1/i8088/tcore/seq_addr [5]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom471_7393 )
  );
  LUT6 #(
    .INIT ( 64'hE4D4690FB5DB2244 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom47  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom47_7394 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom453  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom453_7397 )
  );
  LUT6 #(
    .INIT ( 64'h00C8190320643206 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom451  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom451_7399 )
  );
  LUT6 #(
    .INIT ( 64'h0030080000200000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom45  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom45_7400 )
  );
  LUT6 #(
    .INIT ( 64'h0400304000100400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom443  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom443_7403 )
  );
  LUT6 #(
    .INIT ( 64'h0A00200000240006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom422  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom422_7407 )
  );
  LUT6 #(
    .INIT ( 64'h0008601841060104 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom421  (
    .I0(\s1/i8088/tcore/seq_addr [2]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [1]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom421_7409 )
  );
  LUT6 #(
    .INIT ( 64'h0000022042480000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom42  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [0]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom42_7410 )
  );
  LUT6 #(
    .INIT ( 64'h1104149200000999 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom41  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [2]),
    .I5(\s1/i8088/tcore/seq_addr [4]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom41_7414 )
  );
  LUT6 #(
    .INIT ( 64'h0010010001010110 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom323  (
    .I0(\s1/i8088/tcore/seq_addr [3]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [1]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom323_7417 )
  );
  LUT6 #(
    .INIT ( 64'h2A00002420000006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom322  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [3]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom322_7418 )
  );
  LUT6 #(
    .INIT ( 64'h015088480110911A ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom321  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [0]),
    .I3(\s1/i8088/tcore/seq_addr [5]),
    .I4(\s1/i8088/tcore/seq_addr [3]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom321_7420 )
  );
  LUT6 #(
    .INIT ( 64'h0240020002600002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom32  (
    .I0(\s1/i8088/tcore/seq_addr [4]),
    .I1(\s1/i8088/tcore/seq_addr [5]),
    .I2(\s1/i8088/tcore/seq_addr [3]),
    .I3(\s1/i8088/tcore/seq_addr [1]),
    .I4(\s1/i8088/tcore/seq_addr [0]),
    .I5(\s1/i8088/tcore/seq_addr [2]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom32_7421 )
  );
  LUT6 #(
    .INIT ( 64'h0400704000100400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom313  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [4]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [0]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom313_7424 )
  );
  LUT6 #(
    .INIT ( 64'h0001400000410000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom312  (
    .I0(\s1/i8088/tcore/seq_addr [1]),
    .I1(\s1/i8088/tcore/seq_addr [0]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [4]),
    .I4(\s1/i8088/tcore/seq_addr [5]),
    .I5(\s1/i8088/tcore/seq_addr [3]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom312_7425 )
  );
  LUT6 #(
    .INIT ( 64'h0090900000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom311  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom311_7427 )
  );
  LUT6 #(
    .INIT ( 64'h3112000909240909 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom31  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom31_7428 )
  );
  LUT6 #(
    .INIT ( 64'h0E00000925220000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom283  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom283_7431 )
  );
  LUT6 #(
    .INIT ( 64'hA102082154A00006 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom263  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom263_7435 )
  );
  LUT6 #(
    .INIT ( 64'h40C84A99B6319992 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom262  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom262_7436 )
  );
  LUT6 #(
    .INIT ( 64'h50C8190320643206 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom261  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom261_7438 )
  );
  LUT6 #(
    .INIT ( 64'h0000321B5EDB0003 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom26  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom26_7439 )
  );
  LUT6 #(
    .INIT ( 64'h0E00800925220000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom253  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom253_7442 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000080400 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom252  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom252_7443 )
  );
  LUT6 #(
    .INIT ( 64'h3112028000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom25  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom25_7445 )
  );
  MUXF8   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f8  (
    .I0(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f71_7447 ),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7_7450 ),
    .S(\s1/i8088/tcore/seq_addr [7]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f8_7446 )
  );
  LUT6 #(
    .INIT ( 64'h0102082000110000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom213  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom212_7448 )
  );
  LUT6 #(
    .INIT ( 64'h0000001124000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom212  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom211_7449 )
  );
  MUXF7   \s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7  (
    .I0(PIEZO_SPEAKER_OBUF_75),
    .I1(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f72 ),
    .S(\s1/i8088/tcore/seq_addr [6]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21_f7_7450 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom211  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom21 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom203  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom203_7454 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000080000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom202  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom202_7455 )
  );
  LUT6 #(
    .INIT ( 64'h0A0048EE03B80000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom201  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom201_7457 )
  );
  LUT6 #(
    .INIT ( 64'h000002800480C000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom20  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom20_7458 )
  );
  LUT6 #(
    .INIT ( 64'h01020820001519E6 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom183  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom183_7461 )
  );
  LUT6 #(
    .INIT ( 64'h0E00000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom182  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom182_7462 )
  );
  LUT6 #(
    .INIT ( 64'h0E00E01C0300C070 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom181  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom181_7464 )
  );
  LUT6 #(
    .INIT ( 64'h8044000420465C00 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom173  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom173_7468 )
  );
  LUT6 #(
    .INIT ( 64'hC077009090000524 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom172  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom172_7469 )
  );
  LUT6 #(
    .INIT ( 64'hC554A00484920484 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom17  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom17_7471 )
  );
  LUT6 #(
    .INIT ( 64'hEDDBEFBFFFF519E7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom153  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom153_7474 )
  );
  LUT6 #(
    .INIT ( 64'h5EEADFAADAF7FFB7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom152  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom152_7475 )
  );
  LUT6 #(
    .INIT ( 64'hFEEAFD3FA775FAF7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom151  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom151_7477 )
  );
  LUT6 #(
    .INIT ( 64'h0007BAFFFFFFE005 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom15  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom15_7478 )
  );
  LUT6 #(
    .INIT ( 64'h96C4002FFFF75C00 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom143  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom143_7481 )
  );
  LUT6 #(
    .INIT ( 64'hC077009090070524 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom142  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom142_7482 )
  );
  LUT6 #(
    .INIT ( 64'h80484B0000000E1D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom141  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom141_7484 )
  );
  LUT6 #(
    .INIT ( 64'hFDDFA00484920484 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom14  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom14_7485 )
  );
  LUT6 #(
    .INIT ( 64'hECD9E798001501C0 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom123  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom123_7488 )
  );
  LUT6 #(
    .INIT ( 64'h0000DFAADAF7FFB7 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom122  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom122_7489 )
  );
  LUT6 #(
    .INIT ( 64'h0000200400000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom121  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom121_7491 )
  );
  LUT6 #(
    .INIT ( 64'h0000004000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom12  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom12_7492 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom111  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom11 )
  );
  LUT6 #(
    .INIT ( 64'h18B14510001F81E6 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom93  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom93_7496 )
  );
  LUT6 #(
    .INIT ( 64'h0E01FFEEDBAD5548 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom92  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom92_7497 )
  );
  LUT6 #(
    .INIT ( 64'h0E00E01803000070 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom91  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom91_7499 )
  );
  LUT6 #(
    .INIT ( 64'h0007804006DB2000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom9  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom18 )
  );
  LUT6 #(
    .INIT ( 64'h8044000422060000 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom83  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom83_7502 )
  );
  LUT6 #(
    .INIT ( 64'hC077009090000724 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom82  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom82_7503 )
  );
  LUT6 #(
    .INIT ( 64'h8048000000000E1D ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom81  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom81_7505 )
  );
  LUT6 #(
    .INIT ( 64'h0554A00484920484 ))
  \s1/i8088/tcore/micro_data_micro_rom/Mram_rom8  (
    .I0(\s1/i8088/tcore/seq_addr [0]),
    .I1(\s1/i8088/tcore/seq_addr [1]),
    .I2(\s1/i8088/tcore/seq_addr [2]),
    .I3(\s1/i8088/tcore/seq_addr [3]),
    .I4(\s1/i8088/tcore/seq_addr [4]),
    .I5(\s1/i8088/tcore/seq_addr [5]),
    .O(\s1/i8088/tcore/micro_data_micro_rom/Mram_rom8_7506 )
  );
  INV   \s9/keyboard_keyboard_clock_inv_INV_0  (
    .I(KEYBOARD_CLK_BUFGP_1),
    .O(\s9/keyboard_keyboard_clock_inv )
  );
  RAMB18 #(
    .INIT_00 ( 256'h5B03111E1F2C71665A02101D702A386559290F3E40424464583C3B3D3F4143FF ),
    .INIT_01 ( 256'h5F0908162432726A5E071522233031695D061314212F39685C040512202D2E67 ),
    .INIT_02 ( 256'h76632B751B1C363A6E620D1A7428736D610C19272635346C600A0B181725336B ),
    .INIT_03 ( 256'h544649374A514E574501484D4C5053526F7F7E474B7D4F7C7B0E7A7978775655 ),
    .INIT_04 ( 256'h9F9E9D9C9B9A999897969594939291908F8E8D8C8B8A89888786855441828180 ),
    .INIT_05 ( 256'hBFBEBDBCBBBAB9B8B7B6B5B4B3B2B1B0AFAEADACABAAA9A8A7A6A5A4A3A2A1A0 ),
    .INIT_06 ( 256'hDFDEDDDCDBDAD9D8D7D6D5D4D3D2D1D0CFCECDCCCBCAC9C8C7C6C5C4C3C2C1C0 ),
    .INIT_07 ( 256'hFFFEFDFCFBFAF9F8F7F6F5F4F3F2F1F0EFEEEDECEBEAE9E8E7E6E5E4E3E2E1E0 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .READ_WIDTH_A ( 9 ),
    .WRITE_WIDTH_A ( 9 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .READ_WIDTH_B ( 0 ),
    .WRITE_WIDTH_B ( 0 ),
    .INIT_FILE ( "NONE" ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ))
  \s9/keyboard_Mram_tdata  (
    .CLKA(\s9/keyboard_keyboard_clock_inv ),
    .CLKB(PIEZO_SPEAKER_OBUF_75),
    .ENA(dack_2_n),
    .ENB(PIEZO_SPEAKER_OBUF_75),
    .REGCEA(PIEZO_SPEAKER_OBUF_75),
    .REGCEB(\NLW_s9/keyboard_Mram_tdata_REGCEB_UNCONNECTED ),
    .SSRA(PIEZO_SPEAKER_OBUF_75),
    .SSRB(PIEZO_SPEAKER_OBUF_75),
    .ADDRA({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<7> , 
\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<6> , \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<5> , 
\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<4> , \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<3> , 
\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<2> , \s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<1> , 
\s9/keyboard/keyinmod/b[7]_dataout[7]_select_14_OUT<0> , \NLW_s9/keyboard_Mram_tdata_ADDRA<2>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRA<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_s9/keyboard_Mram_tdata_ADDRB<13>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<12>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRB<11>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<10>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRB<9>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<8>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRB<7>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<6>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRB<5>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<4>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRB<3>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<2>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_ADDRB<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_ADDRB<0>_UNCONNECTED }),
    .DIA({\NLW_s9/keyboard_Mram_tdata_DIA<15>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIA<14>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIA<13>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIA<12>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIA<11>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIA<10>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIA<9>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIA<8>_UNCONNECTED , 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75}),
    .DIB({\NLW_s9/keyboard_Mram_tdata_DIB<15>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<14>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIB<13>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<12>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<11>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIB<10>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<9>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<8>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIB<7>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<6>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<5>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIB<4>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<3>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<2>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DIB<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIB<0>_UNCONNECTED }),
    .DIPA({\NLW_s9/keyboard_Mram_tdata_DIPA<1>_UNCONNECTED , PIEZO_SPEAKER_OBUF_75}),
    .DIPB({\NLW_s9/keyboard_Mram_tdata_DIPB<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DIPB<0>_UNCONNECTED }),
    .DOA({\NLW_s9/keyboard_Mram_tdata_DOA<15>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOA<14>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOA<13>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOA<12>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOA<11>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOA<10>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOA<9>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOA<8>_UNCONNECTED , 
\s9/keyboard/tdata [7], \s9/keyboard/tdata [6], \s9/keyboard/tdata [5], \s9/keyboard/tdata [4], \s9/keyboard/tdata [3], \s9/keyboard/tdata [2], 
\s9/keyboard/tdata [1], \s9/keyboard/tdata [0]}),
    .DOB({\NLW_s9/keyboard_Mram_tdata_DOB<15>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<14>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOB<13>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<12>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<11>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOB<10>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<9>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<8>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOB<7>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<6>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<5>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOB<4>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<3>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<2>_UNCONNECTED , 
\NLW_s9/keyboard_Mram_tdata_DOB<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOB<0>_UNCONNECTED }),
    .DOPA({\NLW_s9/keyboard_Mram_tdata_DOPA<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOPA<0>_UNCONNECTED }),
    .DOPB({\NLW_s9/keyboard_Mram_tdata_DOPB<1>_UNCONNECTED , \NLW_s9/keyboard_Mram_tdata_DOPB<0>_UNCONNECTED }),
    .WEA({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75}),
    .WEB({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75})
  );
  SRLC32E #(
    .INIT ( 32'h00000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18  (
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/zi[32] ),
    .CE(dack_2_n),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_7508 ),
    .Q31(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_Q31_UNCONNECTED ),
    .A({dack_2_n, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, dack_2_n})
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_szpipe_18_7508 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/szpipe [18])
  );
  SRLC32E #(
    .INIT ( 32'h00000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf  (
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/ovf_pipe [0]),
    .CE(dack_2_n),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_7509 ),
    .Q31(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_Q31_UNCONNECTED ),
    .A({dack_2_n, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, dack_2_n})
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/ovf  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_ovf_7509 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/ovf_1476 )
  );
  SRLC32E #(
    .INIT ( 32'h00000000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18  (
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/bs ),
    .CE(dack_2_n),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_7510 ),
    .Q31(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_Q31_UNCONNECTED ),
    .A({dack_2_n, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, dack_2_n})
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe_18  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/Mshreg_sdpipe_18_7510 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/sdpipe [18])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16  (
    .A0(PIEZO_SPEAKER_OBUF_75),
    .A1(dack_2_n),
    .A2(dack_2_n),
    .A3(dack_2_n),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<1>_0_3524 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_7511 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_16  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_16_7511 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [16])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15  (
    .A0(dack_2_n),
    .A1(PIEZO_SPEAKER_OBUF_75),
    .A2(dack_2_n),
    .A3(dack_2_n),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<2>_0_3525 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_7512 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_15  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_15_7512 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [15])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14  (
    .A0(PIEZO_SPEAKER_OBUF_75),
    .A1(PIEZO_SPEAKER_OBUF_75),
    .A2(dack_2_n),
    .A3(dack_2_n),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<3>_0_3526 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_7513 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_14  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_14_7513 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [14])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13  (
    .A0(dack_2_n),
    .A1(dack_2_n),
    .A2(PIEZO_SPEAKER_OBUF_75),
    .A3(dack_2_n),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<4>_0_3527 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_7514 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_13  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_13_7514 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [13])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12  (
    .A0(PIEZO_SPEAKER_OBUF_75),
    .A1(dack_2_n),
    .A2(PIEZO_SPEAKER_OBUF_75),
    .A3(dack_2_n),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<5>_0_3528 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_7515 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_12  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_12_7515 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [12])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11  (
    .A0(dack_2_n),
    .A1(PIEZO_SPEAKER_OBUF_75),
    .A2(PIEZO_SPEAKER_OBUF_75),
    .A3(dack_2_n),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<6>_0_3529 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_7516 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_11  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_11_7516 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [11])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8  (
    .A0(PIEZO_SPEAKER_OBUF_75),
    .A1(dack_2_n),
    .A2(dack_2_n),
    .A3(PIEZO_SPEAKER_OBUF_75),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<9>_0_3532 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_7517 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_8  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_8_7517 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [8])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10  (
    .A0(PIEZO_SPEAKER_OBUF_75),
    .A1(PIEZO_SPEAKER_OBUF_75),
    .A2(PIEZO_SPEAKER_OBUF_75),
    .A3(dack_2_n),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<7>_0_3530 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_7518 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_10  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_10_7518 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [10])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9  (
    .A0(dack_2_n),
    .A1(dack_2_n),
    .A2(dack_2_n),
    .A3(PIEZO_SPEAKER_OBUF_75),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<8>_0_3531 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_7519 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_9  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_9_7519 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [9])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7  (
    .A0(dack_2_n),
    .A1(PIEZO_SPEAKER_OBUF_75),
    .A2(dack_2_n),
    .A3(PIEZO_SPEAKER_OBUF_75),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<10>_0_3533 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_7520 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_7  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_7_7520 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [7])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6  (
    .A0(PIEZO_SPEAKER_OBUF_75),
    .A1(PIEZO_SPEAKER_OBUF_75),
    .A2(dack_2_n),
    .A3(PIEZO_SPEAKER_OBUF_75),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<11>_0_3534 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_7521 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_6  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_6_7521 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [6])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5  (
    .A0(dack_2_n),
    .A1(dack_2_n),
    .A2(PIEZO_SPEAKER_OBUF_75),
    .A3(PIEZO_SPEAKER_OBUF_75),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<12>_0_3535 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_7522 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_5  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_5_7522 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [5])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4  (
    .A0(PIEZO_SPEAKER_OBUF_75),
    .A1(dack_2_n),
    .A2(PIEZO_SPEAKER_OBUF_75),
    .A3(PIEZO_SPEAKER_OBUF_75),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<13>_0_3536 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_7523 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_4  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_4_7523 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [4])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3  (
    .A0(dack_2_n),
    .A1(PIEZO_SPEAKER_OBUF_75),
    .A2(PIEZO_SPEAKER_OBUF_75),
    .A3(PIEZO_SPEAKER_OBUF_75),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<14>_0_3537 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_7524 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_3  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_3_7524 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [3])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2  (
    .A0(PIEZO_SPEAKER_OBUF_75),
    .A1(PIEZO_SPEAKER_OBUF_75),
    .A2(PIEZO_SPEAKER_OBUF_75),
    .A3(PIEZO_SPEAKER_OBUF_75),
    .CE(dack_2_n),
    .CLK(\s1/i8284/clk_BUFG_65 ),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_pipe<15>_0_3538 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_7525 ),
    .Q15(\NLW_s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_Q15_UNCONNECTED )
  );
  FDE   \s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q_2  (
    .C(\s1/i8284/clk_BUFG_65 ),
    .CE(dack_2_n),
    .D(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/Mshreg_q_2_7525 ),
    .Q(\s1/i8088/tcore/exec/alu/muldiv/div_su/divider/q [2])
  );
  romcore   \s5/rommod/crc  (
    .clka(\s1/i8284/clk_BUFG_65 ),
    .wea({PIEZO_SPEAKER_OBUF_75}),
    .addra({\s5/rommod/upaddr [2], \s5/rommod/upaddr [1], \s5/rommod/upaddr [0], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], xa[3], xa[2]
, xa[1], xa[0]}),
    .dina({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75}),
    .douta({\s5/rommod/outputval [7], \s5/rommod/outputval [6], \s5/rommod/outputval [5], \s5/rommod/outputval [4], \s5/rommod/outputval [3], 
\s5/rommod/outputval [2], \s5/rommod/outputval [1], \s5/rommod/outputval [0]})
  );
  charcore   \s0/vgamod/char_rom  (
    .clka(\s1/i8284/vclk_BUFG_33 ),
    .wea({PIEZO_SPEAKER_OBUF_75}),
    .addra({\s0/vgamod/vga_data_out [7], \s0/vgamod/vga_data_out [6], \s0/vgamod/vga_data_out [5], \s0/vgamod/vga_data_out [4], 
\s0/vgamod/vga_data_out [3], \s0/vgamod/vga_data_out [2], \s0/vgamod/vga_data_out [1], \s0/vgamod/vga_data_out [0], \s0/vgamod/v_count [3], 
\s0/vgamod/v_count [2], \s0/vgamod/v_count [1], \s0/vgamod/v_count [0]}),
    .dina({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75}),
    .douta({\s0/vgamod/char_data_out [7], \s0/vgamod/char_data_out [6], \s0/vgamod/char_data_out [5], \s0/vgamod/char_data_out [4], 
\s0/vgamod/char_data_out [3], \s0/vgamod/char_data_out [2], \s0/vgamod/char_data_out [1], \s0/vgamod/char_data_out [0]})
  );
  charram   \s0/vgamod/ram_2k_char  (
    .clka(\s1/i8284/vclk_BUFG_33 ),
    .rsta(GPIO_SW_C_IBUF_3),
    .wea({\s0/vgamod/new_buff_we }),
    .addra({\s0/vgamod/new_buff_addr [10], \s0/vgamod/new_buff_addr [9], \s0/vgamod/new_buff_addr [8], \s0/vgamod/new_buff_addr [7], 
\s0/vgamod/new_buff_addr [6], \s0/vgamod/new_buff_addr [5], \s0/vgamod/new_buff_addr [4], \s0/vgamod/new_buff_addr [3], \s0/vgamod/new_buff_addr [2], 
\s0/vgamod/new_buff_addr [1], \s0/vgamod/new_buff_addr [0]}),
    .dina({d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0]}),
    .douta({\s0/vgamod/vga_data_out [7], \s0/vgamod/vga_data_out [6], \s0/vgamod/vga_data_out [5], \s0/vgamod/vga_data_out [4], 
\s0/vgamod/vga_data_out [3], \s0/vgamod/vga_data_out [2], \s0/vgamod/vga_data_out [1], \s0/vgamod/vga_data_out [0]})
  );
  attrram   \s0/vgamod/ram_2k_attr  (
    .clka(\s1/i8284/vclk_BUFG_33 ),
    .rsta(GPIO_SW_C_IBUF_3),
    .wea({\s0/vgamod/new_attr_we }),
    .addra({\s0/vgamod/new_attr_addr [10], \s0/vgamod/new_attr_addr [9], \s0/vgamod/new_attr_addr [8], \s0/vgamod/new_attr_addr [7], 
\s0/vgamod/new_attr_addr [6], \s0/vgamod/new_attr_addr [5], \s0/vgamod/new_attr_addr [4], \s0/vgamod/new_attr_addr [3], \s0/vgamod/new_attr_addr [2], 
\s0/vgamod/new_attr_addr [1], \s0/vgamod/new_attr_addr [0]}),
    .dina({d[7], d[6], d[5], d[4], d[3], d[2], d[1], d[0]}),
    .douta({\s0/vgamod/attr_data_out [7], \s0/vgamod/attr_data_out [6], \s0/vgamod/attr_data_out [5], \s0/vgamod/attr_data_out [4], 
\s0/vgamod/attr_data_out [3], \s0/vgamod/attr_data_out [2], \s0/vgamod/attr_data_out [1], \s0/vgamod/attr_data_out [0]})
  );
  ramcore   \s6/rb0/central_ram_core/central_ram_core  (
    .clka(\s1/i8284/clk_BUFG_65 ),
    .wea({\s6/rb0/central_ram_core/we }),
    .addra({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75}),
    .dina({\s6/md [7], \s6/md [6], \s6/md [5], \s6/md [4], \s6/md [3], \s6/md [2], \s6/md [1], \s6/md [0], \s6/mdp }),
    .douta({\s6/rb0/n0013 [8], \s6/rb0/n0013 [7], \s6/rb0/n0013 [6], \s6/rb0/n0013 [5], \s6/rb0/n0013 [4], \s6/rb0/n0013 [3], \s6/rb0/n0013 [2], 
\s6/rb0/n0013 [1], \s6/rb0/n0013 [0]})
  );
  ramcore   \s6/rb1/central_ram_core/central_ram_core  (
    .clka(\s1/i8284/clk_BUFG_65 ),
    .wea({\s6/rb0/central_ram_core/we }),
    .addra({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75}),
    .dina({\s6/md [7], \s6/md [6], \s6/md [5], \s6/md [4], \s6/md [3], \s6/md [2], \s6/md [1], \s6/md [0], \s6/mdp }),
    .douta({\s6/rb1/n0013 [8], \s6/rb1/n0013 [7], \s6/rb1/n0013 [6], \s6/rb1/n0013 [5], \s6/rb1/n0013 [4], \s6/rb1/n0013 [3], \s6/rb1/n0013 [2], 
\s6/rb1/n0013 [1], \s6/rb1/n0013 [0]})
  );
  ramcore   \s6/rb2/central_ram_core/central_ram_core  (
    .clka(\s1/i8284/clk_BUFG_65 ),
    .wea({\s6/rb0/central_ram_core/we }),
    .addra({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75}),
    .dina({\s6/md [7], \s6/md [6], \s6/md [5], \s6/md [4], \s6/md [3], \s6/md [2], \s6/md [1], \s6/md [0], \s6/mdp }),
    .douta({\s6/rb2/n0013 [8], \s6/rb2/n0013 [7], \s6/rb2/n0013 [6], \s6/rb2/n0013 [5], \s6/rb2/n0013 [4], \s6/rb2/n0013 [3], \s6/rb2/n0013 [2], 
\s6/rb2/n0013 [1], \s6/rb2/n0013 [0]})
  );
  ramcore   \s6/rb3/central_ram_core/central_ram_core  (
    .clka(\s1/i8284/clk_BUFG_65 ),
    .wea({\s6/rb0/central_ram_core/we }),
    .addra({PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, 
PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75, PIEZO_SPEAKER_OBUF_75}),
    .dina({\s6/md [7], \s6/md [6], \s6/md [5], \s6/md [4], \s6/md [3], \s6/md [2], \s6/md [1], \s6/md [0], \s6/mdp }),
    .douta({\s6/rb3/n0013 [8], \s6/rb3/n0013 [7], \s6/rb3/n0013 [6], \s6/rb3/n0013 [5], \s6/rb3/n0013 [4], \s6/rb3/n0013 [3], \s6/rb3/n0013 [2], 
\s6/rb3/n0013 [1], \s6/rb3/n0013 [0]})
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
