.chipsets:
clock a
clock u
output b
.links:
a:1 b:1