
IR_receive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060f4  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  080061b0  080061b0  000161b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064f0  080064f0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080064f0  080064f0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080064f0  080064f0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064f0  080064f0  000164f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080064f4  080064f4  000164f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080064f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  20000010  08006504  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  08006504  00020240  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec71  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b63  00000000  00000000  0002eca5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c78  00000000  00000000  00030808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000be0  00000000  00000000  00031480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015090  00000000  00000000  00032060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e702  00000000  00000000  000470f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089548  00000000  00000000  000557f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ded3a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003184  00000000  00000000  000ded8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000010 	.word	0x20000010
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08006194 	.word	0x08006194

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000014 	.word	0x20000014
 80000fc:	08006194 	.word	0x08006194

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	; 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	; 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <__aeabi_cdrcmple>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	0010      	movs	r0, r2
 80003f0:	4662      	mov	r2, ip
 80003f2:	468c      	mov	ip, r1
 80003f4:	0019      	movs	r1, r3
 80003f6:	4663      	mov	r3, ip
 80003f8:	e000      	b.n	80003fc <__aeabi_cdcmpeq>
 80003fa:	46c0      	nop			; (mov r8, r8)

080003fc <__aeabi_cdcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f000 ff0d 	bl	800121c <__ledf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cdcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_dcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f000 fe5d 	bl	80010cc <__eqdf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_dcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f000 feff 	bl	800121c <__ledf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_dcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_dcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 fef5 	bl	800121c <__ledf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_dcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_dcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 fe85 	bl	8001150 <__gedf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_dcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__aeabi_dcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 fe7b 	bl	8001150 <__gedf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_dcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dadd>:
 8000468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046a:	464f      	mov	r7, r9
 800046c:	4646      	mov	r6, r8
 800046e:	46d6      	mov	lr, sl
 8000470:	000d      	movs	r5, r1
 8000472:	0004      	movs	r4, r0
 8000474:	b5c0      	push	{r6, r7, lr}
 8000476:	001f      	movs	r7, r3
 8000478:	0011      	movs	r1, r2
 800047a:	0328      	lsls	r0, r5, #12
 800047c:	0f62      	lsrs	r2, r4, #29
 800047e:	0a40      	lsrs	r0, r0, #9
 8000480:	4310      	orrs	r0, r2
 8000482:	007a      	lsls	r2, r7, #1
 8000484:	0d52      	lsrs	r2, r2, #21
 8000486:	00e3      	lsls	r3, r4, #3
 8000488:	033c      	lsls	r4, r7, #12
 800048a:	4691      	mov	r9, r2
 800048c:	0a64      	lsrs	r4, r4, #9
 800048e:	0ffa      	lsrs	r2, r7, #31
 8000490:	0f4f      	lsrs	r7, r1, #29
 8000492:	006e      	lsls	r6, r5, #1
 8000494:	4327      	orrs	r7, r4
 8000496:	4692      	mov	sl, r2
 8000498:	46b8      	mov	r8, r7
 800049a:	0d76      	lsrs	r6, r6, #21
 800049c:	0fed      	lsrs	r5, r5, #31
 800049e:	00c9      	lsls	r1, r1, #3
 80004a0:	4295      	cmp	r5, r2
 80004a2:	d100      	bne.n	80004a6 <__aeabi_dadd+0x3e>
 80004a4:	e099      	b.n	80005da <__aeabi_dadd+0x172>
 80004a6:	464c      	mov	r4, r9
 80004a8:	1b34      	subs	r4, r6, r4
 80004aa:	46a4      	mov	ip, r4
 80004ac:	2c00      	cmp	r4, #0
 80004ae:	dc00      	bgt.n	80004b2 <__aeabi_dadd+0x4a>
 80004b0:	e07c      	b.n	80005ac <__aeabi_dadd+0x144>
 80004b2:	464a      	mov	r2, r9
 80004b4:	2a00      	cmp	r2, #0
 80004b6:	d100      	bne.n	80004ba <__aeabi_dadd+0x52>
 80004b8:	e0b8      	b.n	800062c <__aeabi_dadd+0x1c4>
 80004ba:	4ac5      	ldr	r2, [pc, #788]	; (80007d0 <__aeabi_dadd+0x368>)
 80004bc:	4296      	cmp	r6, r2
 80004be:	d100      	bne.n	80004c2 <__aeabi_dadd+0x5a>
 80004c0:	e11c      	b.n	80006fc <__aeabi_dadd+0x294>
 80004c2:	2280      	movs	r2, #128	; 0x80
 80004c4:	003c      	movs	r4, r7
 80004c6:	0412      	lsls	r2, r2, #16
 80004c8:	4314      	orrs	r4, r2
 80004ca:	46a0      	mov	r8, r4
 80004cc:	4662      	mov	r2, ip
 80004ce:	2a38      	cmp	r2, #56	; 0x38
 80004d0:	dd00      	ble.n	80004d4 <__aeabi_dadd+0x6c>
 80004d2:	e161      	b.n	8000798 <__aeabi_dadd+0x330>
 80004d4:	2a1f      	cmp	r2, #31
 80004d6:	dd00      	ble.n	80004da <__aeabi_dadd+0x72>
 80004d8:	e1cc      	b.n	8000874 <__aeabi_dadd+0x40c>
 80004da:	4664      	mov	r4, ip
 80004dc:	2220      	movs	r2, #32
 80004de:	1b12      	subs	r2, r2, r4
 80004e0:	4644      	mov	r4, r8
 80004e2:	4094      	lsls	r4, r2
 80004e4:	000f      	movs	r7, r1
 80004e6:	46a1      	mov	r9, r4
 80004e8:	4664      	mov	r4, ip
 80004ea:	4091      	lsls	r1, r2
 80004ec:	40e7      	lsrs	r7, r4
 80004ee:	464c      	mov	r4, r9
 80004f0:	1e4a      	subs	r2, r1, #1
 80004f2:	4191      	sbcs	r1, r2
 80004f4:	433c      	orrs	r4, r7
 80004f6:	4642      	mov	r2, r8
 80004f8:	4321      	orrs	r1, r4
 80004fa:	4664      	mov	r4, ip
 80004fc:	40e2      	lsrs	r2, r4
 80004fe:	1a80      	subs	r0, r0, r2
 8000500:	1a5c      	subs	r4, r3, r1
 8000502:	42a3      	cmp	r3, r4
 8000504:	419b      	sbcs	r3, r3
 8000506:	425f      	negs	r7, r3
 8000508:	1bc7      	subs	r7, r0, r7
 800050a:	023b      	lsls	r3, r7, #8
 800050c:	d400      	bmi.n	8000510 <__aeabi_dadd+0xa8>
 800050e:	e0d0      	b.n	80006b2 <__aeabi_dadd+0x24a>
 8000510:	027f      	lsls	r7, r7, #9
 8000512:	0a7f      	lsrs	r7, r7, #9
 8000514:	2f00      	cmp	r7, #0
 8000516:	d100      	bne.n	800051a <__aeabi_dadd+0xb2>
 8000518:	e0ff      	b.n	800071a <__aeabi_dadd+0x2b2>
 800051a:	0038      	movs	r0, r7
 800051c:	f001 fd46 	bl	8001fac <__clzsi2>
 8000520:	0001      	movs	r1, r0
 8000522:	3908      	subs	r1, #8
 8000524:	2320      	movs	r3, #32
 8000526:	0022      	movs	r2, r4
 8000528:	1a5b      	subs	r3, r3, r1
 800052a:	408f      	lsls	r7, r1
 800052c:	40da      	lsrs	r2, r3
 800052e:	408c      	lsls	r4, r1
 8000530:	4317      	orrs	r7, r2
 8000532:	42b1      	cmp	r1, r6
 8000534:	da00      	bge.n	8000538 <__aeabi_dadd+0xd0>
 8000536:	e0ff      	b.n	8000738 <__aeabi_dadd+0x2d0>
 8000538:	1b89      	subs	r1, r1, r6
 800053a:	1c4b      	adds	r3, r1, #1
 800053c:	2b1f      	cmp	r3, #31
 800053e:	dd00      	ble.n	8000542 <__aeabi_dadd+0xda>
 8000540:	e0a8      	b.n	8000694 <__aeabi_dadd+0x22c>
 8000542:	2220      	movs	r2, #32
 8000544:	0039      	movs	r1, r7
 8000546:	1ad2      	subs	r2, r2, r3
 8000548:	0020      	movs	r0, r4
 800054a:	4094      	lsls	r4, r2
 800054c:	4091      	lsls	r1, r2
 800054e:	40d8      	lsrs	r0, r3
 8000550:	1e62      	subs	r2, r4, #1
 8000552:	4194      	sbcs	r4, r2
 8000554:	40df      	lsrs	r7, r3
 8000556:	2600      	movs	r6, #0
 8000558:	4301      	orrs	r1, r0
 800055a:	430c      	orrs	r4, r1
 800055c:	0763      	lsls	r3, r4, #29
 800055e:	d009      	beq.n	8000574 <__aeabi_dadd+0x10c>
 8000560:	230f      	movs	r3, #15
 8000562:	4023      	ands	r3, r4
 8000564:	2b04      	cmp	r3, #4
 8000566:	d005      	beq.n	8000574 <__aeabi_dadd+0x10c>
 8000568:	1d23      	adds	r3, r4, #4
 800056a:	42a3      	cmp	r3, r4
 800056c:	41a4      	sbcs	r4, r4
 800056e:	4264      	negs	r4, r4
 8000570:	193f      	adds	r7, r7, r4
 8000572:	001c      	movs	r4, r3
 8000574:	023b      	lsls	r3, r7, #8
 8000576:	d400      	bmi.n	800057a <__aeabi_dadd+0x112>
 8000578:	e09e      	b.n	80006b8 <__aeabi_dadd+0x250>
 800057a:	4b95      	ldr	r3, [pc, #596]	; (80007d0 <__aeabi_dadd+0x368>)
 800057c:	3601      	adds	r6, #1
 800057e:	429e      	cmp	r6, r3
 8000580:	d100      	bne.n	8000584 <__aeabi_dadd+0x11c>
 8000582:	e0b7      	b.n	80006f4 <__aeabi_dadd+0x28c>
 8000584:	4a93      	ldr	r2, [pc, #588]	; (80007d4 <__aeabi_dadd+0x36c>)
 8000586:	08e4      	lsrs	r4, r4, #3
 8000588:	4017      	ands	r7, r2
 800058a:	077b      	lsls	r3, r7, #29
 800058c:	0571      	lsls	r1, r6, #21
 800058e:	027f      	lsls	r7, r7, #9
 8000590:	4323      	orrs	r3, r4
 8000592:	0b3f      	lsrs	r7, r7, #12
 8000594:	0d4a      	lsrs	r2, r1, #21
 8000596:	0512      	lsls	r2, r2, #20
 8000598:	433a      	orrs	r2, r7
 800059a:	07ed      	lsls	r5, r5, #31
 800059c:	432a      	orrs	r2, r5
 800059e:	0018      	movs	r0, r3
 80005a0:	0011      	movs	r1, r2
 80005a2:	bce0      	pop	{r5, r6, r7}
 80005a4:	46ba      	mov	sl, r7
 80005a6:	46b1      	mov	r9, r6
 80005a8:	46a8      	mov	r8, r5
 80005aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ac:	2c00      	cmp	r4, #0
 80005ae:	d04b      	beq.n	8000648 <__aeabi_dadd+0x1e0>
 80005b0:	464c      	mov	r4, r9
 80005b2:	1ba4      	subs	r4, r4, r6
 80005b4:	46a4      	mov	ip, r4
 80005b6:	2e00      	cmp	r6, #0
 80005b8:	d000      	beq.n	80005bc <__aeabi_dadd+0x154>
 80005ba:	e123      	b.n	8000804 <__aeabi_dadd+0x39c>
 80005bc:	0004      	movs	r4, r0
 80005be:	431c      	orrs	r4, r3
 80005c0:	d100      	bne.n	80005c4 <__aeabi_dadd+0x15c>
 80005c2:	e1af      	b.n	8000924 <__aeabi_dadd+0x4bc>
 80005c4:	4662      	mov	r2, ip
 80005c6:	1e54      	subs	r4, r2, #1
 80005c8:	2a01      	cmp	r2, #1
 80005ca:	d100      	bne.n	80005ce <__aeabi_dadd+0x166>
 80005cc:	e215      	b.n	80009fa <__aeabi_dadd+0x592>
 80005ce:	4d80      	ldr	r5, [pc, #512]	; (80007d0 <__aeabi_dadd+0x368>)
 80005d0:	45ac      	cmp	ip, r5
 80005d2:	d100      	bne.n	80005d6 <__aeabi_dadd+0x16e>
 80005d4:	e1c8      	b.n	8000968 <__aeabi_dadd+0x500>
 80005d6:	46a4      	mov	ip, r4
 80005d8:	e11b      	b.n	8000812 <__aeabi_dadd+0x3aa>
 80005da:	464a      	mov	r2, r9
 80005dc:	1ab2      	subs	r2, r6, r2
 80005de:	4694      	mov	ip, r2
 80005e0:	2a00      	cmp	r2, #0
 80005e2:	dc00      	bgt.n	80005e6 <__aeabi_dadd+0x17e>
 80005e4:	e0ac      	b.n	8000740 <__aeabi_dadd+0x2d8>
 80005e6:	464a      	mov	r2, r9
 80005e8:	2a00      	cmp	r2, #0
 80005ea:	d043      	beq.n	8000674 <__aeabi_dadd+0x20c>
 80005ec:	4a78      	ldr	r2, [pc, #480]	; (80007d0 <__aeabi_dadd+0x368>)
 80005ee:	4296      	cmp	r6, r2
 80005f0:	d100      	bne.n	80005f4 <__aeabi_dadd+0x18c>
 80005f2:	e1af      	b.n	8000954 <__aeabi_dadd+0x4ec>
 80005f4:	2280      	movs	r2, #128	; 0x80
 80005f6:	003c      	movs	r4, r7
 80005f8:	0412      	lsls	r2, r2, #16
 80005fa:	4314      	orrs	r4, r2
 80005fc:	46a0      	mov	r8, r4
 80005fe:	4662      	mov	r2, ip
 8000600:	2a38      	cmp	r2, #56	; 0x38
 8000602:	dc67      	bgt.n	80006d4 <__aeabi_dadd+0x26c>
 8000604:	2a1f      	cmp	r2, #31
 8000606:	dc00      	bgt.n	800060a <__aeabi_dadd+0x1a2>
 8000608:	e15f      	b.n	80008ca <__aeabi_dadd+0x462>
 800060a:	4647      	mov	r7, r8
 800060c:	3a20      	subs	r2, #32
 800060e:	40d7      	lsrs	r7, r2
 8000610:	4662      	mov	r2, ip
 8000612:	2a20      	cmp	r2, #32
 8000614:	d005      	beq.n	8000622 <__aeabi_dadd+0x1ba>
 8000616:	4664      	mov	r4, ip
 8000618:	2240      	movs	r2, #64	; 0x40
 800061a:	1b12      	subs	r2, r2, r4
 800061c:	4644      	mov	r4, r8
 800061e:	4094      	lsls	r4, r2
 8000620:	4321      	orrs	r1, r4
 8000622:	1e4a      	subs	r2, r1, #1
 8000624:	4191      	sbcs	r1, r2
 8000626:	000c      	movs	r4, r1
 8000628:	433c      	orrs	r4, r7
 800062a:	e057      	b.n	80006dc <__aeabi_dadd+0x274>
 800062c:	003a      	movs	r2, r7
 800062e:	430a      	orrs	r2, r1
 8000630:	d100      	bne.n	8000634 <__aeabi_dadd+0x1cc>
 8000632:	e105      	b.n	8000840 <__aeabi_dadd+0x3d8>
 8000634:	0022      	movs	r2, r4
 8000636:	3a01      	subs	r2, #1
 8000638:	2c01      	cmp	r4, #1
 800063a:	d100      	bne.n	800063e <__aeabi_dadd+0x1d6>
 800063c:	e182      	b.n	8000944 <__aeabi_dadd+0x4dc>
 800063e:	4c64      	ldr	r4, [pc, #400]	; (80007d0 <__aeabi_dadd+0x368>)
 8000640:	45a4      	cmp	ip, r4
 8000642:	d05b      	beq.n	80006fc <__aeabi_dadd+0x294>
 8000644:	4694      	mov	ip, r2
 8000646:	e741      	b.n	80004cc <__aeabi_dadd+0x64>
 8000648:	4c63      	ldr	r4, [pc, #396]	; (80007d8 <__aeabi_dadd+0x370>)
 800064a:	1c77      	adds	r7, r6, #1
 800064c:	4227      	tst	r7, r4
 800064e:	d000      	beq.n	8000652 <__aeabi_dadd+0x1ea>
 8000650:	e0c4      	b.n	80007dc <__aeabi_dadd+0x374>
 8000652:	0004      	movs	r4, r0
 8000654:	431c      	orrs	r4, r3
 8000656:	2e00      	cmp	r6, #0
 8000658:	d000      	beq.n	800065c <__aeabi_dadd+0x1f4>
 800065a:	e169      	b.n	8000930 <__aeabi_dadd+0x4c8>
 800065c:	2c00      	cmp	r4, #0
 800065e:	d100      	bne.n	8000662 <__aeabi_dadd+0x1fa>
 8000660:	e1bf      	b.n	80009e2 <__aeabi_dadd+0x57a>
 8000662:	4644      	mov	r4, r8
 8000664:	430c      	orrs	r4, r1
 8000666:	d000      	beq.n	800066a <__aeabi_dadd+0x202>
 8000668:	e1d0      	b.n	8000a0c <__aeabi_dadd+0x5a4>
 800066a:	0742      	lsls	r2, r0, #29
 800066c:	08db      	lsrs	r3, r3, #3
 800066e:	4313      	orrs	r3, r2
 8000670:	08c0      	lsrs	r0, r0, #3
 8000672:	e029      	b.n	80006c8 <__aeabi_dadd+0x260>
 8000674:	003a      	movs	r2, r7
 8000676:	430a      	orrs	r2, r1
 8000678:	d100      	bne.n	800067c <__aeabi_dadd+0x214>
 800067a:	e170      	b.n	800095e <__aeabi_dadd+0x4f6>
 800067c:	4662      	mov	r2, ip
 800067e:	4664      	mov	r4, ip
 8000680:	3a01      	subs	r2, #1
 8000682:	2c01      	cmp	r4, #1
 8000684:	d100      	bne.n	8000688 <__aeabi_dadd+0x220>
 8000686:	e0e0      	b.n	800084a <__aeabi_dadd+0x3e2>
 8000688:	4c51      	ldr	r4, [pc, #324]	; (80007d0 <__aeabi_dadd+0x368>)
 800068a:	45a4      	cmp	ip, r4
 800068c:	d100      	bne.n	8000690 <__aeabi_dadd+0x228>
 800068e:	e161      	b.n	8000954 <__aeabi_dadd+0x4ec>
 8000690:	4694      	mov	ip, r2
 8000692:	e7b4      	b.n	80005fe <__aeabi_dadd+0x196>
 8000694:	003a      	movs	r2, r7
 8000696:	391f      	subs	r1, #31
 8000698:	40ca      	lsrs	r2, r1
 800069a:	0011      	movs	r1, r2
 800069c:	2b20      	cmp	r3, #32
 800069e:	d003      	beq.n	80006a8 <__aeabi_dadd+0x240>
 80006a0:	2240      	movs	r2, #64	; 0x40
 80006a2:	1ad3      	subs	r3, r2, r3
 80006a4:	409f      	lsls	r7, r3
 80006a6:	433c      	orrs	r4, r7
 80006a8:	1e63      	subs	r3, r4, #1
 80006aa:	419c      	sbcs	r4, r3
 80006ac:	2700      	movs	r7, #0
 80006ae:	2600      	movs	r6, #0
 80006b0:	430c      	orrs	r4, r1
 80006b2:	0763      	lsls	r3, r4, #29
 80006b4:	d000      	beq.n	80006b8 <__aeabi_dadd+0x250>
 80006b6:	e753      	b.n	8000560 <__aeabi_dadd+0xf8>
 80006b8:	46b4      	mov	ip, r6
 80006ba:	08e4      	lsrs	r4, r4, #3
 80006bc:	077b      	lsls	r3, r7, #29
 80006be:	4323      	orrs	r3, r4
 80006c0:	08f8      	lsrs	r0, r7, #3
 80006c2:	4a43      	ldr	r2, [pc, #268]	; (80007d0 <__aeabi_dadd+0x368>)
 80006c4:	4594      	cmp	ip, r2
 80006c6:	d01d      	beq.n	8000704 <__aeabi_dadd+0x29c>
 80006c8:	4662      	mov	r2, ip
 80006ca:	0307      	lsls	r7, r0, #12
 80006cc:	0552      	lsls	r2, r2, #21
 80006ce:	0b3f      	lsrs	r7, r7, #12
 80006d0:	0d52      	lsrs	r2, r2, #21
 80006d2:	e760      	b.n	8000596 <__aeabi_dadd+0x12e>
 80006d4:	4644      	mov	r4, r8
 80006d6:	430c      	orrs	r4, r1
 80006d8:	1e62      	subs	r2, r4, #1
 80006da:	4194      	sbcs	r4, r2
 80006dc:	18e4      	adds	r4, r4, r3
 80006de:	429c      	cmp	r4, r3
 80006e0:	419b      	sbcs	r3, r3
 80006e2:	425f      	negs	r7, r3
 80006e4:	183f      	adds	r7, r7, r0
 80006e6:	023b      	lsls	r3, r7, #8
 80006e8:	d5e3      	bpl.n	80006b2 <__aeabi_dadd+0x24a>
 80006ea:	4b39      	ldr	r3, [pc, #228]	; (80007d0 <__aeabi_dadd+0x368>)
 80006ec:	3601      	adds	r6, #1
 80006ee:	429e      	cmp	r6, r3
 80006f0:	d000      	beq.n	80006f4 <__aeabi_dadd+0x28c>
 80006f2:	e0b5      	b.n	8000860 <__aeabi_dadd+0x3f8>
 80006f4:	0032      	movs	r2, r6
 80006f6:	2700      	movs	r7, #0
 80006f8:	2300      	movs	r3, #0
 80006fa:	e74c      	b.n	8000596 <__aeabi_dadd+0x12e>
 80006fc:	0742      	lsls	r2, r0, #29
 80006fe:	08db      	lsrs	r3, r3, #3
 8000700:	4313      	orrs	r3, r2
 8000702:	08c0      	lsrs	r0, r0, #3
 8000704:	001a      	movs	r2, r3
 8000706:	4302      	orrs	r2, r0
 8000708:	d100      	bne.n	800070c <__aeabi_dadd+0x2a4>
 800070a:	e1e1      	b.n	8000ad0 <__aeabi_dadd+0x668>
 800070c:	2780      	movs	r7, #128	; 0x80
 800070e:	033f      	lsls	r7, r7, #12
 8000710:	4307      	orrs	r7, r0
 8000712:	033f      	lsls	r7, r7, #12
 8000714:	4a2e      	ldr	r2, [pc, #184]	; (80007d0 <__aeabi_dadd+0x368>)
 8000716:	0b3f      	lsrs	r7, r7, #12
 8000718:	e73d      	b.n	8000596 <__aeabi_dadd+0x12e>
 800071a:	0020      	movs	r0, r4
 800071c:	f001 fc46 	bl	8001fac <__clzsi2>
 8000720:	0001      	movs	r1, r0
 8000722:	3118      	adds	r1, #24
 8000724:	291f      	cmp	r1, #31
 8000726:	dc00      	bgt.n	800072a <__aeabi_dadd+0x2c2>
 8000728:	e6fc      	b.n	8000524 <__aeabi_dadd+0xbc>
 800072a:	3808      	subs	r0, #8
 800072c:	4084      	lsls	r4, r0
 800072e:	0027      	movs	r7, r4
 8000730:	2400      	movs	r4, #0
 8000732:	42b1      	cmp	r1, r6
 8000734:	db00      	blt.n	8000738 <__aeabi_dadd+0x2d0>
 8000736:	e6ff      	b.n	8000538 <__aeabi_dadd+0xd0>
 8000738:	4a26      	ldr	r2, [pc, #152]	; (80007d4 <__aeabi_dadd+0x36c>)
 800073a:	1a76      	subs	r6, r6, r1
 800073c:	4017      	ands	r7, r2
 800073e:	e70d      	b.n	800055c <__aeabi_dadd+0xf4>
 8000740:	2a00      	cmp	r2, #0
 8000742:	d02f      	beq.n	80007a4 <__aeabi_dadd+0x33c>
 8000744:	464a      	mov	r2, r9
 8000746:	1b92      	subs	r2, r2, r6
 8000748:	4694      	mov	ip, r2
 800074a:	2e00      	cmp	r6, #0
 800074c:	d100      	bne.n	8000750 <__aeabi_dadd+0x2e8>
 800074e:	e0ad      	b.n	80008ac <__aeabi_dadd+0x444>
 8000750:	4a1f      	ldr	r2, [pc, #124]	; (80007d0 <__aeabi_dadd+0x368>)
 8000752:	4591      	cmp	r9, r2
 8000754:	d100      	bne.n	8000758 <__aeabi_dadd+0x2f0>
 8000756:	e10f      	b.n	8000978 <__aeabi_dadd+0x510>
 8000758:	2280      	movs	r2, #128	; 0x80
 800075a:	0412      	lsls	r2, r2, #16
 800075c:	4310      	orrs	r0, r2
 800075e:	4662      	mov	r2, ip
 8000760:	2a38      	cmp	r2, #56	; 0x38
 8000762:	dd00      	ble.n	8000766 <__aeabi_dadd+0x2fe>
 8000764:	e10f      	b.n	8000986 <__aeabi_dadd+0x51e>
 8000766:	2a1f      	cmp	r2, #31
 8000768:	dd00      	ble.n	800076c <__aeabi_dadd+0x304>
 800076a:	e180      	b.n	8000a6e <__aeabi_dadd+0x606>
 800076c:	4664      	mov	r4, ip
 800076e:	2220      	movs	r2, #32
 8000770:	001e      	movs	r6, r3
 8000772:	1b12      	subs	r2, r2, r4
 8000774:	4667      	mov	r7, ip
 8000776:	0004      	movs	r4, r0
 8000778:	4093      	lsls	r3, r2
 800077a:	4094      	lsls	r4, r2
 800077c:	40fe      	lsrs	r6, r7
 800077e:	1e5a      	subs	r2, r3, #1
 8000780:	4193      	sbcs	r3, r2
 8000782:	40f8      	lsrs	r0, r7
 8000784:	4334      	orrs	r4, r6
 8000786:	431c      	orrs	r4, r3
 8000788:	4480      	add	r8, r0
 800078a:	1864      	adds	r4, r4, r1
 800078c:	428c      	cmp	r4, r1
 800078e:	41bf      	sbcs	r7, r7
 8000790:	427f      	negs	r7, r7
 8000792:	464e      	mov	r6, r9
 8000794:	4447      	add	r7, r8
 8000796:	e7a6      	b.n	80006e6 <__aeabi_dadd+0x27e>
 8000798:	4642      	mov	r2, r8
 800079a:	430a      	orrs	r2, r1
 800079c:	0011      	movs	r1, r2
 800079e:	1e4a      	subs	r2, r1, #1
 80007a0:	4191      	sbcs	r1, r2
 80007a2:	e6ad      	b.n	8000500 <__aeabi_dadd+0x98>
 80007a4:	4c0c      	ldr	r4, [pc, #48]	; (80007d8 <__aeabi_dadd+0x370>)
 80007a6:	1c72      	adds	r2, r6, #1
 80007a8:	4222      	tst	r2, r4
 80007aa:	d000      	beq.n	80007ae <__aeabi_dadd+0x346>
 80007ac:	e0a1      	b.n	80008f2 <__aeabi_dadd+0x48a>
 80007ae:	0002      	movs	r2, r0
 80007b0:	431a      	orrs	r2, r3
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	d000      	beq.n	80007b8 <__aeabi_dadd+0x350>
 80007b6:	e0fa      	b.n	80009ae <__aeabi_dadd+0x546>
 80007b8:	2a00      	cmp	r2, #0
 80007ba:	d100      	bne.n	80007be <__aeabi_dadd+0x356>
 80007bc:	e145      	b.n	8000a4a <__aeabi_dadd+0x5e2>
 80007be:	003a      	movs	r2, r7
 80007c0:	430a      	orrs	r2, r1
 80007c2:	d000      	beq.n	80007c6 <__aeabi_dadd+0x35e>
 80007c4:	e146      	b.n	8000a54 <__aeabi_dadd+0x5ec>
 80007c6:	0742      	lsls	r2, r0, #29
 80007c8:	08db      	lsrs	r3, r3, #3
 80007ca:	4313      	orrs	r3, r2
 80007cc:	08c0      	lsrs	r0, r0, #3
 80007ce:	e77b      	b.n	80006c8 <__aeabi_dadd+0x260>
 80007d0:	000007ff 	.word	0x000007ff
 80007d4:	ff7fffff 	.word	0xff7fffff
 80007d8:	000007fe 	.word	0x000007fe
 80007dc:	4647      	mov	r7, r8
 80007de:	1a5c      	subs	r4, r3, r1
 80007e0:	1bc2      	subs	r2, r0, r7
 80007e2:	42a3      	cmp	r3, r4
 80007e4:	41bf      	sbcs	r7, r7
 80007e6:	427f      	negs	r7, r7
 80007e8:	46b9      	mov	r9, r7
 80007ea:	0017      	movs	r7, r2
 80007ec:	464a      	mov	r2, r9
 80007ee:	1abf      	subs	r7, r7, r2
 80007f0:	023a      	lsls	r2, r7, #8
 80007f2:	d500      	bpl.n	80007f6 <__aeabi_dadd+0x38e>
 80007f4:	e08d      	b.n	8000912 <__aeabi_dadd+0x4aa>
 80007f6:	0023      	movs	r3, r4
 80007f8:	433b      	orrs	r3, r7
 80007fa:	d000      	beq.n	80007fe <__aeabi_dadd+0x396>
 80007fc:	e68a      	b.n	8000514 <__aeabi_dadd+0xac>
 80007fe:	2000      	movs	r0, #0
 8000800:	2500      	movs	r5, #0
 8000802:	e761      	b.n	80006c8 <__aeabi_dadd+0x260>
 8000804:	4cb4      	ldr	r4, [pc, #720]	; (8000ad8 <__aeabi_dadd+0x670>)
 8000806:	45a1      	cmp	r9, r4
 8000808:	d100      	bne.n	800080c <__aeabi_dadd+0x3a4>
 800080a:	e0ad      	b.n	8000968 <__aeabi_dadd+0x500>
 800080c:	2480      	movs	r4, #128	; 0x80
 800080e:	0424      	lsls	r4, r4, #16
 8000810:	4320      	orrs	r0, r4
 8000812:	4664      	mov	r4, ip
 8000814:	2c38      	cmp	r4, #56	; 0x38
 8000816:	dc3d      	bgt.n	8000894 <__aeabi_dadd+0x42c>
 8000818:	4662      	mov	r2, ip
 800081a:	2c1f      	cmp	r4, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x3b8>
 800081e:	e0b7      	b.n	8000990 <__aeabi_dadd+0x528>
 8000820:	2520      	movs	r5, #32
 8000822:	001e      	movs	r6, r3
 8000824:	1b2d      	subs	r5, r5, r4
 8000826:	0004      	movs	r4, r0
 8000828:	40ab      	lsls	r3, r5
 800082a:	40ac      	lsls	r4, r5
 800082c:	40d6      	lsrs	r6, r2
 800082e:	40d0      	lsrs	r0, r2
 8000830:	4642      	mov	r2, r8
 8000832:	1e5d      	subs	r5, r3, #1
 8000834:	41ab      	sbcs	r3, r5
 8000836:	4334      	orrs	r4, r6
 8000838:	1a12      	subs	r2, r2, r0
 800083a:	4690      	mov	r8, r2
 800083c:	4323      	orrs	r3, r4
 800083e:	e02c      	b.n	800089a <__aeabi_dadd+0x432>
 8000840:	0742      	lsls	r2, r0, #29
 8000842:	08db      	lsrs	r3, r3, #3
 8000844:	4313      	orrs	r3, r2
 8000846:	08c0      	lsrs	r0, r0, #3
 8000848:	e73b      	b.n	80006c2 <__aeabi_dadd+0x25a>
 800084a:	185c      	adds	r4, r3, r1
 800084c:	429c      	cmp	r4, r3
 800084e:	419b      	sbcs	r3, r3
 8000850:	4440      	add	r0, r8
 8000852:	425b      	negs	r3, r3
 8000854:	18c7      	adds	r7, r0, r3
 8000856:	2601      	movs	r6, #1
 8000858:	023b      	lsls	r3, r7, #8
 800085a:	d400      	bmi.n	800085e <__aeabi_dadd+0x3f6>
 800085c:	e729      	b.n	80006b2 <__aeabi_dadd+0x24a>
 800085e:	2602      	movs	r6, #2
 8000860:	4a9e      	ldr	r2, [pc, #632]	; (8000adc <__aeabi_dadd+0x674>)
 8000862:	0863      	lsrs	r3, r4, #1
 8000864:	4017      	ands	r7, r2
 8000866:	2201      	movs	r2, #1
 8000868:	4014      	ands	r4, r2
 800086a:	431c      	orrs	r4, r3
 800086c:	07fb      	lsls	r3, r7, #31
 800086e:	431c      	orrs	r4, r3
 8000870:	087f      	lsrs	r7, r7, #1
 8000872:	e673      	b.n	800055c <__aeabi_dadd+0xf4>
 8000874:	4644      	mov	r4, r8
 8000876:	3a20      	subs	r2, #32
 8000878:	40d4      	lsrs	r4, r2
 800087a:	4662      	mov	r2, ip
 800087c:	2a20      	cmp	r2, #32
 800087e:	d005      	beq.n	800088c <__aeabi_dadd+0x424>
 8000880:	4667      	mov	r7, ip
 8000882:	2240      	movs	r2, #64	; 0x40
 8000884:	1bd2      	subs	r2, r2, r7
 8000886:	4647      	mov	r7, r8
 8000888:	4097      	lsls	r7, r2
 800088a:	4339      	orrs	r1, r7
 800088c:	1e4a      	subs	r2, r1, #1
 800088e:	4191      	sbcs	r1, r2
 8000890:	4321      	orrs	r1, r4
 8000892:	e635      	b.n	8000500 <__aeabi_dadd+0x98>
 8000894:	4303      	orrs	r3, r0
 8000896:	1e58      	subs	r0, r3, #1
 8000898:	4183      	sbcs	r3, r0
 800089a:	1acc      	subs	r4, r1, r3
 800089c:	42a1      	cmp	r1, r4
 800089e:	41bf      	sbcs	r7, r7
 80008a0:	4643      	mov	r3, r8
 80008a2:	427f      	negs	r7, r7
 80008a4:	4655      	mov	r5, sl
 80008a6:	464e      	mov	r6, r9
 80008a8:	1bdf      	subs	r7, r3, r7
 80008aa:	e62e      	b.n	800050a <__aeabi_dadd+0xa2>
 80008ac:	0002      	movs	r2, r0
 80008ae:	431a      	orrs	r2, r3
 80008b0:	d100      	bne.n	80008b4 <__aeabi_dadd+0x44c>
 80008b2:	e0bd      	b.n	8000a30 <__aeabi_dadd+0x5c8>
 80008b4:	4662      	mov	r2, ip
 80008b6:	4664      	mov	r4, ip
 80008b8:	3a01      	subs	r2, #1
 80008ba:	2c01      	cmp	r4, #1
 80008bc:	d100      	bne.n	80008c0 <__aeabi_dadd+0x458>
 80008be:	e0e5      	b.n	8000a8c <__aeabi_dadd+0x624>
 80008c0:	4c85      	ldr	r4, [pc, #532]	; (8000ad8 <__aeabi_dadd+0x670>)
 80008c2:	45a4      	cmp	ip, r4
 80008c4:	d058      	beq.n	8000978 <__aeabi_dadd+0x510>
 80008c6:	4694      	mov	ip, r2
 80008c8:	e749      	b.n	800075e <__aeabi_dadd+0x2f6>
 80008ca:	4664      	mov	r4, ip
 80008cc:	2220      	movs	r2, #32
 80008ce:	1b12      	subs	r2, r2, r4
 80008d0:	4644      	mov	r4, r8
 80008d2:	4094      	lsls	r4, r2
 80008d4:	000f      	movs	r7, r1
 80008d6:	46a1      	mov	r9, r4
 80008d8:	4664      	mov	r4, ip
 80008da:	4091      	lsls	r1, r2
 80008dc:	40e7      	lsrs	r7, r4
 80008de:	464c      	mov	r4, r9
 80008e0:	1e4a      	subs	r2, r1, #1
 80008e2:	4191      	sbcs	r1, r2
 80008e4:	433c      	orrs	r4, r7
 80008e6:	4642      	mov	r2, r8
 80008e8:	430c      	orrs	r4, r1
 80008ea:	4661      	mov	r1, ip
 80008ec:	40ca      	lsrs	r2, r1
 80008ee:	1880      	adds	r0, r0, r2
 80008f0:	e6f4      	b.n	80006dc <__aeabi_dadd+0x274>
 80008f2:	4c79      	ldr	r4, [pc, #484]	; (8000ad8 <__aeabi_dadd+0x670>)
 80008f4:	42a2      	cmp	r2, r4
 80008f6:	d100      	bne.n	80008fa <__aeabi_dadd+0x492>
 80008f8:	e6fd      	b.n	80006f6 <__aeabi_dadd+0x28e>
 80008fa:	1859      	adds	r1, r3, r1
 80008fc:	4299      	cmp	r1, r3
 80008fe:	419b      	sbcs	r3, r3
 8000900:	4440      	add	r0, r8
 8000902:	425f      	negs	r7, r3
 8000904:	19c7      	adds	r7, r0, r7
 8000906:	07fc      	lsls	r4, r7, #31
 8000908:	0849      	lsrs	r1, r1, #1
 800090a:	0016      	movs	r6, r2
 800090c:	430c      	orrs	r4, r1
 800090e:	087f      	lsrs	r7, r7, #1
 8000910:	e6cf      	b.n	80006b2 <__aeabi_dadd+0x24a>
 8000912:	1acc      	subs	r4, r1, r3
 8000914:	42a1      	cmp	r1, r4
 8000916:	41bf      	sbcs	r7, r7
 8000918:	4643      	mov	r3, r8
 800091a:	427f      	negs	r7, r7
 800091c:	1a18      	subs	r0, r3, r0
 800091e:	4655      	mov	r5, sl
 8000920:	1bc7      	subs	r7, r0, r7
 8000922:	e5f7      	b.n	8000514 <__aeabi_dadd+0xac>
 8000924:	08c9      	lsrs	r1, r1, #3
 8000926:	077b      	lsls	r3, r7, #29
 8000928:	4655      	mov	r5, sl
 800092a:	430b      	orrs	r3, r1
 800092c:	08f8      	lsrs	r0, r7, #3
 800092e:	e6c8      	b.n	80006c2 <__aeabi_dadd+0x25a>
 8000930:	2c00      	cmp	r4, #0
 8000932:	d000      	beq.n	8000936 <__aeabi_dadd+0x4ce>
 8000934:	e081      	b.n	8000a3a <__aeabi_dadd+0x5d2>
 8000936:	4643      	mov	r3, r8
 8000938:	430b      	orrs	r3, r1
 800093a:	d115      	bne.n	8000968 <__aeabi_dadd+0x500>
 800093c:	2080      	movs	r0, #128	; 0x80
 800093e:	2500      	movs	r5, #0
 8000940:	0300      	lsls	r0, r0, #12
 8000942:	e6e3      	b.n	800070c <__aeabi_dadd+0x2a4>
 8000944:	1a5c      	subs	r4, r3, r1
 8000946:	42a3      	cmp	r3, r4
 8000948:	419b      	sbcs	r3, r3
 800094a:	1bc7      	subs	r7, r0, r7
 800094c:	425b      	negs	r3, r3
 800094e:	2601      	movs	r6, #1
 8000950:	1aff      	subs	r7, r7, r3
 8000952:	e5da      	b.n	800050a <__aeabi_dadd+0xa2>
 8000954:	0742      	lsls	r2, r0, #29
 8000956:	08db      	lsrs	r3, r3, #3
 8000958:	4313      	orrs	r3, r2
 800095a:	08c0      	lsrs	r0, r0, #3
 800095c:	e6d2      	b.n	8000704 <__aeabi_dadd+0x29c>
 800095e:	0742      	lsls	r2, r0, #29
 8000960:	08db      	lsrs	r3, r3, #3
 8000962:	4313      	orrs	r3, r2
 8000964:	08c0      	lsrs	r0, r0, #3
 8000966:	e6ac      	b.n	80006c2 <__aeabi_dadd+0x25a>
 8000968:	4643      	mov	r3, r8
 800096a:	4642      	mov	r2, r8
 800096c:	08c9      	lsrs	r1, r1, #3
 800096e:	075b      	lsls	r3, r3, #29
 8000970:	4655      	mov	r5, sl
 8000972:	430b      	orrs	r3, r1
 8000974:	08d0      	lsrs	r0, r2, #3
 8000976:	e6c5      	b.n	8000704 <__aeabi_dadd+0x29c>
 8000978:	4643      	mov	r3, r8
 800097a:	4642      	mov	r2, r8
 800097c:	075b      	lsls	r3, r3, #29
 800097e:	08c9      	lsrs	r1, r1, #3
 8000980:	430b      	orrs	r3, r1
 8000982:	08d0      	lsrs	r0, r2, #3
 8000984:	e6be      	b.n	8000704 <__aeabi_dadd+0x29c>
 8000986:	4303      	orrs	r3, r0
 8000988:	001c      	movs	r4, r3
 800098a:	1e63      	subs	r3, r4, #1
 800098c:	419c      	sbcs	r4, r3
 800098e:	e6fc      	b.n	800078a <__aeabi_dadd+0x322>
 8000990:	0002      	movs	r2, r0
 8000992:	3c20      	subs	r4, #32
 8000994:	40e2      	lsrs	r2, r4
 8000996:	0014      	movs	r4, r2
 8000998:	4662      	mov	r2, ip
 800099a:	2a20      	cmp	r2, #32
 800099c:	d003      	beq.n	80009a6 <__aeabi_dadd+0x53e>
 800099e:	2540      	movs	r5, #64	; 0x40
 80009a0:	1aad      	subs	r5, r5, r2
 80009a2:	40a8      	lsls	r0, r5
 80009a4:	4303      	orrs	r3, r0
 80009a6:	1e58      	subs	r0, r3, #1
 80009a8:	4183      	sbcs	r3, r0
 80009aa:	4323      	orrs	r3, r4
 80009ac:	e775      	b.n	800089a <__aeabi_dadd+0x432>
 80009ae:	2a00      	cmp	r2, #0
 80009b0:	d0e2      	beq.n	8000978 <__aeabi_dadd+0x510>
 80009b2:	003a      	movs	r2, r7
 80009b4:	430a      	orrs	r2, r1
 80009b6:	d0cd      	beq.n	8000954 <__aeabi_dadd+0x4ec>
 80009b8:	0742      	lsls	r2, r0, #29
 80009ba:	08db      	lsrs	r3, r3, #3
 80009bc:	4313      	orrs	r3, r2
 80009be:	2280      	movs	r2, #128	; 0x80
 80009c0:	08c0      	lsrs	r0, r0, #3
 80009c2:	0312      	lsls	r2, r2, #12
 80009c4:	4210      	tst	r0, r2
 80009c6:	d006      	beq.n	80009d6 <__aeabi_dadd+0x56e>
 80009c8:	08fc      	lsrs	r4, r7, #3
 80009ca:	4214      	tst	r4, r2
 80009cc:	d103      	bne.n	80009d6 <__aeabi_dadd+0x56e>
 80009ce:	0020      	movs	r0, r4
 80009d0:	08cb      	lsrs	r3, r1, #3
 80009d2:	077a      	lsls	r2, r7, #29
 80009d4:	4313      	orrs	r3, r2
 80009d6:	0f5a      	lsrs	r2, r3, #29
 80009d8:	00db      	lsls	r3, r3, #3
 80009da:	0752      	lsls	r2, r2, #29
 80009dc:	08db      	lsrs	r3, r3, #3
 80009de:	4313      	orrs	r3, r2
 80009e0:	e690      	b.n	8000704 <__aeabi_dadd+0x29c>
 80009e2:	4643      	mov	r3, r8
 80009e4:	430b      	orrs	r3, r1
 80009e6:	d100      	bne.n	80009ea <__aeabi_dadd+0x582>
 80009e8:	e709      	b.n	80007fe <__aeabi_dadd+0x396>
 80009ea:	4643      	mov	r3, r8
 80009ec:	4642      	mov	r2, r8
 80009ee:	08c9      	lsrs	r1, r1, #3
 80009f0:	075b      	lsls	r3, r3, #29
 80009f2:	4655      	mov	r5, sl
 80009f4:	430b      	orrs	r3, r1
 80009f6:	08d0      	lsrs	r0, r2, #3
 80009f8:	e666      	b.n	80006c8 <__aeabi_dadd+0x260>
 80009fa:	1acc      	subs	r4, r1, r3
 80009fc:	42a1      	cmp	r1, r4
 80009fe:	4189      	sbcs	r1, r1
 8000a00:	1a3f      	subs	r7, r7, r0
 8000a02:	4249      	negs	r1, r1
 8000a04:	4655      	mov	r5, sl
 8000a06:	2601      	movs	r6, #1
 8000a08:	1a7f      	subs	r7, r7, r1
 8000a0a:	e57e      	b.n	800050a <__aeabi_dadd+0xa2>
 8000a0c:	4642      	mov	r2, r8
 8000a0e:	1a5c      	subs	r4, r3, r1
 8000a10:	1a87      	subs	r7, r0, r2
 8000a12:	42a3      	cmp	r3, r4
 8000a14:	4192      	sbcs	r2, r2
 8000a16:	4252      	negs	r2, r2
 8000a18:	1abf      	subs	r7, r7, r2
 8000a1a:	023a      	lsls	r2, r7, #8
 8000a1c:	d53d      	bpl.n	8000a9a <__aeabi_dadd+0x632>
 8000a1e:	1acc      	subs	r4, r1, r3
 8000a20:	42a1      	cmp	r1, r4
 8000a22:	4189      	sbcs	r1, r1
 8000a24:	4643      	mov	r3, r8
 8000a26:	4249      	negs	r1, r1
 8000a28:	1a1f      	subs	r7, r3, r0
 8000a2a:	4655      	mov	r5, sl
 8000a2c:	1a7f      	subs	r7, r7, r1
 8000a2e:	e595      	b.n	800055c <__aeabi_dadd+0xf4>
 8000a30:	077b      	lsls	r3, r7, #29
 8000a32:	08c9      	lsrs	r1, r1, #3
 8000a34:	430b      	orrs	r3, r1
 8000a36:	08f8      	lsrs	r0, r7, #3
 8000a38:	e643      	b.n	80006c2 <__aeabi_dadd+0x25a>
 8000a3a:	4644      	mov	r4, r8
 8000a3c:	08db      	lsrs	r3, r3, #3
 8000a3e:	430c      	orrs	r4, r1
 8000a40:	d130      	bne.n	8000aa4 <__aeabi_dadd+0x63c>
 8000a42:	0742      	lsls	r2, r0, #29
 8000a44:	4313      	orrs	r3, r2
 8000a46:	08c0      	lsrs	r0, r0, #3
 8000a48:	e65c      	b.n	8000704 <__aeabi_dadd+0x29c>
 8000a4a:	077b      	lsls	r3, r7, #29
 8000a4c:	08c9      	lsrs	r1, r1, #3
 8000a4e:	430b      	orrs	r3, r1
 8000a50:	08f8      	lsrs	r0, r7, #3
 8000a52:	e639      	b.n	80006c8 <__aeabi_dadd+0x260>
 8000a54:	185c      	adds	r4, r3, r1
 8000a56:	429c      	cmp	r4, r3
 8000a58:	419b      	sbcs	r3, r3
 8000a5a:	4440      	add	r0, r8
 8000a5c:	425b      	negs	r3, r3
 8000a5e:	18c7      	adds	r7, r0, r3
 8000a60:	023b      	lsls	r3, r7, #8
 8000a62:	d400      	bmi.n	8000a66 <__aeabi_dadd+0x5fe>
 8000a64:	e625      	b.n	80006b2 <__aeabi_dadd+0x24a>
 8000a66:	4b1d      	ldr	r3, [pc, #116]	; (8000adc <__aeabi_dadd+0x674>)
 8000a68:	2601      	movs	r6, #1
 8000a6a:	401f      	ands	r7, r3
 8000a6c:	e621      	b.n	80006b2 <__aeabi_dadd+0x24a>
 8000a6e:	0004      	movs	r4, r0
 8000a70:	3a20      	subs	r2, #32
 8000a72:	40d4      	lsrs	r4, r2
 8000a74:	4662      	mov	r2, ip
 8000a76:	2a20      	cmp	r2, #32
 8000a78:	d004      	beq.n	8000a84 <__aeabi_dadd+0x61c>
 8000a7a:	2240      	movs	r2, #64	; 0x40
 8000a7c:	4666      	mov	r6, ip
 8000a7e:	1b92      	subs	r2, r2, r6
 8000a80:	4090      	lsls	r0, r2
 8000a82:	4303      	orrs	r3, r0
 8000a84:	1e5a      	subs	r2, r3, #1
 8000a86:	4193      	sbcs	r3, r2
 8000a88:	431c      	orrs	r4, r3
 8000a8a:	e67e      	b.n	800078a <__aeabi_dadd+0x322>
 8000a8c:	185c      	adds	r4, r3, r1
 8000a8e:	428c      	cmp	r4, r1
 8000a90:	4189      	sbcs	r1, r1
 8000a92:	4440      	add	r0, r8
 8000a94:	4249      	negs	r1, r1
 8000a96:	1847      	adds	r7, r0, r1
 8000a98:	e6dd      	b.n	8000856 <__aeabi_dadd+0x3ee>
 8000a9a:	0023      	movs	r3, r4
 8000a9c:	433b      	orrs	r3, r7
 8000a9e:	d100      	bne.n	8000aa2 <__aeabi_dadd+0x63a>
 8000aa0:	e6ad      	b.n	80007fe <__aeabi_dadd+0x396>
 8000aa2:	e606      	b.n	80006b2 <__aeabi_dadd+0x24a>
 8000aa4:	0744      	lsls	r4, r0, #29
 8000aa6:	4323      	orrs	r3, r4
 8000aa8:	2480      	movs	r4, #128	; 0x80
 8000aaa:	08c0      	lsrs	r0, r0, #3
 8000aac:	0324      	lsls	r4, r4, #12
 8000aae:	4220      	tst	r0, r4
 8000ab0:	d008      	beq.n	8000ac4 <__aeabi_dadd+0x65c>
 8000ab2:	4642      	mov	r2, r8
 8000ab4:	08d6      	lsrs	r6, r2, #3
 8000ab6:	4226      	tst	r6, r4
 8000ab8:	d104      	bne.n	8000ac4 <__aeabi_dadd+0x65c>
 8000aba:	4655      	mov	r5, sl
 8000abc:	0030      	movs	r0, r6
 8000abe:	08cb      	lsrs	r3, r1, #3
 8000ac0:	0751      	lsls	r1, r2, #29
 8000ac2:	430b      	orrs	r3, r1
 8000ac4:	0f5a      	lsrs	r2, r3, #29
 8000ac6:	00db      	lsls	r3, r3, #3
 8000ac8:	08db      	lsrs	r3, r3, #3
 8000aca:	0752      	lsls	r2, r2, #29
 8000acc:	4313      	orrs	r3, r2
 8000ace:	e619      	b.n	8000704 <__aeabi_dadd+0x29c>
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	4a01      	ldr	r2, [pc, #4]	; (8000ad8 <__aeabi_dadd+0x670>)
 8000ad4:	001f      	movs	r7, r3
 8000ad6:	e55e      	b.n	8000596 <__aeabi_dadd+0x12e>
 8000ad8:	000007ff 	.word	0x000007ff
 8000adc:	ff7fffff 	.word	0xff7fffff

08000ae0 <__aeabi_ddiv>:
 8000ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ae2:	4657      	mov	r7, sl
 8000ae4:	464e      	mov	r6, r9
 8000ae6:	4645      	mov	r5, r8
 8000ae8:	46de      	mov	lr, fp
 8000aea:	b5e0      	push	{r5, r6, r7, lr}
 8000aec:	4681      	mov	r9, r0
 8000aee:	0005      	movs	r5, r0
 8000af0:	030c      	lsls	r4, r1, #12
 8000af2:	0048      	lsls	r0, r1, #1
 8000af4:	4692      	mov	sl, r2
 8000af6:	001f      	movs	r7, r3
 8000af8:	b085      	sub	sp, #20
 8000afa:	0b24      	lsrs	r4, r4, #12
 8000afc:	0d40      	lsrs	r0, r0, #21
 8000afe:	0fce      	lsrs	r6, r1, #31
 8000b00:	2800      	cmp	r0, #0
 8000b02:	d100      	bne.n	8000b06 <__aeabi_ddiv+0x26>
 8000b04:	e156      	b.n	8000db4 <__aeabi_ddiv+0x2d4>
 8000b06:	4bd4      	ldr	r3, [pc, #848]	; (8000e58 <__aeabi_ddiv+0x378>)
 8000b08:	4298      	cmp	r0, r3
 8000b0a:	d100      	bne.n	8000b0e <__aeabi_ddiv+0x2e>
 8000b0c:	e172      	b.n	8000df4 <__aeabi_ddiv+0x314>
 8000b0e:	0f6b      	lsrs	r3, r5, #29
 8000b10:	00e4      	lsls	r4, r4, #3
 8000b12:	431c      	orrs	r4, r3
 8000b14:	2380      	movs	r3, #128	; 0x80
 8000b16:	041b      	lsls	r3, r3, #16
 8000b18:	4323      	orrs	r3, r4
 8000b1a:	4698      	mov	r8, r3
 8000b1c:	4bcf      	ldr	r3, [pc, #828]	; (8000e5c <__aeabi_ddiv+0x37c>)
 8000b1e:	00ed      	lsls	r5, r5, #3
 8000b20:	469b      	mov	fp, r3
 8000b22:	2300      	movs	r3, #0
 8000b24:	4699      	mov	r9, r3
 8000b26:	4483      	add	fp, r0
 8000b28:	9300      	str	r3, [sp, #0]
 8000b2a:	033c      	lsls	r4, r7, #12
 8000b2c:	007b      	lsls	r3, r7, #1
 8000b2e:	4650      	mov	r0, sl
 8000b30:	0b24      	lsrs	r4, r4, #12
 8000b32:	0d5b      	lsrs	r3, r3, #21
 8000b34:	0fff      	lsrs	r7, r7, #31
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d100      	bne.n	8000b3c <__aeabi_ddiv+0x5c>
 8000b3a:	e11f      	b.n	8000d7c <__aeabi_ddiv+0x29c>
 8000b3c:	4ac6      	ldr	r2, [pc, #792]	; (8000e58 <__aeabi_ddiv+0x378>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d100      	bne.n	8000b44 <__aeabi_ddiv+0x64>
 8000b42:	e162      	b.n	8000e0a <__aeabi_ddiv+0x32a>
 8000b44:	49c5      	ldr	r1, [pc, #788]	; (8000e5c <__aeabi_ddiv+0x37c>)
 8000b46:	0f42      	lsrs	r2, r0, #29
 8000b48:	468c      	mov	ip, r1
 8000b4a:	00e4      	lsls	r4, r4, #3
 8000b4c:	4659      	mov	r1, fp
 8000b4e:	4314      	orrs	r4, r2
 8000b50:	2280      	movs	r2, #128	; 0x80
 8000b52:	4463      	add	r3, ip
 8000b54:	0412      	lsls	r2, r2, #16
 8000b56:	1acb      	subs	r3, r1, r3
 8000b58:	4314      	orrs	r4, r2
 8000b5a:	469b      	mov	fp, r3
 8000b5c:	00c2      	lsls	r2, r0, #3
 8000b5e:	2000      	movs	r0, #0
 8000b60:	0033      	movs	r3, r6
 8000b62:	407b      	eors	r3, r7
 8000b64:	469a      	mov	sl, r3
 8000b66:	464b      	mov	r3, r9
 8000b68:	2b0f      	cmp	r3, #15
 8000b6a:	d827      	bhi.n	8000bbc <__aeabi_ddiv+0xdc>
 8000b6c:	49bc      	ldr	r1, [pc, #752]	; (8000e60 <__aeabi_ddiv+0x380>)
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	58cb      	ldr	r3, [r1, r3]
 8000b72:	469f      	mov	pc, r3
 8000b74:	46b2      	mov	sl, r6
 8000b76:	9b00      	ldr	r3, [sp, #0]
 8000b78:	2b02      	cmp	r3, #2
 8000b7a:	d016      	beq.n	8000baa <__aeabi_ddiv+0xca>
 8000b7c:	2b03      	cmp	r3, #3
 8000b7e:	d100      	bne.n	8000b82 <__aeabi_ddiv+0xa2>
 8000b80:	e28e      	b.n	80010a0 <__aeabi_ddiv+0x5c0>
 8000b82:	2b01      	cmp	r3, #1
 8000b84:	d000      	beq.n	8000b88 <__aeabi_ddiv+0xa8>
 8000b86:	e0d9      	b.n	8000d3c <__aeabi_ddiv+0x25c>
 8000b88:	2300      	movs	r3, #0
 8000b8a:	2400      	movs	r4, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	4652      	mov	r2, sl
 8000b90:	051b      	lsls	r3, r3, #20
 8000b92:	4323      	orrs	r3, r4
 8000b94:	07d2      	lsls	r2, r2, #31
 8000b96:	4313      	orrs	r3, r2
 8000b98:	0028      	movs	r0, r5
 8000b9a:	0019      	movs	r1, r3
 8000b9c:	b005      	add	sp, #20
 8000b9e:	bcf0      	pop	{r4, r5, r6, r7}
 8000ba0:	46bb      	mov	fp, r7
 8000ba2:	46b2      	mov	sl, r6
 8000ba4:	46a9      	mov	r9, r5
 8000ba6:	46a0      	mov	r8, r4
 8000ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000baa:	2400      	movs	r4, #0
 8000bac:	2500      	movs	r5, #0
 8000bae:	4baa      	ldr	r3, [pc, #680]	; (8000e58 <__aeabi_ddiv+0x378>)
 8000bb0:	e7ed      	b.n	8000b8e <__aeabi_ddiv+0xae>
 8000bb2:	46ba      	mov	sl, r7
 8000bb4:	46a0      	mov	r8, r4
 8000bb6:	0015      	movs	r5, r2
 8000bb8:	9000      	str	r0, [sp, #0]
 8000bba:	e7dc      	b.n	8000b76 <__aeabi_ddiv+0x96>
 8000bbc:	4544      	cmp	r4, r8
 8000bbe:	d200      	bcs.n	8000bc2 <__aeabi_ddiv+0xe2>
 8000bc0:	e1c7      	b.n	8000f52 <__aeabi_ddiv+0x472>
 8000bc2:	d100      	bne.n	8000bc6 <__aeabi_ddiv+0xe6>
 8000bc4:	e1c2      	b.n	8000f4c <__aeabi_ddiv+0x46c>
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	425b      	negs	r3, r3
 8000bca:	469c      	mov	ip, r3
 8000bcc:	002e      	movs	r6, r5
 8000bce:	4640      	mov	r0, r8
 8000bd0:	2500      	movs	r5, #0
 8000bd2:	44e3      	add	fp, ip
 8000bd4:	0223      	lsls	r3, r4, #8
 8000bd6:	0e14      	lsrs	r4, r2, #24
 8000bd8:	431c      	orrs	r4, r3
 8000bda:	0c1b      	lsrs	r3, r3, #16
 8000bdc:	4699      	mov	r9, r3
 8000bde:	0423      	lsls	r3, r4, #16
 8000be0:	0c1f      	lsrs	r7, r3, #16
 8000be2:	0212      	lsls	r2, r2, #8
 8000be4:	4649      	mov	r1, r9
 8000be6:	9200      	str	r2, [sp, #0]
 8000be8:	9701      	str	r7, [sp, #4]
 8000bea:	f7ff fb0f 	bl	800020c <__aeabi_uidivmod>
 8000bee:	0002      	movs	r2, r0
 8000bf0:	437a      	muls	r2, r7
 8000bf2:	040b      	lsls	r3, r1, #16
 8000bf4:	0c31      	lsrs	r1, r6, #16
 8000bf6:	4680      	mov	r8, r0
 8000bf8:	4319      	orrs	r1, r3
 8000bfa:	428a      	cmp	r2, r1
 8000bfc:	d907      	bls.n	8000c0e <__aeabi_ddiv+0x12e>
 8000bfe:	2301      	movs	r3, #1
 8000c00:	425b      	negs	r3, r3
 8000c02:	469c      	mov	ip, r3
 8000c04:	1909      	adds	r1, r1, r4
 8000c06:	44e0      	add	r8, ip
 8000c08:	428c      	cmp	r4, r1
 8000c0a:	d800      	bhi.n	8000c0e <__aeabi_ddiv+0x12e>
 8000c0c:	e207      	b.n	800101e <__aeabi_ddiv+0x53e>
 8000c0e:	1a88      	subs	r0, r1, r2
 8000c10:	4649      	mov	r1, r9
 8000c12:	f7ff fafb 	bl	800020c <__aeabi_uidivmod>
 8000c16:	0409      	lsls	r1, r1, #16
 8000c18:	468c      	mov	ip, r1
 8000c1a:	0431      	lsls	r1, r6, #16
 8000c1c:	4666      	mov	r6, ip
 8000c1e:	9a01      	ldr	r2, [sp, #4]
 8000c20:	0c09      	lsrs	r1, r1, #16
 8000c22:	4342      	muls	r2, r0
 8000c24:	0003      	movs	r3, r0
 8000c26:	4331      	orrs	r1, r6
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	d904      	bls.n	8000c36 <__aeabi_ddiv+0x156>
 8000c2c:	1909      	adds	r1, r1, r4
 8000c2e:	3b01      	subs	r3, #1
 8000c30:	428c      	cmp	r4, r1
 8000c32:	d800      	bhi.n	8000c36 <__aeabi_ddiv+0x156>
 8000c34:	e1ed      	b.n	8001012 <__aeabi_ddiv+0x532>
 8000c36:	1a88      	subs	r0, r1, r2
 8000c38:	4642      	mov	r2, r8
 8000c3a:	0412      	lsls	r2, r2, #16
 8000c3c:	431a      	orrs	r2, r3
 8000c3e:	4690      	mov	r8, r2
 8000c40:	4641      	mov	r1, r8
 8000c42:	9b00      	ldr	r3, [sp, #0]
 8000c44:	040e      	lsls	r6, r1, #16
 8000c46:	0c1b      	lsrs	r3, r3, #16
 8000c48:	001f      	movs	r7, r3
 8000c4a:	9302      	str	r3, [sp, #8]
 8000c4c:	9b00      	ldr	r3, [sp, #0]
 8000c4e:	0c36      	lsrs	r6, r6, #16
 8000c50:	041b      	lsls	r3, r3, #16
 8000c52:	0c19      	lsrs	r1, r3, #16
 8000c54:	000b      	movs	r3, r1
 8000c56:	4373      	muls	r3, r6
 8000c58:	0c12      	lsrs	r2, r2, #16
 8000c5a:	437e      	muls	r6, r7
 8000c5c:	9103      	str	r1, [sp, #12]
 8000c5e:	4351      	muls	r1, r2
 8000c60:	437a      	muls	r2, r7
 8000c62:	0c1f      	lsrs	r7, r3, #16
 8000c64:	46bc      	mov	ip, r7
 8000c66:	1876      	adds	r6, r6, r1
 8000c68:	4466      	add	r6, ip
 8000c6a:	42b1      	cmp	r1, r6
 8000c6c:	d903      	bls.n	8000c76 <__aeabi_ddiv+0x196>
 8000c6e:	2180      	movs	r1, #128	; 0x80
 8000c70:	0249      	lsls	r1, r1, #9
 8000c72:	468c      	mov	ip, r1
 8000c74:	4462      	add	r2, ip
 8000c76:	0c31      	lsrs	r1, r6, #16
 8000c78:	188a      	adds	r2, r1, r2
 8000c7a:	0431      	lsls	r1, r6, #16
 8000c7c:	041e      	lsls	r6, r3, #16
 8000c7e:	0c36      	lsrs	r6, r6, #16
 8000c80:	198e      	adds	r6, r1, r6
 8000c82:	4290      	cmp	r0, r2
 8000c84:	d302      	bcc.n	8000c8c <__aeabi_ddiv+0x1ac>
 8000c86:	d112      	bne.n	8000cae <__aeabi_ddiv+0x1ce>
 8000c88:	42b5      	cmp	r5, r6
 8000c8a:	d210      	bcs.n	8000cae <__aeabi_ddiv+0x1ce>
 8000c8c:	4643      	mov	r3, r8
 8000c8e:	1e59      	subs	r1, r3, #1
 8000c90:	9b00      	ldr	r3, [sp, #0]
 8000c92:	469c      	mov	ip, r3
 8000c94:	4465      	add	r5, ip
 8000c96:	001f      	movs	r7, r3
 8000c98:	429d      	cmp	r5, r3
 8000c9a:	419b      	sbcs	r3, r3
 8000c9c:	425b      	negs	r3, r3
 8000c9e:	191b      	adds	r3, r3, r4
 8000ca0:	18c0      	adds	r0, r0, r3
 8000ca2:	4284      	cmp	r4, r0
 8000ca4:	d200      	bcs.n	8000ca8 <__aeabi_ddiv+0x1c8>
 8000ca6:	e1a0      	b.n	8000fea <__aeabi_ddiv+0x50a>
 8000ca8:	d100      	bne.n	8000cac <__aeabi_ddiv+0x1cc>
 8000caa:	e19b      	b.n	8000fe4 <__aeabi_ddiv+0x504>
 8000cac:	4688      	mov	r8, r1
 8000cae:	1bae      	subs	r6, r5, r6
 8000cb0:	42b5      	cmp	r5, r6
 8000cb2:	41ad      	sbcs	r5, r5
 8000cb4:	1a80      	subs	r0, r0, r2
 8000cb6:	426d      	negs	r5, r5
 8000cb8:	1b40      	subs	r0, r0, r5
 8000cba:	4284      	cmp	r4, r0
 8000cbc:	d100      	bne.n	8000cc0 <__aeabi_ddiv+0x1e0>
 8000cbe:	e1d5      	b.n	800106c <__aeabi_ddiv+0x58c>
 8000cc0:	4649      	mov	r1, r9
 8000cc2:	f7ff faa3 	bl	800020c <__aeabi_uidivmod>
 8000cc6:	9a01      	ldr	r2, [sp, #4]
 8000cc8:	040b      	lsls	r3, r1, #16
 8000cca:	4342      	muls	r2, r0
 8000ccc:	0c31      	lsrs	r1, r6, #16
 8000cce:	0005      	movs	r5, r0
 8000cd0:	4319      	orrs	r1, r3
 8000cd2:	428a      	cmp	r2, r1
 8000cd4:	d900      	bls.n	8000cd8 <__aeabi_ddiv+0x1f8>
 8000cd6:	e16c      	b.n	8000fb2 <__aeabi_ddiv+0x4d2>
 8000cd8:	1a88      	subs	r0, r1, r2
 8000cda:	4649      	mov	r1, r9
 8000cdc:	f7ff fa96 	bl	800020c <__aeabi_uidivmod>
 8000ce0:	9a01      	ldr	r2, [sp, #4]
 8000ce2:	0436      	lsls	r6, r6, #16
 8000ce4:	4342      	muls	r2, r0
 8000ce6:	0409      	lsls	r1, r1, #16
 8000ce8:	0c36      	lsrs	r6, r6, #16
 8000cea:	0003      	movs	r3, r0
 8000cec:	430e      	orrs	r6, r1
 8000cee:	42b2      	cmp	r2, r6
 8000cf0:	d900      	bls.n	8000cf4 <__aeabi_ddiv+0x214>
 8000cf2:	e153      	b.n	8000f9c <__aeabi_ddiv+0x4bc>
 8000cf4:	9803      	ldr	r0, [sp, #12]
 8000cf6:	1ab6      	subs	r6, r6, r2
 8000cf8:	0002      	movs	r2, r0
 8000cfa:	042d      	lsls	r5, r5, #16
 8000cfc:	431d      	orrs	r5, r3
 8000cfe:	9f02      	ldr	r7, [sp, #8]
 8000d00:	042b      	lsls	r3, r5, #16
 8000d02:	0c1b      	lsrs	r3, r3, #16
 8000d04:	435a      	muls	r2, r3
 8000d06:	437b      	muls	r3, r7
 8000d08:	469c      	mov	ip, r3
 8000d0a:	0c29      	lsrs	r1, r5, #16
 8000d0c:	4348      	muls	r0, r1
 8000d0e:	0c13      	lsrs	r3, r2, #16
 8000d10:	4484      	add	ip, r0
 8000d12:	4463      	add	r3, ip
 8000d14:	4379      	muls	r1, r7
 8000d16:	4298      	cmp	r0, r3
 8000d18:	d903      	bls.n	8000d22 <__aeabi_ddiv+0x242>
 8000d1a:	2080      	movs	r0, #128	; 0x80
 8000d1c:	0240      	lsls	r0, r0, #9
 8000d1e:	4684      	mov	ip, r0
 8000d20:	4461      	add	r1, ip
 8000d22:	0c18      	lsrs	r0, r3, #16
 8000d24:	0412      	lsls	r2, r2, #16
 8000d26:	041b      	lsls	r3, r3, #16
 8000d28:	0c12      	lsrs	r2, r2, #16
 8000d2a:	1841      	adds	r1, r0, r1
 8000d2c:	189b      	adds	r3, r3, r2
 8000d2e:	428e      	cmp	r6, r1
 8000d30:	d200      	bcs.n	8000d34 <__aeabi_ddiv+0x254>
 8000d32:	e0ff      	b.n	8000f34 <__aeabi_ddiv+0x454>
 8000d34:	d100      	bne.n	8000d38 <__aeabi_ddiv+0x258>
 8000d36:	e0fa      	b.n	8000f2e <__aeabi_ddiv+0x44e>
 8000d38:	2301      	movs	r3, #1
 8000d3a:	431d      	orrs	r5, r3
 8000d3c:	4a49      	ldr	r2, [pc, #292]	; (8000e64 <__aeabi_ddiv+0x384>)
 8000d3e:	445a      	add	r2, fp
 8000d40:	2a00      	cmp	r2, #0
 8000d42:	dc00      	bgt.n	8000d46 <__aeabi_ddiv+0x266>
 8000d44:	e0aa      	b.n	8000e9c <__aeabi_ddiv+0x3bc>
 8000d46:	076b      	lsls	r3, r5, #29
 8000d48:	d000      	beq.n	8000d4c <__aeabi_ddiv+0x26c>
 8000d4a:	e13d      	b.n	8000fc8 <__aeabi_ddiv+0x4e8>
 8000d4c:	08ed      	lsrs	r5, r5, #3
 8000d4e:	4643      	mov	r3, r8
 8000d50:	01db      	lsls	r3, r3, #7
 8000d52:	d506      	bpl.n	8000d62 <__aeabi_ddiv+0x282>
 8000d54:	4642      	mov	r2, r8
 8000d56:	4b44      	ldr	r3, [pc, #272]	; (8000e68 <__aeabi_ddiv+0x388>)
 8000d58:	401a      	ands	r2, r3
 8000d5a:	4690      	mov	r8, r2
 8000d5c:	2280      	movs	r2, #128	; 0x80
 8000d5e:	00d2      	lsls	r2, r2, #3
 8000d60:	445a      	add	r2, fp
 8000d62:	4b42      	ldr	r3, [pc, #264]	; (8000e6c <__aeabi_ddiv+0x38c>)
 8000d64:	429a      	cmp	r2, r3
 8000d66:	dd00      	ble.n	8000d6a <__aeabi_ddiv+0x28a>
 8000d68:	e71f      	b.n	8000baa <__aeabi_ddiv+0xca>
 8000d6a:	4643      	mov	r3, r8
 8000d6c:	075b      	lsls	r3, r3, #29
 8000d6e:	431d      	orrs	r5, r3
 8000d70:	4643      	mov	r3, r8
 8000d72:	0552      	lsls	r2, r2, #21
 8000d74:	025c      	lsls	r4, r3, #9
 8000d76:	0b24      	lsrs	r4, r4, #12
 8000d78:	0d53      	lsrs	r3, r2, #21
 8000d7a:	e708      	b.n	8000b8e <__aeabi_ddiv+0xae>
 8000d7c:	4652      	mov	r2, sl
 8000d7e:	4322      	orrs	r2, r4
 8000d80:	d100      	bne.n	8000d84 <__aeabi_ddiv+0x2a4>
 8000d82:	e07b      	b.n	8000e7c <__aeabi_ddiv+0x39c>
 8000d84:	2c00      	cmp	r4, #0
 8000d86:	d100      	bne.n	8000d8a <__aeabi_ddiv+0x2aa>
 8000d88:	e0fa      	b.n	8000f80 <__aeabi_ddiv+0x4a0>
 8000d8a:	0020      	movs	r0, r4
 8000d8c:	f001 f90e 	bl	8001fac <__clzsi2>
 8000d90:	0002      	movs	r2, r0
 8000d92:	3a0b      	subs	r2, #11
 8000d94:	231d      	movs	r3, #29
 8000d96:	0001      	movs	r1, r0
 8000d98:	1a9b      	subs	r3, r3, r2
 8000d9a:	4652      	mov	r2, sl
 8000d9c:	3908      	subs	r1, #8
 8000d9e:	40da      	lsrs	r2, r3
 8000da0:	408c      	lsls	r4, r1
 8000da2:	4314      	orrs	r4, r2
 8000da4:	4652      	mov	r2, sl
 8000da6:	408a      	lsls	r2, r1
 8000da8:	4b31      	ldr	r3, [pc, #196]	; (8000e70 <__aeabi_ddiv+0x390>)
 8000daa:	4458      	add	r0, fp
 8000dac:	469b      	mov	fp, r3
 8000dae:	4483      	add	fp, r0
 8000db0:	2000      	movs	r0, #0
 8000db2:	e6d5      	b.n	8000b60 <__aeabi_ddiv+0x80>
 8000db4:	464b      	mov	r3, r9
 8000db6:	4323      	orrs	r3, r4
 8000db8:	4698      	mov	r8, r3
 8000dba:	d044      	beq.n	8000e46 <__aeabi_ddiv+0x366>
 8000dbc:	2c00      	cmp	r4, #0
 8000dbe:	d100      	bne.n	8000dc2 <__aeabi_ddiv+0x2e2>
 8000dc0:	e0ce      	b.n	8000f60 <__aeabi_ddiv+0x480>
 8000dc2:	0020      	movs	r0, r4
 8000dc4:	f001 f8f2 	bl	8001fac <__clzsi2>
 8000dc8:	0001      	movs	r1, r0
 8000dca:	0002      	movs	r2, r0
 8000dcc:	390b      	subs	r1, #11
 8000dce:	231d      	movs	r3, #29
 8000dd0:	1a5b      	subs	r3, r3, r1
 8000dd2:	4649      	mov	r1, r9
 8000dd4:	0010      	movs	r0, r2
 8000dd6:	40d9      	lsrs	r1, r3
 8000dd8:	3808      	subs	r0, #8
 8000dda:	4084      	lsls	r4, r0
 8000ddc:	000b      	movs	r3, r1
 8000dde:	464d      	mov	r5, r9
 8000de0:	4323      	orrs	r3, r4
 8000de2:	4698      	mov	r8, r3
 8000de4:	4085      	lsls	r5, r0
 8000de6:	4823      	ldr	r0, [pc, #140]	; (8000e74 <__aeabi_ddiv+0x394>)
 8000de8:	1a83      	subs	r3, r0, r2
 8000dea:	469b      	mov	fp, r3
 8000dec:	2300      	movs	r3, #0
 8000dee:	4699      	mov	r9, r3
 8000df0:	9300      	str	r3, [sp, #0]
 8000df2:	e69a      	b.n	8000b2a <__aeabi_ddiv+0x4a>
 8000df4:	464b      	mov	r3, r9
 8000df6:	4323      	orrs	r3, r4
 8000df8:	4698      	mov	r8, r3
 8000dfa:	d11d      	bne.n	8000e38 <__aeabi_ddiv+0x358>
 8000dfc:	2308      	movs	r3, #8
 8000dfe:	4699      	mov	r9, r3
 8000e00:	3b06      	subs	r3, #6
 8000e02:	2500      	movs	r5, #0
 8000e04:	4683      	mov	fp, r0
 8000e06:	9300      	str	r3, [sp, #0]
 8000e08:	e68f      	b.n	8000b2a <__aeabi_ddiv+0x4a>
 8000e0a:	4652      	mov	r2, sl
 8000e0c:	4322      	orrs	r2, r4
 8000e0e:	d109      	bne.n	8000e24 <__aeabi_ddiv+0x344>
 8000e10:	2302      	movs	r3, #2
 8000e12:	4649      	mov	r1, r9
 8000e14:	4319      	orrs	r1, r3
 8000e16:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <__aeabi_ddiv+0x398>)
 8000e18:	4689      	mov	r9, r1
 8000e1a:	469c      	mov	ip, r3
 8000e1c:	2400      	movs	r4, #0
 8000e1e:	2002      	movs	r0, #2
 8000e20:	44e3      	add	fp, ip
 8000e22:	e69d      	b.n	8000b60 <__aeabi_ddiv+0x80>
 8000e24:	2303      	movs	r3, #3
 8000e26:	464a      	mov	r2, r9
 8000e28:	431a      	orrs	r2, r3
 8000e2a:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <__aeabi_ddiv+0x398>)
 8000e2c:	4691      	mov	r9, r2
 8000e2e:	469c      	mov	ip, r3
 8000e30:	4652      	mov	r2, sl
 8000e32:	2003      	movs	r0, #3
 8000e34:	44e3      	add	fp, ip
 8000e36:	e693      	b.n	8000b60 <__aeabi_ddiv+0x80>
 8000e38:	230c      	movs	r3, #12
 8000e3a:	4699      	mov	r9, r3
 8000e3c:	3b09      	subs	r3, #9
 8000e3e:	46a0      	mov	r8, r4
 8000e40:	4683      	mov	fp, r0
 8000e42:	9300      	str	r3, [sp, #0]
 8000e44:	e671      	b.n	8000b2a <__aeabi_ddiv+0x4a>
 8000e46:	2304      	movs	r3, #4
 8000e48:	4699      	mov	r9, r3
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	469b      	mov	fp, r3
 8000e4e:	3301      	adds	r3, #1
 8000e50:	2500      	movs	r5, #0
 8000e52:	9300      	str	r3, [sp, #0]
 8000e54:	e669      	b.n	8000b2a <__aeabi_ddiv+0x4a>
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	000007ff 	.word	0x000007ff
 8000e5c:	fffffc01 	.word	0xfffffc01
 8000e60:	080061b0 	.word	0x080061b0
 8000e64:	000003ff 	.word	0x000003ff
 8000e68:	feffffff 	.word	0xfeffffff
 8000e6c:	000007fe 	.word	0x000007fe
 8000e70:	000003f3 	.word	0x000003f3
 8000e74:	fffffc0d 	.word	0xfffffc0d
 8000e78:	fffff801 	.word	0xfffff801
 8000e7c:	4649      	mov	r1, r9
 8000e7e:	2301      	movs	r3, #1
 8000e80:	4319      	orrs	r1, r3
 8000e82:	4689      	mov	r9, r1
 8000e84:	2400      	movs	r4, #0
 8000e86:	2001      	movs	r0, #1
 8000e88:	e66a      	b.n	8000b60 <__aeabi_ddiv+0x80>
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	2480      	movs	r4, #128	; 0x80
 8000e8e:	469a      	mov	sl, r3
 8000e90:	2500      	movs	r5, #0
 8000e92:	4b8a      	ldr	r3, [pc, #552]	; (80010bc <__aeabi_ddiv+0x5dc>)
 8000e94:	0324      	lsls	r4, r4, #12
 8000e96:	e67a      	b.n	8000b8e <__aeabi_ddiv+0xae>
 8000e98:	2501      	movs	r5, #1
 8000e9a:	426d      	negs	r5, r5
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	1a9b      	subs	r3, r3, r2
 8000ea0:	2b38      	cmp	r3, #56	; 0x38
 8000ea2:	dd00      	ble.n	8000ea6 <__aeabi_ddiv+0x3c6>
 8000ea4:	e670      	b.n	8000b88 <__aeabi_ddiv+0xa8>
 8000ea6:	2b1f      	cmp	r3, #31
 8000ea8:	dc00      	bgt.n	8000eac <__aeabi_ddiv+0x3cc>
 8000eaa:	e0bf      	b.n	800102c <__aeabi_ddiv+0x54c>
 8000eac:	211f      	movs	r1, #31
 8000eae:	4249      	negs	r1, r1
 8000eb0:	1a8a      	subs	r2, r1, r2
 8000eb2:	4641      	mov	r1, r8
 8000eb4:	40d1      	lsrs	r1, r2
 8000eb6:	000a      	movs	r2, r1
 8000eb8:	2b20      	cmp	r3, #32
 8000eba:	d004      	beq.n	8000ec6 <__aeabi_ddiv+0x3e6>
 8000ebc:	4641      	mov	r1, r8
 8000ebe:	4b80      	ldr	r3, [pc, #512]	; (80010c0 <__aeabi_ddiv+0x5e0>)
 8000ec0:	445b      	add	r3, fp
 8000ec2:	4099      	lsls	r1, r3
 8000ec4:	430d      	orrs	r5, r1
 8000ec6:	1e6b      	subs	r3, r5, #1
 8000ec8:	419d      	sbcs	r5, r3
 8000eca:	2307      	movs	r3, #7
 8000ecc:	432a      	orrs	r2, r5
 8000ece:	001d      	movs	r5, r3
 8000ed0:	2400      	movs	r4, #0
 8000ed2:	4015      	ands	r5, r2
 8000ed4:	4213      	tst	r3, r2
 8000ed6:	d100      	bne.n	8000eda <__aeabi_ddiv+0x3fa>
 8000ed8:	e0d4      	b.n	8001084 <__aeabi_ddiv+0x5a4>
 8000eda:	210f      	movs	r1, #15
 8000edc:	2300      	movs	r3, #0
 8000ede:	4011      	ands	r1, r2
 8000ee0:	2904      	cmp	r1, #4
 8000ee2:	d100      	bne.n	8000ee6 <__aeabi_ddiv+0x406>
 8000ee4:	e0cb      	b.n	800107e <__aeabi_ddiv+0x59e>
 8000ee6:	1d11      	adds	r1, r2, #4
 8000ee8:	4291      	cmp	r1, r2
 8000eea:	4192      	sbcs	r2, r2
 8000eec:	4252      	negs	r2, r2
 8000eee:	189b      	adds	r3, r3, r2
 8000ef0:	000a      	movs	r2, r1
 8000ef2:	0219      	lsls	r1, r3, #8
 8000ef4:	d400      	bmi.n	8000ef8 <__aeabi_ddiv+0x418>
 8000ef6:	e0c2      	b.n	800107e <__aeabi_ddiv+0x59e>
 8000ef8:	2301      	movs	r3, #1
 8000efa:	2400      	movs	r4, #0
 8000efc:	2500      	movs	r5, #0
 8000efe:	e646      	b.n	8000b8e <__aeabi_ddiv+0xae>
 8000f00:	2380      	movs	r3, #128	; 0x80
 8000f02:	4641      	mov	r1, r8
 8000f04:	031b      	lsls	r3, r3, #12
 8000f06:	4219      	tst	r1, r3
 8000f08:	d008      	beq.n	8000f1c <__aeabi_ddiv+0x43c>
 8000f0a:	421c      	tst	r4, r3
 8000f0c:	d106      	bne.n	8000f1c <__aeabi_ddiv+0x43c>
 8000f0e:	431c      	orrs	r4, r3
 8000f10:	0324      	lsls	r4, r4, #12
 8000f12:	46ba      	mov	sl, r7
 8000f14:	0015      	movs	r5, r2
 8000f16:	4b69      	ldr	r3, [pc, #420]	; (80010bc <__aeabi_ddiv+0x5dc>)
 8000f18:	0b24      	lsrs	r4, r4, #12
 8000f1a:	e638      	b.n	8000b8e <__aeabi_ddiv+0xae>
 8000f1c:	2480      	movs	r4, #128	; 0x80
 8000f1e:	4643      	mov	r3, r8
 8000f20:	0324      	lsls	r4, r4, #12
 8000f22:	431c      	orrs	r4, r3
 8000f24:	0324      	lsls	r4, r4, #12
 8000f26:	46b2      	mov	sl, r6
 8000f28:	4b64      	ldr	r3, [pc, #400]	; (80010bc <__aeabi_ddiv+0x5dc>)
 8000f2a:	0b24      	lsrs	r4, r4, #12
 8000f2c:	e62f      	b.n	8000b8e <__aeabi_ddiv+0xae>
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d100      	bne.n	8000f34 <__aeabi_ddiv+0x454>
 8000f32:	e703      	b.n	8000d3c <__aeabi_ddiv+0x25c>
 8000f34:	19a6      	adds	r6, r4, r6
 8000f36:	1e68      	subs	r0, r5, #1
 8000f38:	42a6      	cmp	r6, r4
 8000f3a:	d200      	bcs.n	8000f3e <__aeabi_ddiv+0x45e>
 8000f3c:	e08d      	b.n	800105a <__aeabi_ddiv+0x57a>
 8000f3e:	428e      	cmp	r6, r1
 8000f40:	d200      	bcs.n	8000f44 <__aeabi_ddiv+0x464>
 8000f42:	e0a3      	b.n	800108c <__aeabi_ddiv+0x5ac>
 8000f44:	d100      	bne.n	8000f48 <__aeabi_ddiv+0x468>
 8000f46:	e0b3      	b.n	80010b0 <__aeabi_ddiv+0x5d0>
 8000f48:	0005      	movs	r5, r0
 8000f4a:	e6f5      	b.n	8000d38 <__aeabi_ddiv+0x258>
 8000f4c:	42aa      	cmp	r2, r5
 8000f4e:	d900      	bls.n	8000f52 <__aeabi_ddiv+0x472>
 8000f50:	e639      	b.n	8000bc6 <__aeabi_ddiv+0xe6>
 8000f52:	4643      	mov	r3, r8
 8000f54:	07de      	lsls	r6, r3, #31
 8000f56:	0858      	lsrs	r0, r3, #1
 8000f58:	086b      	lsrs	r3, r5, #1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	07ed      	lsls	r5, r5, #31
 8000f5e:	e639      	b.n	8000bd4 <__aeabi_ddiv+0xf4>
 8000f60:	4648      	mov	r0, r9
 8000f62:	f001 f823 	bl	8001fac <__clzsi2>
 8000f66:	0001      	movs	r1, r0
 8000f68:	0002      	movs	r2, r0
 8000f6a:	3115      	adds	r1, #21
 8000f6c:	3220      	adds	r2, #32
 8000f6e:	291c      	cmp	r1, #28
 8000f70:	dc00      	bgt.n	8000f74 <__aeabi_ddiv+0x494>
 8000f72:	e72c      	b.n	8000dce <__aeabi_ddiv+0x2ee>
 8000f74:	464b      	mov	r3, r9
 8000f76:	3808      	subs	r0, #8
 8000f78:	4083      	lsls	r3, r0
 8000f7a:	2500      	movs	r5, #0
 8000f7c:	4698      	mov	r8, r3
 8000f7e:	e732      	b.n	8000de6 <__aeabi_ddiv+0x306>
 8000f80:	f001 f814 	bl	8001fac <__clzsi2>
 8000f84:	0003      	movs	r3, r0
 8000f86:	001a      	movs	r2, r3
 8000f88:	3215      	adds	r2, #21
 8000f8a:	3020      	adds	r0, #32
 8000f8c:	2a1c      	cmp	r2, #28
 8000f8e:	dc00      	bgt.n	8000f92 <__aeabi_ddiv+0x4b2>
 8000f90:	e700      	b.n	8000d94 <__aeabi_ddiv+0x2b4>
 8000f92:	4654      	mov	r4, sl
 8000f94:	3b08      	subs	r3, #8
 8000f96:	2200      	movs	r2, #0
 8000f98:	409c      	lsls	r4, r3
 8000f9a:	e705      	b.n	8000da8 <__aeabi_ddiv+0x2c8>
 8000f9c:	1936      	adds	r6, r6, r4
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	42b4      	cmp	r4, r6
 8000fa2:	d900      	bls.n	8000fa6 <__aeabi_ddiv+0x4c6>
 8000fa4:	e6a6      	b.n	8000cf4 <__aeabi_ddiv+0x214>
 8000fa6:	42b2      	cmp	r2, r6
 8000fa8:	d800      	bhi.n	8000fac <__aeabi_ddiv+0x4cc>
 8000faa:	e6a3      	b.n	8000cf4 <__aeabi_ddiv+0x214>
 8000fac:	1e83      	subs	r3, r0, #2
 8000fae:	1936      	adds	r6, r6, r4
 8000fb0:	e6a0      	b.n	8000cf4 <__aeabi_ddiv+0x214>
 8000fb2:	1909      	adds	r1, r1, r4
 8000fb4:	3d01      	subs	r5, #1
 8000fb6:	428c      	cmp	r4, r1
 8000fb8:	d900      	bls.n	8000fbc <__aeabi_ddiv+0x4dc>
 8000fba:	e68d      	b.n	8000cd8 <__aeabi_ddiv+0x1f8>
 8000fbc:	428a      	cmp	r2, r1
 8000fbe:	d800      	bhi.n	8000fc2 <__aeabi_ddiv+0x4e2>
 8000fc0:	e68a      	b.n	8000cd8 <__aeabi_ddiv+0x1f8>
 8000fc2:	1e85      	subs	r5, r0, #2
 8000fc4:	1909      	adds	r1, r1, r4
 8000fc6:	e687      	b.n	8000cd8 <__aeabi_ddiv+0x1f8>
 8000fc8:	230f      	movs	r3, #15
 8000fca:	402b      	ands	r3, r5
 8000fcc:	2b04      	cmp	r3, #4
 8000fce:	d100      	bne.n	8000fd2 <__aeabi_ddiv+0x4f2>
 8000fd0:	e6bc      	b.n	8000d4c <__aeabi_ddiv+0x26c>
 8000fd2:	2305      	movs	r3, #5
 8000fd4:	425b      	negs	r3, r3
 8000fd6:	42ab      	cmp	r3, r5
 8000fd8:	419b      	sbcs	r3, r3
 8000fda:	3504      	adds	r5, #4
 8000fdc:	425b      	negs	r3, r3
 8000fde:	08ed      	lsrs	r5, r5, #3
 8000fe0:	4498      	add	r8, r3
 8000fe2:	e6b4      	b.n	8000d4e <__aeabi_ddiv+0x26e>
 8000fe4:	42af      	cmp	r7, r5
 8000fe6:	d900      	bls.n	8000fea <__aeabi_ddiv+0x50a>
 8000fe8:	e660      	b.n	8000cac <__aeabi_ddiv+0x1cc>
 8000fea:	4282      	cmp	r2, r0
 8000fec:	d804      	bhi.n	8000ff8 <__aeabi_ddiv+0x518>
 8000fee:	d000      	beq.n	8000ff2 <__aeabi_ddiv+0x512>
 8000ff0:	e65c      	b.n	8000cac <__aeabi_ddiv+0x1cc>
 8000ff2:	42ae      	cmp	r6, r5
 8000ff4:	d800      	bhi.n	8000ff8 <__aeabi_ddiv+0x518>
 8000ff6:	e659      	b.n	8000cac <__aeabi_ddiv+0x1cc>
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	425b      	negs	r3, r3
 8000ffc:	469c      	mov	ip, r3
 8000ffe:	9b00      	ldr	r3, [sp, #0]
 8001000:	44e0      	add	r8, ip
 8001002:	469c      	mov	ip, r3
 8001004:	4465      	add	r5, ip
 8001006:	429d      	cmp	r5, r3
 8001008:	419b      	sbcs	r3, r3
 800100a:	425b      	negs	r3, r3
 800100c:	191b      	adds	r3, r3, r4
 800100e:	18c0      	adds	r0, r0, r3
 8001010:	e64d      	b.n	8000cae <__aeabi_ddiv+0x1ce>
 8001012:	428a      	cmp	r2, r1
 8001014:	d800      	bhi.n	8001018 <__aeabi_ddiv+0x538>
 8001016:	e60e      	b.n	8000c36 <__aeabi_ddiv+0x156>
 8001018:	1e83      	subs	r3, r0, #2
 800101a:	1909      	adds	r1, r1, r4
 800101c:	e60b      	b.n	8000c36 <__aeabi_ddiv+0x156>
 800101e:	428a      	cmp	r2, r1
 8001020:	d800      	bhi.n	8001024 <__aeabi_ddiv+0x544>
 8001022:	e5f4      	b.n	8000c0e <__aeabi_ddiv+0x12e>
 8001024:	1e83      	subs	r3, r0, #2
 8001026:	4698      	mov	r8, r3
 8001028:	1909      	adds	r1, r1, r4
 800102a:	e5f0      	b.n	8000c0e <__aeabi_ddiv+0x12e>
 800102c:	4925      	ldr	r1, [pc, #148]	; (80010c4 <__aeabi_ddiv+0x5e4>)
 800102e:	0028      	movs	r0, r5
 8001030:	4459      	add	r1, fp
 8001032:	408d      	lsls	r5, r1
 8001034:	4642      	mov	r2, r8
 8001036:	408a      	lsls	r2, r1
 8001038:	1e69      	subs	r1, r5, #1
 800103a:	418d      	sbcs	r5, r1
 800103c:	4641      	mov	r1, r8
 800103e:	40d8      	lsrs	r0, r3
 8001040:	40d9      	lsrs	r1, r3
 8001042:	4302      	orrs	r2, r0
 8001044:	432a      	orrs	r2, r5
 8001046:	000b      	movs	r3, r1
 8001048:	0751      	lsls	r1, r2, #29
 800104a:	d100      	bne.n	800104e <__aeabi_ddiv+0x56e>
 800104c:	e751      	b.n	8000ef2 <__aeabi_ddiv+0x412>
 800104e:	210f      	movs	r1, #15
 8001050:	4011      	ands	r1, r2
 8001052:	2904      	cmp	r1, #4
 8001054:	d000      	beq.n	8001058 <__aeabi_ddiv+0x578>
 8001056:	e746      	b.n	8000ee6 <__aeabi_ddiv+0x406>
 8001058:	e74b      	b.n	8000ef2 <__aeabi_ddiv+0x412>
 800105a:	0005      	movs	r5, r0
 800105c:	428e      	cmp	r6, r1
 800105e:	d000      	beq.n	8001062 <__aeabi_ddiv+0x582>
 8001060:	e66a      	b.n	8000d38 <__aeabi_ddiv+0x258>
 8001062:	9a00      	ldr	r2, [sp, #0]
 8001064:	4293      	cmp	r3, r2
 8001066:	d000      	beq.n	800106a <__aeabi_ddiv+0x58a>
 8001068:	e666      	b.n	8000d38 <__aeabi_ddiv+0x258>
 800106a:	e667      	b.n	8000d3c <__aeabi_ddiv+0x25c>
 800106c:	4a16      	ldr	r2, [pc, #88]	; (80010c8 <__aeabi_ddiv+0x5e8>)
 800106e:	445a      	add	r2, fp
 8001070:	2a00      	cmp	r2, #0
 8001072:	dc00      	bgt.n	8001076 <__aeabi_ddiv+0x596>
 8001074:	e710      	b.n	8000e98 <__aeabi_ddiv+0x3b8>
 8001076:	2301      	movs	r3, #1
 8001078:	2500      	movs	r5, #0
 800107a:	4498      	add	r8, r3
 800107c:	e667      	b.n	8000d4e <__aeabi_ddiv+0x26e>
 800107e:	075d      	lsls	r5, r3, #29
 8001080:	025b      	lsls	r3, r3, #9
 8001082:	0b1c      	lsrs	r4, r3, #12
 8001084:	08d2      	lsrs	r2, r2, #3
 8001086:	2300      	movs	r3, #0
 8001088:	4315      	orrs	r5, r2
 800108a:	e580      	b.n	8000b8e <__aeabi_ddiv+0xae>
 800108c:	9800      	ldr	r0, [sp, #0]
 800108e:	3d02      	subs	r5, #2
 8001090:	0042      	lsls	r2, r0, #1
 8001092:	4282      	cmp	r2, r0
 8001094:	41bf      	sbcs	r7, r7
 8001096:	427f      	negs	r7, r7
 8001098:	193c      	adds	r4, r7, r4
 800109a:	1936      	adds	r6, r6, r4
 800109c:	9200      	str	r2, [sp, #0]
 800109e:	e7dd      	b.n	800105c <__aeabi_ddiv+0x57c>
 80010a0:	2480      	movs	r4, #128	; 0x80
 80010a2:	4643      	mov	r3, r8
 80010a4:	0324      	lsls	r4, r4, #12
 80010a6:	431c      	orrs	r4, r3
 80010a8:	0324      	lsls	r4, r4, #12
 80010aa:	4b04      	ldr	r3, [pc, #16]	; (80010bc <__aeabi_ddiv+0x5dc>)
 80010ac:	0b24      	lsrs	r4, r4, #12
 80010ae:	e56e      	b.n	8000b8e <__aeabi_ddiv+0xae>
 80010b0:	9a00      	ldr	r2, [sp, #0]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	d3ea      	bcc.n	800108c <__aeabi_ddiv+0x5ac>
 80010b6:	0005      	movs	r5, r0
 80010b8:	e7d3      	b.n	8001062 <__aeabi_ddiv+0x582>
 80010ba:	46c0      	nop			; (mov r8, r8)
 80010bc:	000007ff 	.word	0x000007ff
 80010c0:	0000043e 	.word	0x0000043e
 80010c4:	0000041e 	.word	0x0000041e
 80010c8:	000003ff 	.word	0x000003ff

080010cc <__eqdf2>:
 80010cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ce:	464e      	mov	r6, r9
 80010d0:	4645      	mov	r5, r8
 80010d2:	46de      	mov	lr, fp
 80010d4:	4657      	mov	r7, sl
 80010d6:	4690      	mov	r8, r2
 80010d8:	b5e0      	push	{r5, r6, r7, lr}
 80010da:	0017      	movs	r7, r2
 80010dc:	031a      	lsls	r2, r3, #12
 80010de:	0b12      	lsrs	r2, r2, #12
 80010e0:	0005      	movs	r5, r0
 80010e2:	4684      	mov	ip, r0
 80010e4:	4819      	ldr	r0, [pc, #100]	; (800114c <__eqdf2+0x80>)
 80010e6:	030e      	lsls	r6, r1, #12
 80010e8:	004c      	lsls	r4, r1, #1
 80010ea:	4691      	mov	r9, r2
 80010ec:	005a      	lsls	r2, r3, #1
 80010ee:	0fdb      	lsrs	r3, r3, #31
 80010f0:	469b      	mov	fp, r3
 80010f2:	0b36      	lsrs	r6, r6, #12
 80010f4:	0d64      	lsrs	r4, r4, #21
 80010f6:	0fc9      	lsrs	r1, r1, #31
 80010f8:	0d52      	lsrs	r2, r2, #21
 80010fa:	4284      	cmp	r4, r0
 80010fc:	d019      	beq.n	8001132 <__eqdf2+0x66>
 80010fe:	4282      	cmp	r2, r0
 8001100:	d010      	beq.n	8001124 <__eqdf2+0x58>
 8001102:	2001      	movs	r0, #1
 8001104:	4294      	cmp	r4, r2
 8001106:	d10e      	bne.n	8001126 <__eqdf2+0x5a>
 8001108:	454e      	cmp	r6, r9
 800110a:	d10c      	bne.n	8001126 <__eqdf2+0x5a>
 800110c:	2001      	movs	r0, #1
 800110e:	45c4      	cmp	ip, r8
 8001110:	d109      	bne.n	8001126 <__eqdf2+0x5a>
 8001112:	4559      	cmp	r1, fp
 8001114:	d017      	beq.n	8001146 <__eqdf2+0x7a>
 8001116:	2c00      	cmp	r4, #0
 8001118:	d105      	bne.n	8001126 <__eqdf2+0x5a>
 800111a:	0030      	movs	r0, r6
 800111c:	4328      	orrs	r0, r5
 800111e:	1e43      	subs	r3, r0, #1
 8001120:	4198      	sbcs	r0, r3
 8001122:	e000      	b.n	8001126 <__eqdf2+0x5a>
 8001124:	2001      	movs	r0, #1
 8001126:	bcf0      	pop	{r4, r5, r6, r7}
 8001128:	46bb      	mov	fp, r7
 800112a:	46b2      	mov	sl, r6
 800112c:	46a9      	mov	r9, r5
 800112e:	46a0      	mov	r8, r4
 8001130:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001132:	0033      	movs	r3, r6
 8001134:	2001      	movs	r0, #1
 8001136:	432b      	orrs	r3, r5
 8001138:	d1f5      	bne.n	8001126 <__eqdf2+0x5a>
 800113a:	42a2      	cmp	r2, r4
 800113c:	d1f3      	bne.n	8001126 <__eqdf2+0x5a>
 800113e:	464b      	mov	r3, r9
 8001140:	433b      	orrs	r3, r7
 8001142:	d1f0      	bne.n	8001126 <__eqdf2+0x5a>
 8001144:	e7e2      	b.n	800110c <__eqdf2+0x40>
 8001146:	2000      	movs	r0, #0
 8001148:	e7ed      	b.n	8001126 <__eqdf2+0x5a>
 800114a:	46c0      	nop			; (mov r8, r8)
 800114c:	000007ff 	.word	0x000007ff

08001150 <__gedf2>:
 8001150:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001152:	4647      	mov	r7, r8
 8001154:	46ce      	mov	lr, r9
 8001156:	0004      	movs	r4, r0
 8001158:	0018      	movs	r0, r3
 800115a:	0016      	movs	r6, r2
 800115c:	031b      	lsls	r3, r3, #12
 800115e:	0b1b      	lsrs	r3, r3, #12
 8001160:	4d2d      	ldr	r5, [pc, #180]	; (8001218 <__gedf2+0xc8>)
 8001162:	004a      	lsls	r2, r1, #1
 8001164:	4699      	mov	r9, r3
 8001166:	b580      	push	{r7, lr}
 8001168:	0043      	lsls	r3, r0, #1
 800116a:	030f      	lsls	r7, r1, #12
 800116c:	46a4      	mov	ip, r4
 800116e:	46b0      	mov	r8, r6
 8001170:	0b3f      	lsrs	r7, r7, #12
 8001172:	0d52      	lsrs	r2, r2, #21
 8001174:	0fc9      	lsrs	r1, r1, #31
 8001176:	0d5b      	lsrs	r3, r3, #21
 8001178:	0fc0      	lsrs	r0, r0, #31
 800117a:	42aa      	cmp	r2, r5
 800117c:	d021      	beq.n	80011c2 <__gedf2+0x72>
 800117e:	42ab      	cmp	r3, r5
 8001180:	d013      	beq.n	80011aa <__gedf2+0x5a>
 8001182:	2a00      	cmp	r2, #0
 8001184:	d122      	bne.n	80011cc <__gedf2+0x7c>
 8001186:	433c      	orrs	r4, r7
 8001188:	2b00      	cmp	r3, #0
 800118a:	d102      	bne.n	8001192 <__gedf2+0x42>
 800118c:	464d      	mov	r5, r9
 800118e:	432e      	orrs	r6, r5
 8001190:	d022      	beq.n	80011d8 <__gedf2+0x88>
 8001192:	2c00      	cmp	r4, #0
 8001194:	d010      	beq.n	80011b8 <__gedf2+0x68>
 8001196:	4281      	cmp	r1, r0
 8001198:	d022      	beq.n	80011e0 <__gedf2+0x90>
 800119a:	2002      	movs	r0, #2
 800119c:	3901      	subs	r1, #1
 800119e:	4008      	ands	r0, r1
 80011a0:	3801      	subs	r0, #1
 80011a2:	bcc0      	pop	{r6, r7}
 80011a4:	46b9      	mov	r9, r7
 80011a6:	46b0      	mov	r8, r6
 80011a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011aa:	464d      	mov	r5, r9
 80011ac:	432e      	orrs	r6, r5
 80011ae:	d129      	bne.n	8001204 <__gedf2+0xb4>
 80011b0:	2a00      	cmp	r2, #0
 80011b2:	d1f0      	bne.n	8001196 <__gedf2+0x46>
 80011b4:	433c      	orrs	r4, r7
 80011b6:	d1ee      	bne.n	8001196 <__gedf2+0x46>
 80011b8:	2800      	cmp	r0, #0
 80011ba:	d1f2      	bne.n	80011a2 <__gedf2+0x52>
 80011bc:	2001      	movs	r0, #1
 80011be:	4240      	negs	r0, r0
 80011c0:	e7ef      	b.n	80011a2 <__gedf2+0x52>
 80011c2:	003d      	movs	r5, r7
 80011c4:	4325      	orrs	r5, r4
 80011c6:	d11d      	bne.n	8001204 <__gedf2+0xb4>
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d0ee      	beq.n	80011aa <__gedf2+0x5a>
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d1e2      	bne.n	8001196 <__gedf2+0x46>
 80011d0:	464c      	mov	r4, r9
 80011d2:	4326      	orrs	r6, r4
 80011d4:	d1df      	bne.n	8001196 <__gedf2+0x46>
 80011d6:	e7e0      	b.n	800119a <__gedf2+0x4a>
 80011d8:	2000      	movs	r0, #0
 80011da:	2c00      	cmp	r4, #0
 80011dc:	d0e1      	beq.n	80011a2 <__gedf2+0x52>
 80011de:	e7dc      	b.n	800119a <__gedf2+0x4a>
 80011e0:	429a      	cmp	r2, r3
 80011e2:	dc0a      	bgt.n	80011fa <__gedf2+0xaa>
 80011e4:	dbe8      	blt.n	80011b8 <__gedf2+0x68>
 80011e6:	454f      	cmp	r7, r9
 80011e8:	d8d7      	bhi.n	800119a <__gedf2+0x4a>
 80011ea:	d00e      	beq.n	800120a <__gedf2+0xba>
 80011ec:	2000      	movs	r0, #0
 80011ee:	454f      	cmp	r7, r9
 80011f0:	d2d7      	bcs.n	80011a2 <__gedf2+0x52>
 80011f2:	2900      	cmp	r1, #0
 80011f4:	d0e2      	beq.n	80011bc <__gedf2+0x6c>
 80011f6:	0008      	movs	r0, r1
 80011f8:	e7d3      	b.n	80011a2 <__gedf2+0x52>
 80011fa:	4243      	negs	r3, r0
 80011fc:	4158      	adcs	r0, r3
 80011fe:	0040      	lsls	r0, r0, #1
 8001200:	3801      	subs	r0, #1
 8001202:	e7ce      	b.n	80011a2 <__gedf2+0x52>
 8001204:	2002      	movs	r0, #2
 8001206:	4240      	negs	r0, r0
 8001208:	e7cb      	b.n	80011a2 <__gedf2+0x52>
 800120a:	45c4      	cmp	ip, r8
 800120c:	d8c5      	bhi.n	800119a <__gedf2+0x4a>
 800120e:	2000      	movs	r0, #0
 8001210:	45c4      	cmp	ip, r8
 8001212:	d2c6      	bcs.n	80011a2 <__gedf2+0x52>
 8001214:	e7ed      	b.n	80011f2 <__gedf2+0xa2>
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	000007ff 	.word	0x000007ff

0800121c <__ledf2>:
 800121c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800121e:	4647      	mov	r7, r8
 8001220:	46ce      	mov	lr, r9
 8001222:	0004      	movs	r4, r0
 8001224:	0018      	movs	r0, r3
 8001226:	0016      	movs	r6, r2
 8001228:	031b      	lsls	r3, r3, #12
 800122a:	0b1b      	lsrs	r3, r3, #12
 800122c:	4d2c      	ldr	r5, [pc, #176]	; (80012e0 <__ledf2+0xc4>)
 800122e:	004a      	lsls	r2, r1, #1
 8001230:	4699      	mov	r9, r3
 8001232:	b580      	push	{r7, lr}
 8001234:	0043      	lsls	r3, r0, #1
 8001236:	030f      	lsls	r7, r1, #12
 8001238:	46a4      	mov	ip, r4
 800123a:	46b0      	mov	r8, r6
 800123c:	0b3f      	lsrs	r7, r7, #12
 800123e:	0d52      	lsrs	r2, r2, #21
 8001240:	0fc9      	lsrs	r1, r1, #31
 8001242:	0d5b      	lsrs	r3, r3, #21
 8001244:	0fc0      	lsrs	r0, r0, #31
 8001246:	42aa      	cmp	r2, r5
 8001248:	d00d      	beq.n	8001266 <__ledf2+0x4a>
 800124a:	42ab      	cmp	r3, r5
 800124c:	d010      	beq.n	8001270 <__ledf2+0x54>
 800124e:	2a00      	cmp	r2, #0
 8001250:	d127      	bne.n	80012a2 <__ledf2+0x86>
 8001252:	433c      	orrs	r4, r7
 8001254:	2b00      	cmp	r3, #0
 8001256:	d111      	bne.n	800127c <__ledf2+0x60>
 8001258:	464d      	mov	r5, r9
 800125a:	432e      	orrs	r6, r5
 800125c:	d10e      	bne.n	800127c <__ledf2+0x60>
 800125e:	2000      	movs	r0, #0
 8001260:	2c00      	cmp	r4, #0
 8001262:	d015      	beq.n	8001290 <__ledf2+0x74>
 8001264:	e00e      	b.n	8001284 <__ledf2+0x68>
 8001266:	003d      	movs	r5, r7
 8001268:	4325      	orrs	r5, r4
 800126a:	d110      	bne.n	800128e <__ledf2+0x72>
 800126c:	4293      	cmp	r3, r2
 800126e:	d118      	bne.n	80012a2 <__ledf2+0x86>
 8001270:	464d      	mov	r5, r9
 8001272:	432e      	orrs	r6, r5
 8001274:	d10b      	bne.n	800128e <__ledf2+0x72>
 8001276:	2a00      	cmp	r2, #0
 8001278:	d102      	bne.n	8001280 <__ledf2+0x64>
 800127a:	433c      	orrs	r4, r7
 800127c:	2c00      	cmp	r4, #0
 800127e:	d00b      	beq.n	8001298 <__ledf2+0x7c>
 8001280:	4281      	cmp	r1, r0
 8001282:	d014      	beq.n	80012ae <__ledf2+0x92>
 8001284:	2002      	movs	r0, #2
 8001286:	3901      	subs	r1, #1
 8001288:	4008      	ands	r0, r1
 800128a:	3801      	subs	r0, #1
 800128c:	e000      	b.n	8001290 <__ledf2+0x74>
 800128e:	2002      	movs	r0, #2
 8001290:	bcc0      	pop	{r6, r7}
 8001292:	46b9      	mov	r9, r7
 8001294:	46b0      	mov	r8, r6
 8001296:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001298:	2800      	cmp	r0, #0
 800129a:	d1f9      	bne.n	8001290 <__ledf2+0x74>
 800129c:	2001      	movs	r0, #1
 800129e:	4240      	negs	r0, r0
 80012a0:	e7f6      	b.n	8001290 <__ledf2+0x74>
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d1ec      	bne.n	8001280 <__ledf2+0x64>
 80012a6:	464c      	mov	r4, r9
 80012a8:	4326      	orrs	r6, r4
 80012aa:	d1e9      	bne.n	8001280 <__ledf2+0x64>
 80012ac:	e7ea      	b.n	8001284 <__ledf2+0x68>
 80012ae:	429a      	cmp	r2, r3
 80012b0:	dd04      	ble.n	80012bc <__ledf2+0xa0>
 80012b2:	4243      	negs	r3, r0
 80012b4:	4158      	adcs	r0, r3
 80012b6:	0040      	lsls	r0, r0, #1
 80012b8:	3801      	subs	r0, #1
 80012ba:	e7e9      	b.n	8001290 <__ledf2+0x74>
 80012bc:	429a      	cmp	r2, r3
 80012be:	dbeb      	blt.n	8001298 <__ledf2+0x7c>
 80012c0:	454f      	cmp	r7, r9
 80012c2:	d8df      	bhi.n	8001284 <__ledf2+0x68>
 80012c4:	d006      	beq.n	80012d4 <__ledf2+0xb8>
 80012c6:	2000      	movs	r0, #0
 80012c8:	454f      	cmp	r7, r9
 80012ca:	d2e1      	bcs.n	8001290 <__ledf2+0x74>
 80012cc:	2900      	cmp	r1, #0
 80012ce:	d0e5      	beq.n	800129c <__ledf2+0x80>
 80012d0:	0008      	movs	r0, r1
 80012d2:	e7dd      	b.n	8001290 <__ledf2+0x74>
 80012d4:	45c4      	cmp	ip, r8
 80012d6:	d8d5      	bhi.n	8001284 <__ledf2+0x68>
 80012d8:	2000      	movs	r0, #0
 80012da:	45c4      	cmp	ip, r8
 80012dc:	d2d8      	bcs.n	8001290 <__ledf2+0x74>
 80012de:	e7f5      	b.n	80012cc <__ledf2+0xb0>
 80012e0:	000007ff 	.word	0x000007ff

080012e4 <__aeabi_dmul>:
 80012e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012e6:	4657      	mov	r7, sl
 80012e8:	464e      	mov	r6, r9
 80012ea:	4645      	mov	r5, r8
 80012ec:	46de      	mov	lr, fp
 80012ee:	b5e0      	push	{r5, r6, r7, lr}
 80012f0:	4698      	mov	r8, r3
 80012f2:	030c      	lsls	r4, r1, #12
 80012f4:	004b      	lsls	r3, r1, #1
 80012f6:	0006      	movs	r6, r0
 80012f8:	4692      	mov	sl, r2
 80012fa:	b087      	sub	sp, #28
 80012fc:	0b24      	lsrs	r4, r4, #12
 80012fe:	0d5b      	lsrs	r3, r3, #21
 8001300:	0fcf      	lsrs	r7, r1, #31
 8001302:	2b00      	cmp	r3, #0
 8001304:	d100      	bne.n	8001308 <__aeabi_dmul+0x24>
 8001306:	e15c      	b.n	80015c2 <__aeabi_dmul+0x2de>
 8001308:	4ad9      	ldr	r2, [pc, #868]	; (8001670 <__aeabi_dmul+0x38c>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d100      	bne.n	8001310 <__aeabi_dmul+0x2c>
 800130e:	e175      	b.n	80015fc <__aeabi_dmul+0x318>
 8001310:	0f42      	lsrs	r2, r0, #29
 8001312:	00e4      	lsls	r4, r4, #3
 8001314:	4314      	orrs	r4, r2
 8001316:	2280      	movs	r2, #128	; 0x80
 8001318:	0412      	lsls	r2, r2, #16
 800131a:	4314      	orrs	r4, r2
 800131c:	4ad5      	ldr	r2, [pc, #852]	; (8001674 <__aeabi_dmul+0x390>)
 800131e:	00c5      	lsls	r5, r0, #3
 8001320:	4694      	mov	ip, r2
 8001322:	4463      	add	r3, ip
 8001324:	9300      	str	r3, [sp, #0]
 8001326:	2300      	movs	r3, #0
 8001328:	4699      	mov	r9, r3
 800132a:	469b      	mov	fp, r3
 800132c:	4643      	mov	r3, r8
 800132e:	4642      	mov	r2, r8
 8001330:	031e      	lsls	r6, r3, #12
 8001332:	0fd2      	lsrs	r2, r2, #31
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	4650      	mov	r0, sl
 8001338:	4690      	mov	r8, r2
 800133a:	0b36      	lsrs	r6, r6, #12
 800133c:	0d5b      	lsrs	r3, r3, #21
 800133e:	d100      	bne.n	8001342 <__aeabi_dmul+0x5e>
 8001340:	e120      	b.n	8001584 <__aeabi_dmul+0x2a0>
 8001342:	4acb      	ldr	r2, [pc, #812]	; (8001670 <__aeabi_dmul+0x38c>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d100      	bne.n	800134a <__aeabi_dmul+0x66>
 8001348:	e162      	b.n	8001610 <__aeabi_dmul+0x32c>
 800134a:	49ca      	ldr	r1, [pc, #808]	; (8001674 <__aeabi_dmul+0x390>)
 800134c:	0f42      	lsrs	r2, r0, #29
 800134e:	468c      	mov	ip, r1
 8001350:	9900      	ldr	r1, [sp, #0]
 8001352:	4463      	add	r3, ip
 8001354:	00f6      	lsls	r6, r6, #3
 8001356:	468c      	mov	ip, r1
 8001358:	4316      	orrs	r6, r2
 800135a:	2280      	movs	r2, #128	; 0x80
 800135c:	449c      	add	ip, r3
 800135e:	0412      	lsls	r2, r2, #16
 8001360:	4663      	mov	r3, ip
 8001362:	4316      	orrs	r6, r2
 8001364:	00c2      	lsls	r2, r0, #3
 8001366:	2000      	movs	r0, #0
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	9900      	ldr	r1, [sp, #0]
 800136c:	4643      	mov	r3, r8
 800136e:	3101      	adds	r1, #1
 8001370:	468c      	mov	ip, r1
 8001372:	4649      	mov	r1, r9
 8001374:	407b      	eors	r3, r7
 8001376:	9301      	str	r3, [sp, #4]
 8001378:	290f      	cmp	r1, #15
 800137a:	d826      	bhi.n	80013ca <__aeabi_dmul+0xe6>
 800137c:	4bbe      	ldr	r3, [pc, #760]	; (8001678 <__aeabi_dmul+0x394>)
 800137e:	0089      	lsls	r1, r1, #2
 8001380:	5859      	ldr	r1, [r3, r1]
 8001382:	468f      	mov	pc, r1
 8001384:	4643      	mov	r3, r8
 8001386:	9301      	str	r3, [sp, #4]
 8001388:	0034      	movs	r4, r6
 800138a:	0015      	movs	r5, r2
 800138c:	4683      	mov	fp, r0
 800138e:	465b      	mov	r3, fp
 8001390:	2b02      	cmp	r3, #2
 8001392:	d016      	beq.n	80013c2 <__aeabi_dmul+0xde>
 8001394:	2b03      	cmp	r3, #3
 8001396:	d100      	bne.n	800139a <__aeabi_dmul+0xb6>
 8001398:	e203      	b.n	80017a2 <__aeabi_dmul+0x4be>
 800139a:	2b01      	cmp	r3, #1
 800139c:	d000      	beq.n	80013a0 <__aeabi_dmul+0xbc>
 800139e:	e0cd      	b.n	800153c <__aeabi_dmul+0x258>
 80013a0:	2200      	movs	r2, #0
 80013a2:	2400      	movs	r4, #0
 80013a4:	2500      	movs	r5, #0
 80013a6:	9b01      	ldr	r3, [sp, #4]
 80013a8:	0512      	lsls	r2, r2, #20
 80013aa:	4322      	orrs	r2, r4
 80013ac:	07db      	lsls	r3, r3, #31
 80013ae:	431a      	orrs	r2, r3
 80013b0:	0028      	movs	r0, r5
 80013b2:	0011      	movs	r1, r2
 80013b4:	b007      	add	sp, #28
 80013b6:	bcf0      	pop	{r4, r5, r6, r7}
 80013b8:	46bb      	mov	fp, r7
 80013ba:	46b2      	mov	sl, r6
 80013bc:	46a9      	mov	r9, r5
 80013be:	46a0      	mov	r8, r4
 80013c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c2:	2400      	movs	r4, #0
 80013c4:	2500      	movs	r5, #0
 80013c6:	4aaa      	ldr	r2, [pc, #680]	; (8001670 <__aeabi_dmul+0x38c>)
 80013c8:	e7ed      	b.n	80013a6 <__aeabi_dmul+0xc2>
 80013ca:	0c28      	lsrs	r0, r5, #16
 80013cc:	042d      	lsls	r5, r5, #16
 80013ce:	0c2d      	lsrs	r5, r5, #16
 80013d0:	002b      	movs	r3, r5
 80013d2:	0c11      	lsrs	r1, r2, #16
 80013d4:	0412      	lsls	r2, r2, #16
 80013d6:	0c12      	lsrs	r2, r2, #16
 80013d8:	4353      	muls	r3, r2
 80013da:	4698      	mov	r8, r3
 80013dc:	0013      	movs	r3, r2
 80013de:	002f      	movs	r7, r5
 80013e0:	4343      	muls	r3, r0
 80013e2:	4699      	mov	r9, r3
 80013e4:	434f      	muls	r7, r1
 80013e6:	444f      	add	r7, r9
 80013e8:	46bb      	mov	fp, r7
 80013ea:	4647      	mov	r7, r8
 80013ec:	000b      	movs	r3, r1
 80013ee:	0c3f      	lsrs	r7, r7, #16
 80013f0:	46ba      	mov	sl, r7
 80013f2:	4343      	muls	r3, r0
 80013f4:	44da      	add	sl, fp
 80013f6:	9302      	str	r3, [sp, #8]
 80013f8:	45d1      	cmp	r9, sl
 80013fa:	d904      	bls.n	8001406 <__aeabi_dmul+0x122>
 80013fc:	2780      	movs	r7, #128	; 0x80
 80013fe:	027f      	lsls	r7, r7, #9
 8001400:	46b9      	mov	r9, r7
 8001402:	444b      	add	r3, r9
 8001404:	9302      	str	r3, [sp, #8]
 8001406:	4653      	mov	r3, sl
 8001408:	0c1b      	lsrs	r3, r3, #16
 800140a:	469b      	mov	fp, r3
 800140c:	4653      	mov	r3, sl
 800140e:	041f      	lsls	r7, r3, #16
 8001410:	4643      	mov	r3, r8
 8001412:	041b      	lsls	r3, r3, #16
 8001414:	0c1b      	lsrs	r3, r3, #16
 8001416:	4698      	mov	r8, r3
 8001418:	003b      	movs	r3, r7
 800141a:	4443      	add	r3, r8
 800141c:	9304      	str	r3, [sp, #16]
 800141e:	0c33      	lsrs	r3, r6, #16
 8001420:	0436      	lsls	r6, r6, #16
 8001422:	0c36      	lsrs	r6, r6, #16
 8001424:	4698      	mov	r8, r3
 8001426:	0033      	movs	r3, r6
 8001428:	4343      	muls	r3, r0
 800142a:	4699      	mov	r9, r3
 800142c:	4643      	mov	r3, r8
 800142e:	4343      	muls	r3, r0
 8001430:	002f      	movs	r7, r5
 8001432:	469a      	mov	sl, r3
 8001434:	4643      	mov	r3, r8
 8001436:	4377      	muls	r7, r6
 8001438:	435d      	muls	r5, r3
 800143a:	0c38      	lsrs	r0, r7, #16
 800143c:	444d      	add	r5, r9
 800143e:	1945      	adds	r5, r0, r5
 8001440:	45a9      	cmp	r9, r5
 8001442:	d903      	bls.n	800144c <__aeabi_dmul+0x168>
 8001444:	2380      	movs	r3, #128	; 0x80
 8001446:	025b      	lsls	r3, r3, #9
 8001448:	4699      	mov	r9, r3
 800144a:	44ca      	add	sl, r9
 800144c:	043f      	lsls	r7, r7, #16
 800144e:	0c28      	lsrs	r0, r5, #16
 8001450:	0c3f      	lsrs	r7, r7, #16
 8001452:	042d      	lsls	r5, r5, #16
 8001454:	19ed      	adds	r5, r5, r7
 8001456:	0c27      	lsrs	r7, r4, #16
 8001458:	0424      	lsls	r4, r4, #16
 800145a:	0c24      	lsrs	r4, r4, #16
 800145c:	0003      	movs	r3, r0
 800145e:	0020      	movs	r0, r4
 8001460:	4350      	muls	r0, r2
 8001462:	437a      	muls	r2, r7
 8001464:	4691      	mov	r9, r2
 8001466:	003a      	movs	r2, r7
 8001468:	4453      	add	r3, sl
 800146a:	9305      	str	r3, [sp, #20]
 800146c:	0c03      	lsrs	r3, r0, #16
 800146e:	469a      	mov	sl, r3
 8001470:	434a      	muls	r2, r1
 8001472:	4361      	muls	r1, r4
 8001474:	4449      	add	r1, r9
 8001476:	4451      	add	r1, sl
 8001478:	44ab      	add	fp, r5
 800147a:	4589      	cmp	r9, r1
 800147c:	d903      	bls.n	8001486 <__aeabi_dmul+0x1a2>
 800147e:	2380      	movs	r3, #128	; 0x80
 8001480:	025b      	lsls	r3, r3, #9
 8001482:	4699      	mov	r9, r3
 8001484:	444a      	add	r2, r9
 8001486:	0400      	lsls	r0, r0, #16
 8001488:	0c0b      	lsrs	r3, r1, #16
 800148a:	0c00      	lsrs	r0, r0, #16
 800148c:	0409      	lsls	r1, r1, #16
 800148e:	1809      	adds	r1, r1, r0
 8001490:	0020      	movs	r0, r4
 8001492:	4699      	mov	r9, r3
 8001494:	4643      	mov	r3, r8
 8001496:	4370      	muls	r0, r6
 8001498:	435c      	muls	r4, r3
 800149a:	437e      	muls	r6, r7
 800149c:	435f      	muls	r7, r3
 800149e:	0c03      	lsrs	r3, r0, #16
 80014a0:	4698      	mov	r8, r3
 80014a2:	19a4      	adds	r4, r4, r6
 80014a4:	4444      	add	r4, r8
 80014a6:	444a      	add	r2, r9
 80014a8:	9703      	str	r7, [sp, #12]
 80014aa:	42a6      	cmp	r6, r4
 80014ac:	d904      	bls.n	80014b8 <__aeabi_dmul+0x1d4>
 80014ae:	2380      	movs	r3, #128	; 0x80
 80014b0:	025b      	lsls	r3, r3, #9
 80014b2:	4698      	mov	r8, r3
 80014b4:	4447      	add	r7, r8
 80014b6:	9703      	str	r7, [sp, #12]
 80014b8:	0423      	lsls	r3, r4, #16
 80014ba:	9e02      	ldr	r6, [sp, #8]
 80014bc:	469a      	mov	sl, r3
 80014be:	9b05      	ldr	r3, [sp, #20]
 80014c0:	445e      	add	r6, fp
 80014c2:	4698      	mov	r8, r3
 80014c4:	42ae      	cmp	r6, r5
 80014c6:	41ad      	sbcs	r5, r5
 80014c8:	1876      	adds	r6, r6, r1
 80014ca:	428e      	cmp	r6, r1
 80014cc:	4189      	sbcs	r1, r1
 80014ce:	0400      	lsls	r0, r0, #16
 80014d0:	0c00      	lsrs	r0, r0, #16
 80014d2:	4450      	add	r0, sl
 80014d4:	4440      	add	r0, r8
 80014d6:	426d      	negs	r5, r5
 80014d8:	1947      	adds	r7, r0, r5
 80014da:	46b8      	mov	r8, r7
 80014dc:	4693      	mov	fp, r2
 80014de:	4249      	negs	r1, r1
 80014e0:	4689      	mov	r9, r1
 80014e2:	44c3      	add	fp, r8
 80014e4:	44d9      	add	r9, fp
 80014e6:	4298      	cmp	r0, r3
 80014e8:	4180      	sbcs	r0, r0
 80014ea:	45a8      	cmp	r8, r5
 80014ec:	41ad      	sbcs	r5, r5
 80014ee:	4593      	cmp	fp, r2
 80014f0:	4192      	sbcs	r2, r2
 80014f2:	4589      	cmp	r9, r1
 80014f4:	4189      	sbcs	r1, r1
 80014f6:	426d      	negs	r5, r5
 80014f8:	4240      	negs	r0, r0
 80014fa:	4328      	orrs	r0, r5
 80014fc:	0c24      	lsrs	r4, r4, #16
 80014fe:	4252      	negs	r2, r2
 8001500:	4249      	negs	r1, r1
 8001502:	430a      	orrs	r2, r1
 8001504:	9b03      	ldr	r3, [sp, #12]
 8001506:	1900      	adds	r0, r0, r4
 8001508:	1880      	adds	r0, r0, r2
 800150a:	18c7      	adds	r7, r0, r3
 800150c:	464b      	mov	r3, r9
 800150e:	0ddc      	lsrs	r4, r3, #23
 8001510:	9b04      	ldr	r3, [sp, #16]
 8001512:	0275      	lsls	r5, r6, #9
 8001514:	431d      	orrs	r5, r3
 8001516:	1e6a      	subs	r2, r5, #1
 8001518:	4195      	sbcs	r5, r2
 800151a:	464b      	mov	r3, r9
 800151c:	0df6      	lsrs	r6, r6, #23
 800151e:	027f      	lsls	r7, r7, #9
 8001520:	4335      	orrs	r5, r6
 8001522:	025a      	lsls	r2, r3, #9
 8001524:	433c      	orrs	r4, r7
 8001526:	4315      	orrs	r5, r2
 8001528:	01fb      	lsls	r3, r7, #7
 800152a:	d400      	bmi.n	800152e <__aeabi_dmul+0x24a>
 800152c:	e11c      	b.n	8001768 <__aeabi_dmul+0x484>
 800152e:	2101      	movs	r1, #1
 8001530:	086a      	lsrs	r2, r5, #1
 8001532:	400d      	ands	r5, r1
 8001534:	4315      	orrs	r5, r2
 8001536:	07e2      	lsls	r2, r4, #31
 8001538:	4315      	orrs	r5, r2
 800153a:	0864      	lsrs	r4, r4, #1
 800153c:	494f      	ldr	r1, [pc, #316]	; (800167c <__aeabi_dmul+0x398>)
 800153e:	4461      	add	r1, ip
 8001540:	2900      	cmp	r1, #0
 8001542:	dc00      	bgt.n	8001546 <__aeabi_dmul+0x262>
 8001544:	e0b0      	b.n	80016a8 <__aeabi_dmul+0x3c4>
 8001546:	076b      	lsls	r3, r5, #29
 8001548:	d009      	beq.n	800155e <__aeabi_dmul+0x27a>
 800154a:	220f      	movs	r2, #15
 800154c:	402a      	ands	r2, r5
 800154e:	2a04      	cmp	r2, #4
 8001550:	d005      	beq.n	800155e <__aeabi_dmul+0x27a>
 8001552:	1d2a      	adds	r2, r5, #4
 8001554:	42aa      	cmp	r2, r5
 8001556:	41ad      	sbcs	r5, r5
 8001558:	426d      	negs	r5, r5
 800155a:	1964      	adds	r4, r4, r5
 800155c:	0015      	movs	r5, r2
 800155e:	01e3      	lsls	r3, r4, #7
 8001560:	d504      	bpl.n	800156c <__aeabi_dmul+0x288>
 8001562:	2180      	movs	r1, #128	; 0x80
 8001564:	4a46      	ldr	r2, [pc, #280]	; (8001680 <__aeabi_dmul+0x39c>)
 8001566:	00c9      	lsls	r1, r1, #3
 8001568:	4014      	ands	r4, r2
 800156a:	4461      	add	r1, ip
 800156c:	4a45      	ldr	r2, [pc, #276]	; (8001684 <__aeabi_dmul+0x3a0>)
 800156e:	4291      	cmp	r1, r2
 8001570:	dd00      	ble.n	8001574 <__aeabi_dmul+0x290>
 8001572:	e726      	b.n	80013c2 <__aeabi_dmul+0xde>
 8001574:	0762      	lsls	r2, r4, #29
 8001576:	08ed      	lsrs	r5, r5, #3
 8001578:	0264      	lsls	r4, r4, #9
 800157a:	0549      	lsls	r1, r1, #21
 800157c:	4315      	orrs	r5, r2
 800157e:	0b24      	lsrs	r4, r4, #12
 8001580:	0d4a      	lsrs	r2, r1, #21
 8001582:	e710      	b.n	80013a6 <__aeabi_dmul+0xc2>
 8001584:	4652      	mov	r2, sl
 8001586:	4332      	orrs	r2, r6
 8001588:	d100      	bne.n	800158c <__aeabi_dmul+0x2a8>
 800158a:	e07f      	b.n	800168c <__aeabi_dmul+0x3a8>
 800158c:	2e00      	cmp	r6, #0
 800158e:	d100      	bne.n	8001592 <__aeabi_dmul+0x2ae>
 8001590:	e0dc      	b.n	800174c <__aeabi_dmul+0x468>
 8001592:	0030      	movs	r0, r6
 8001594:	f000 fd0a 	bl	8001fac <__clzsi2>
 8001598:	0002      	movs	r2, r0
 800159a:	3a0b      	subs	r2, #11
 800159c:	231d      	movs	r3, #29
 800159e:	0001      	movs	r1, r0
 80015a0:	1a9b      	subs	r3, r3, r2
 80015a2:	4652      	mov	r2, sl
 80015a4:	3908      	subs	r1, #8
 80015a6:	40da      	lsrs	r2, r3
 80015a8:	408e      	lsls	r6, r1
 80015aa:	4316      	orrs	r6, r2
 80015ac:	4652      	mov	r2, sl
 80015ae:	408a      	lsls	r2, r1
 80015b0:	9b00      	ldr	r3, [sp, #0]
 80015b2:	4935      	ldr	r1, [pc, #212]	; (8001688 <__aeabi_dmul+0x3a4>)
 80015b4:	1a18      	subs	r0, r3, r0
 80015b6:	0003      	movs	r3, r0
 80015b8:	468c      	mov	ip, r1
 80015ba:	4463      	add	r3, ip
 80015bc:	2000      	movs	r0, #0
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	e6d3      	b.n	800136a <__aeabi_dmul+0x86>
 80015c2:	0025      	movs	r5, r4
 80015c4:	4305      	orrs	r5, r0
 80015c6:	d04a      	beq.n	800165e <__aeabi_dmul+0x37a>
 80015c8:	2c00      	cmp	r4, #0
 80015ca:	d100      	bne.n	80015ce <__aeabi_dmul+0x2ea>
 80015cc:	e0b0      	b.n	8001730 <__aeabi_dmul+0x44c>
 80015ce:	0020      	movs	r0, r4
 80015d0:	f000 fcec 	bl	8001fac <__clzsi2>
 80015d4:	0001      	movs	r1, r0
 80015d6:	0002      	movs	r2, r0
 80015d8:	390b      	subs	r1, #11
 80015da:	231d      	movs	r3, #29
 80015dc:	0010      	movs	r0, r2
 80015de:	1a5b      	subs	r3, r3, r1
 80015e0:	0031      	movs	r1, r6
 80015e2:	0035      	movs	r5, r6
 80015e4:	3808      	subs	r0, #8
 80015e6:	4084      	lsls	r4, r0
 80015e8:	40d9      	lsrs	r1, r3
 80015ea:	4085      	lsls	r5, r0
 80015ec:	430c      	orrs	r4, r1
 80015ee:	4826      	ldr	r0, [pc, #152]	; (8001688 <__aeabi_dmul+0x3a4>)
 80015f0:	1a83      	subs	r3, r0, r2
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	2300      	movs	r3, #0
 80015f6:	4699      	mov	r9, r3
 80015f8:	469b      	mov	fp, r3
 80015fa:	e697      	b.n	800132c <__aeabi_dmul+0x48>
 80015fc:	0005      	movs	r5, r0
 80015fe:	4325      	orrs	r5, r4
 8001600:	d126      	bne.n	8001650 <__aeabi_dmul+0x36c>
 8001602:	2208      	movs	r2, #8
 8001604:	9300      	str	r3, [sp, #0]
 8001606:	2302      	movs	r3, #2
 8001608:	2400      	movs	r4, #0
 800160a:	4691      	mov	r9, r2
 800160c:	469b      	mov	fp, r3
 800160e:	e68d      	b.n	800132c <__aeabi_dmul+0x48>
 8001610:	4652      	mov	r2, sl
 8001612:	9b00      	ldr	r3, [sp, #0]
 8001614:	4332      	orrs	r2, r6
 8001616:	d110      	bne.n	800163a <__aeabi_dmul+0x356>
 8001618:	4915      	ldr	r1, [pc, #84]	; (8001670 <__aeabi_dmul+0x38c>)
 800161a:	2600      	movs	r6, #0
 800161c:	468c      	mov	ip, r1
 800161e:	4463      	add	r3, ip
 8001620:	4649      	mov	r1, r9
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	2302      	movs	r3, #2
 8001626:	4319      	orrs	r1, r3
 8001628:	4689      	mov	r9, r1
 800162a:	2002      	movs	r0, #2
 800162c:	e69d      	b.n	800136a <__aeabi_dmul+0x86>
 800162e:	465b      	mov	r3, fp
 8001630:	9701      	str	r7, [sp, #4]
 8001632:	2b02      	cmp	r3, #2
 8001634:	d000      	beq.n	8001638 <__aeabi_dmul+0x354>
 8001636:	e6ad      	b.n	8001394 <__aeabi_dmul+0xb0>
 8001638:	e6c3      	b.n	80013c2 <__aeabi_dmul+0xde>
 800163a:	4a0d      	ldr	r2, [pc, #52]	; (8001670 <__aeabi_dmul+0x38c>)
 800163c:	2003      	movs	r0, #3
 800163e:	4694      	mov	ip, r2
 8001640:	4463      	add	r3, ip
 8001642:	464a      	mov	r2, r9
 8001644:	9300      	str	r3, [sp, #0]
 8001646:	2303      	movs	r3, #3
 8001648:	431a      	orrs	r2, r3
 800164a:	4691      	mov	r9, r2
 800164c:	4652      	mov	r2, sl
 800164e:	e68c      	b.n	800136a <__aeabi_dmul+0x86>
 8001650:	220c      	movs	r2, #12
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	2303      	movs	r3, #3
 8001656:	0005      	movs	r5, r0
 8001658:	4691      	mov	r9, r2
 800165a:	469b      	mov	fp, r3
 800165c:	e666      	b.n	800132c <__aeabi_dmul+0x48>
 800165e:	2304      	movs	r3, #4
 8001660:	4699      	mov	r9, r3
 8001662:	2300      	movs	r3, #0
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	3301      	adds	r3, #1
 8001668:	2400      	movs	r4, #0
 800166a:	469b      	mov	fp, r3
 800166c:	e65e      	b.n	800132c <__aeabi_dmul+0x48>
 800166e:	46c0      	nop			; (mov r8, r8)
 8001670:	000007ff 	.word	0x000007ff
 8001674:	fffffc01 	.word	0xfffffc01
 8001678:	080061f0 	.word	0x080061f0
 800167c:	000003ff 	.word	0x000003ff
 8001680:	feffffff 	.word	0xfeffffff
 8001684:	000007fe 	.word	0x000007fe
 8001688:	fffffc0d 	.word	0xfffffc0d
 800168c:	4649      	mov	r1, r9
 800168e:	2301      	movs	r3, #1
 8001690:	4319      	orrs	r1, r3
 8001692:	4689      	mov	r9, r1
 8001694:	2600      	movs	r6, #0
 8001696:	2001      	movs	r0, #1
 8001698:	e667      	b.n	800136a <__aeabi_dmul+0x86>
 800169a:	2300      	movs	r3, #0
 800169c:	2480      	movs	r4, #128	; 0x80
 800169e:	2500      	movs	r5, #0
 80016a0:	4a43      	ldr	r2, [pc, #268]	; (80017b0 <__aeabi_dmul+0x4cc>)
 80016a2:	9301      	str	r3, [sp, #4]
 80016a4:	0324      	lsls	r4, r4, #12
 80016a6:	e67e      	b.n	80013a6 <__aeabi_dmul+0xc2>
 80016a8:	2001      	movs	r0, #1
 80016aa:	1a40      	subs	r0, r0, r1
 80016ac:	2838      	cmp	r0, #56	; 0x38
 80016ae:	dd00      	ble.n	80016b2 <__aeabi_dmul+0x3ce>
 80016b0:	e676      	b.n	80013a0 <__aeabi_dmul+0xbc>
 80016b2:	281f      	cmp	r0, #31
 80016b4:	dd5b      	ble.n	800176e <__aeabi_dmul+0x48a>
 80016b6:	221f      	movs	r2, #31
 80016b8:	0023      	movs	r3, r4
 80016ba:	4252      	negs	r2, r2
 80016bc:	1a51      	subs	r1, r2, r1
 80016be:	40cb      	lsrs	r3, r1
 80016c0:	0019      	movs	r1, r3
 80016c2:	2820      	cmp	r0, #32
 80016c4:	d003      	beq.n	80016ce <__aeabi_dmul+0x3ea>
 80016c6:	4a3b      	ldr	r2, [pc, #236]	; (80017b4 <__aeabi_dmul+0x4d0>)
 80016c8:	4462      	add	r2, ip
 80016ca:	4094      	lsls	r4, r2
 80016cc:	4325      	orrs	r5, r4
 80016ce:	1e6a      	subs	r2, r5, #1
 80016d0:	4195      	sbcs	r5, r2
 80016d2:	002a      	movs	r2, r5
 80016d4:	430a      	orrs	r2, r1
 80016d6:	2107      	movs	r1, #7
 80016d8:	000d      	movs	r5, r1
 80016da:	2400      	movs	r4, #0
 80016dc:	4015      	ands	r5, r2
 80016de:	4211      	tst	r1, r2
 80016e0:	d05b      	beq.n	800179a <__aeabi_dmul+0x4b6>
 80016e2:	210f      	movs	r1, #15
 80016e4:	2400      	movs	r4, #0
 80016e6:	4011      	ands	r1, r2
 80016e8:	2904      	cmp	r1, #4
 80016ea:	d053      	beq.n	8001794 <__aeabi_dmul+0x4b0>
 80016ec:	1d11      	adds	r1, r2, #4
 80016ee:	4291      	cmp	r1, r2
 80016f0:	4192      	sbcs	r2, r2
 80016f2:	4252      	negs	r2, r2
 80016f4:	18a4      	adds	r4, r4, r2
 80016f6:	000a      	movs	r2, r1
 80016f8:	0223      	lsls	r3, r4, #8
 80016fa:	d54b      	bpl.n	8001794 <__aeabi_dmul+0x4b0>
 80016fc:	2201      	movs	r2, #1
 80016fe:	2400      	movs	r4, #0
 8001700:	2500      	movs	r5, #0
 8001702:	e650      	b.n	80013a6 <__aeabi_dmul+0xc2>
 8001704:	2380      	movs	r3, #128	; 0x80
 8001706:	031b      	lsls	r3, r3, #12
 8001708:	421c      	tst	r4, r3
 800170a:	d009      	beq.n	8001720 <__aeabi_dmul+0x43c>
 800170c:	421e      	tst	r6, r3
 800170e:	d107      	bne.n	8001720 <__aeabi_dmul+0x43c>
 8001710:	4333      	orrs	r3, r6
 8001712:	031c      	lsls	r4, r3, #12
 8001714:	4643      	mov	r3, r8
 8001716:	0015      	movs	r5, r2
 8001718:	0b24      	lsrs	r4, r4, #12
 800171a:	4a25      	ldr	r2, [pc, #148]	; (80017b0 <__aeabi_dmul+0x4cc>)
 800171c:	9301      	str	r3, [sp, #4]
 800171e:	e642      	b.n	80013a6 <__aeabi_dmul+0xc2>
 8001720:	2280      	movs	r2, #128	; 0x80
 8001722:	0312      	lsls	r2, r2, #12
 8001724:	4314      	orrs	r4, r2
 8001726:	0324      	lsls	r4, r4, #12
 8001728:	4a21      	ldr	r2, [pc, #132]	; (80017b0 <__aeabi_dmul+0x4cc>)
 800172a:	0b24      	lsrs	r4, r4, #12
 800172c:	9701      	str	r7, [sp, #4]
 800172e:	e63a      	b.n	80013a6 <__aeabi_dmul+0xc2>
 8001730:	f000 fc3c 	bl	8001fac <__clzsi2>
 8001734:	0001      	movs	r1, r0
 8001736:	0002      	movs	r2, r0
 8001738:	3115      	adds	r1, #21
 800173a:	3220      	adds	r2, #32
 800173c:	291c      	cmp	r1, #28
 800173e:	dc00      	bgt.n	8001742 <__aeabi_dmul+0x45e>
 8001740:	e74b      	b.n	80015da <__aeabi_dmul+0x2f6>
 8001742:	0034      	movs	r4, r6
 8001744:	3808      	subs	r0, #8
 8001746:	2500      	movs	r5, #0
 8001748:	4084      	lsls	r4, r0
 800174a:	e750      	b.n	80015ee <__aeabi_dmul+0x30a>
 800174c:	f000 fc2e 	bl	8001fac <__clzsi2>
 8001750:	0003      	movs	r3, r0
 8001752:	001a      	movs	r2, r3
 8001754:	3215      	adds	r2, #21
 8001756:	3020      	adds	r0, #32
 8001758:	2a1c      	cmp	r2, #28
 800175a:	dc00      	bgt.n	800175e <__aeabi_dmul+0x47a>
 800175c:	e71e      	b.n	800159c <__aeabi_dmul+0x2b8>
 800175e:	4656      	mov	r6, sl
 8001760:	3b08      	subs	r3, #8
 8001762:	2200      	movs	r2, #0
 8001764:	409e      	lsls	r6, r3
 8001766:	e723      	b.n	80015b0 <__aeabi_dmul+0x2cc>
 8001768:	9b00      	ldr	r3, [sp, #0]
 800176a:	469c      	mov	ip, r3
 800176c:	e6e6      	b.n	800153c <__aeabi_dmul+0x258>
 800176e:	4912      	ldr	r1, [pc, #72]	; (80017b8 <__aeabi_dmul+0x4d4>)
 8001770:	0022      	movs	r2, r4
 8001772:	4461      	add	r1, ip
 8001774:	002e      	movs	r6, r5
 8001776:	408d      	lsls	r5, r1
 8001778:	408a      	lsls	r2, r1
 800177a:	40c6      	lsrs	r6, r0
 800177c:	1e69      	subs	r1, r5, #1
 800177e:	418d      	sbcs	r5, r1
 8001780:	4332      	orrs	r2, r6
 8001782:	432a      	orrs	r2, r5
 8001784:	40c4      	lsrs	r4, r0
 8001786:	0753      	lsls	r3, r2, #29
 8001788:	d0b6      	beq.n	80016f8 <__aeabi_dmul+0x414>
 800178a:	210f      	movs	r1, #15
 800178c:	4011      	ands	r1, r2
 800178e:	2904      	cmp	r1, #4
 8001790:	d1ac      	bne.n	80016ec <__aeabi_dmul+0x408>
 8001792:	e7b1      	b.n	80016f8 <__aeabi_dmul+0x414>
 8001794:	0765      	lsls	r5, r4, #29
 8001796:	0264      	lsls	r4, r4, #9
 8001798:	0b24      	lsrs	r4, r4, #12
 800179a:	08d2      	lsrs	r2, r2, #3
 800179c:	4315      	orrs	r5, r2
 800179e:	2200      	movs	r2, #0
 80017a0:	e601      	b.n	80013a6 <__aeabi_dmul+0xc2>
 80017a2:	2280      	movs	r2, #128	; 0x80
 80017a4:	0312      	lsls	r2, r2, #12
 80017a6:	4314      	orrs	r4, r2
 80017a8:	0324      	lsls	r4, r4, #12
 80017aa:	4a01      	ldr	r2, [pc, #4]	; (80017b0 <__aeabi_dmul+0x4cc>)
 80017ac:	0b24      	lsrs	r4, r4, #12
 80017ae:	e5fa      	b.n	80013a6 <__aeabi_dmul+0xc2>
 80017b0:	000007ff 	.word	0x000007ff
 80017b4:	0000043e 	.word	0x0000043e
 80017b8:	0000041e 	.word	0x0000041e

080017bc <__aeabi_dsub>:
 80017bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017be:	4657      	mov	r7, sl
 80017c0:	464e      	mov	r6, r9
 80017c2:	4645      	mov	r5, r8
 80017c4:	46de      	mov	lr, fp
 80017c6:	b5e0      	push	{r5, r6, r7, lr}
 80017c8:	001e      	movs	r6, r3
 80017ca:	0017      	movs	r7, r2
 80017cc:	004a      	lsls	r2, r1, #1
 80017ce:	030b      	lsls	r3, r1, #12
 80017d0:	0d52      	lsrs	r2, r2, #21
 80017d2:	0a5b      	lsrs	r3, r3, #9
 80017d4:	4690      	mov	r8, r2
 80017d6:	0f42      	lsrs	r2, r0, #29
 80017d8:	431a      	orrs	r2, r3
 80017da:	0fcd      	lsrs	r5, r1, #31
 80017dc:	4ccd      	ldr	r4, [pc, #820]	; (8001b14 <__aeabi_dsub+0x358>)
 80017de:	0331      	lsls	r1, r6, #12
 80017e0:	00c3      	lsls	r3, r0, #3
 80017e2:	4694      	mov	ip, r2
 80017e4:	0070      	lsls	r0, r6, #1
 80017e6:	0f7a      	lsrs	r2, r7, #29
 80017e8:	0a49      	lsrs	r1, r1, #9
 80017ea:	00ff      	lsls	r7, r7, #3
 80017ec:	469a      	mov	sl, r3
 80017ee:	46b9      	mov	r9, r7
 80017f0:	0d40      	lsrs	r0, r0, #21
 80017f2:	0ff6      	lsrs	r6, r6, #31
 80017f4:	4311      	orrs	r1, r2
 80017f6:	42a0      	cmp	r0, r4
 80017f8:	d100      	bne.n	80017fc <__aeabi_dsub+0x40>
 80017fa:	e0b1      	b.n	8001960 <__aeabi_dsub+0x1a4>
 80017fc:	2201      	movs	r2, #1
 80017fe:	4056      	eors	r6, r2
 8001800:	46b3      	mov	fp, r6
 8001802:	42b5      	cmp	r5, r6
 8001804:	d100      	bne.n	8001808 <__aeabi_dsub+0x4c>
 8001806:	e088      	b.n	800191a <__aeabi_dsub+0x15e>
 8001808:	4642      	mov	r2, r8
 800180a:	1a12      	subs	r2, r2, r0
 800180c:	2a00      	cmp	r2, #0
 800180e:	dc00      	bgt.n	8001812 <__aeabi_dsub+0x56>
 8001810:	e0ae      	b.n	8001970 <__aeabi_dsub+0x1b4>
 8001812:	2800      	cmp	r0, #0
 8001814:	d100      	bne.n	8001818 <__aeabi_dsub+0x5c>
 8001816:	e0c1      	b.n	800199c <__aeabi_dsub+0x1e0>
 8001818:	48be      	ldr	r0, [pc, #760]	; (8001b14 <__aeabi_dsub+0x358>)
 800181a:	4580      	cmp	r8, r0
 800181c:	d100      	bne.n	8001820 <__aeabi_dsub+0x64>
 800181e:	e151      	b.n	8001ac4 <__aeabi_dsub+0x308>
 8001820:	2080      	movs	r0, #128	; 0x80
 8001822:	0400      	lsls	r0, r0, #16
 8001824:	4301      	orrs	r1, r0
 8001826:	2a38      	cmp	r2, #56	; 0x38
 8001828:	dd00      	ble.n	800182c <__aeabi_dsub+0x70>
 800182a:	e17b      	b.n	8001b24 <__aeabi_dsub+0x368>
 800182c:	2a1f      	cmp	r2, #31
 800182e:	dd00      	ble.n	8001832 <__aeabi_dsub+0x76>
 8001830:	e1ee      	b.n	8001c10 <__aeabi_dsub+0x454>
 8001832:	2020      	movs	r0, #32
 8001834:	003e      	movs	r6, r7
 8001836:	1a80      	subs	r0, r0, r2
 8001838:	000c      	movs	r4, r1
 800183a:	40d6      	lsrs	r6, r2
 800183c:	40d1      	lsrs	r1, r2
 800183e:	4087      	lsls	r7, r0
 8001840:	4662      	mov	r2, ip
 8001842:	4084      	lsls	r4, r0
 8001844:	1a52      	subs	r2, r2, r1
 8001846:	1e78      	subs	r0, r7, #1
 8001848:	4187      	sbcs	r7, r0
 800184a:	4694      	mov	ip, r2
 800184c:	4334      	orrs	r4, r6
 800184e:	4327      	orrs	r7, r4
 8001850:	1bdc      	subs	r4, r3, r7
 8001852:	42a3      	cmp	r3, r4
 8001854:	419b      	sbcs	r3, r3
 8001856:	4662      	mov	r2, ip
 8001858:	425b      	negs	r3, r3
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	4699      	mov	r9, r3
 800185e:	464b      	mov	r3, r9
 8001860:	021b      	lsls	r3, r3, #8
 8001862:	d400      	bmi.n	8001866 <__aeabi_dsub+0xaa>
 8001864:	e118      	b.n	8001a98 <__aeabi_dsub+0x2dc>
 8001866:	464b      	mov	r3, r9
 8001868:	0258      	lsls	r0, r3, #9
 800186a:	0a43      	lsrs	r3, r0, #9
 800186c:	4699      	mov	r9, r3
 800186e:	464b      	mov	r3, r9
 8001870:	2b00      	cmp	r3, #0
 8001872:	d100      	bne.n	8001876 <__aeabi_dsub+0xba>
 8001874:	e137      	b.n	8001ae6 <__aeabi_dsub+0x32a>
 8001876:	4648      	mov	r0, r9
 8001878:	f000 fb98 	bl	8001fac <__clzsi2>
 800187c:	0001      	movs	r1, r0
 800187e:	3908      	subs	r1, #8
 8001880:	2320      	movs	r3, #32
 8001882:	0022      	movs	r2, r4
 8001884:	4648      	mov	r0, r9
 8001886:	1a5b      	subs	r3, r3, r1
 8001888:	40da      	lsrs	r2, r3
 800188a:	4088      	lsls	r0, r1
 800188c:	408c      	lsls	r4, r1
 800188e:	4643      	mov	r3, r8
 8001890:	4310      	orrs	r0, r2
 8001892:	4588      	cmp	r8, r1
 8001894:	dd00      	ble.n	8001898 <__aeabi_dsub+0xdc>
 8001896:	e136      	b.n	8001b06 <__aeabi_dsub+0x34a>
 8001898:	1ac9      	subs	r1, r1, r3
 800189a:	1c4b      	adds	r3, r1, #1
 800189c:	2b1f      	cmp	r3, #31
 800189e:	dd00      	ble.n	80018a2 <__aeabi_dsub+0xe6>
 80018a0:	e0ea      	b.n	8001a78 <__aeabi_dsub+0x2bc>
 80018a2:	2220      	movs	r2, #32
 80018a4:	0026      	movs	r6, r4
 80018a6:	1ad2      	subs	r2, r2, r3
 80018a8:	0001      	movs	r1, r0
 80018aa:	4094      	lsls	r4, r2
 80018ac:	40de      	lsrs	r6, r3
 80018ae:	40d8      	lsrs	r0, r3
 80018b0:	2300      	movs	r3, #0
 80018b2:	4091      	lsls	r1, r2
 80018b4:	1e62      	subs	r2, r4, #1
 80018b6:	4194      	sbcs	r4, r2
 80018b8:	4681      	mov	r9, r0
 80018ba:	4698      	mov	r8, r3
 80018bc:	4331      	orrs	r1, r6
 80018be:	430c      	orrs	r4, r1
 80018c0:	0763      	lsls	r3, r4, #29
 80018c2:	d009      	beq.n	80018d8 <__aeabi_dsub+0x11c>
 80018c4:	230f      	movs	r3, #15
 80018c6:	4023      	ands	r3, r4
 80018c8:	2b04      	cmp	r3, #4
 80018ca:	d005      	beq.n	80018d8 <__aeabi_dsub+0x11c>
 80018cc:	1d23      	adds	r3, r4, #4
 80018ce:	42a3      	cmp	r3, r4
 80018d0:	41a4      	sbcs	r4, r4
 80018d2:	4264      	negs	r4, r4
 80018d4:	44a1      	add	r9, r4
 80018d6:	001c      	movs	r4, r3
 80018d8:	464b      	mov	r3, r9
 80018da:	021b      	lsls	r3, r3, #8
 80018dc:	d400      	bmi.n	80018e0 <__aeabi_dsub+0x124>
 80018de:	e0de      	b.n	8001a9e <__aeabi_dsub+0x2e2>
 80018e0:	4641      	mov	r1, r8
 80018e2:	4b8c      	ldr	r3, [pc, #560]	; (8001b14 <__aeabi_dsub+0x358>)
 80018e4:	3101      	adds	r1, #1
 80018e6:	4299      	cmp	r1, r3
 80018e8:	d100      	bne.n	80018ec <__aeabi_dsub+0x130>
 80018ea:	e0e7      	b.n	8001abc <__aeabi_dsub+0x300>
 80018ec:	464b      	mov	r3, r9
 80018ee:	488a      	ldr	r0, [pc, #552]	; (8001b18 <__aeabi_dsub+0x35c>)
 80018f0:	08e4      	lsrs	r4, r4, #3
 80018f2:	4003      	ands	r3, r0
 80018f4:	0018      	movs	r0, r3
 80018f6:	0549      	lsls	r1, r1, #21
 80018f8:	075b      	lsls	r3, r3, #29
 80018fa:	0240      	lsls	r0, r0, #9
 80018fc:	4323      	orrs	r3, r4
 80018fe:	0d4a      	lsrs	r2, r1, #21
 8001900:	0b04      	lsrs	r4, r0, #12
 8001902:	0512      	lsls	r2, r2, #20
 8001904:	07ed      	lsls	r5, r5, #31
 8001906:	4322      	orrs	r2, r4
 8001908:	432a      	orrs	r2, r5
 800190a:	0018      	movs	r0, r3
 800190c:	0011      	movs	r1, r2
 800190e:	bcf0      	pop	{r4, r5, r6, r7}
 8001910:	46bb      	mov	fp, r7
 8001912:	46b2      	mov	sl, r6
 8001914:	46a9      	mov	r9, r5
 8001916:	46a0      	mov	r8, r4
 8001918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800191a:	4642      	mov	r2, r8
 800191c:	1a12      	subs	r2, r2, r0
 800191e:	2a00      	cmp	r2, #0
 8001920:	dd52      	ble.n	80019c8 <__aeabi_dsub+0x20c>
 8001922:	2800      	cmp	r0, #0
 8001924:	d100      	bne.n	8001928 <__aeabi_dsub+0x16c>
 8001926:	e09c      	b.n	8001a62 <__aeabi_dsub+0x2a6>
 8001928:	45a0      	cmp	r8, r4
 800192a:	d100      	bne.n	800192e <__aeabi_dsub+0x172>
 800192c:	e0ca      	b.n	8001ac4 <__aeabi_dsub+0x308>
 800192e:	2080      	movs	r0, #128	; 0x80
 8001930:	0400      	lsls	r0, r0, #16
 8001932:	4301      	orrs	r1, r0
 8001934:	2a38      	cmp	r2, #56	; 0x38
 8001936:	dd00      	ble.n	800193a <__aeabi_dsub+0x17e>
 8001938:	e149      	b.n	8001bce <__aeabi_dsub+0x412>
 800193a:	2a1f      	cmp	r2, #31
 800193c:	dc00      	bgt.n	8001940 <__aeabi_dsub+0x184>
 800193e:	e197      	b.n	8001c70 <__aeabi_dsub+0x4b4>
 8001940:	0010      	movs	r0, r2
 8001942:	000e      	movs	r6, r1
 8001944:	3820      	subs	r0, #32
 8001946:	40c6      	lsrs	r6, r0
 8001948:	2a20      	cmp	r2, #32
 800194a:	d004      	beq.n	8001956 <__aeabi_dsub+0x19a>
 800194c:	2040      	movs	r0, #64	; 0x40
 800194e:	1a82      	subs	r2, r0, r2
 8001950:	4091      	lsls	r1, r2
 8001952:	430f      	orrs	r7, r1
 8001954:	46b9      	mov	r9, r7
 8001956:	464c      	mov	r4, r9
 8001958:	1e62      	subs	r2, r4, #1
 800195a:	4194      	sbcs	r4, r2
 800195c:	4334      	orrs	r4, r6
 800195e:	e13a      	b.n	8001bd6 <__aeabi_dsub+0x41a>
 8001960:	000a      	movs	r2, r1
 8001962:	433a      	orrs	r2, r7
 8001964:	d028      	beq.n	80019b8 <__aeabi_dsub+0x1fc>
 8001966:	46b3      	mov	fp, r6
 8001968:	42b5      	cmp	r5, r6
 800196a:	d02b      	beq.n	80019c4 <__aeabi_dsub+0x208>
 800196c:	4a6b      	ldr	r2, [pc, #428]	; (8001b1c <__aeabi_dsub+0x360>)
 800196e:	4442      	add	r2, r8
 8001970:	2a00      	cmp	r2, #0
 8001972:	d05d      	beq.n	8001a30 <__aeabi_dsub+0x274>
 8001974:	4642      	mov	r2, r8
 8001976:	4644      	mov	r4, r8
 8001978:	1a82      	subs	r2, r0, r2
 800197a:	2c00      	cmp	r4, #0
 800197c:	d000      	beq.n	8001980 <__aeabi_dsub+0x1c4>
 800197e:	e0f5      	b.n	8001b6c <__aeabi_dsub+0x3b0>
 8001980:	4665      	mov	r5, ip
 8001982:	431d      	orrs	r5, r3
 8001984:	d100      	bne.n	8001988 <__aeabi_dsub+0x1cc>
 8001986:	e19c      	b.n	8001cc2 <__aeabi_dsub+0x506>
 8001988:	1e55      	subs	r5, r2, #1
 800198a:	2a01      	cmp	r2, #1
 800198c:	d100      	bne.n	8001990 <__aeabi_dsub+0x1d4>
 800198e:	e1fb      	b.n	8001d88 <__aeabi_dsub+0x5cc>
 8001990:	4c60      	ldr	r4, [pc, #384]	; (8001b14 <__aeabi_dsub+0x358>)
 8001992:	42a2      	cmp	r2, r4
 8001994:	d100      	bne.n	8001998 <__aeabi_dsub+0x1dc>
 8001996:	e1bd      	b.n	8001d14 <__aeabi_dsub+0x558>
 8001998:	002a      	movs	r2, r5
 800199a:	e0f0      	b.n	8001b7e <__aeabi_dsub+0x3c2>
 800199c:	0008      	movs	r0, r1
 800199e:	4338      	orrs	r0, r7
 80019a0:	d100      	bne.n	80019a4 <__aeabi_dsub+0x1e8>
 80019a2:	e0c3      	b.n	8001b2c <__aeabi_dsub+0x370>
 80019a4:	1e50      	subs	r0, r2, #1
 80019a6:	2a01      	cmp	r2, #1
 80019a8:	d100      	bne.n	80019ac <__aeabi_dsub+0x1f0>
 80019aa:	e1a8      	b.n	8001cfe <__aeabi_dsub+0x542>
 80019ac:	4c59      	ldr	r4, [pc, #356]	; (8001b14 <__aeabi_dsub+0x358>)
 80019ae:	42a2      	cmp	r2, r4
 80019b0:	d100      	bne.n	80019b4 <__aeabi_dsub+0x1f8>
 80019b2:	e087      	b.n	8001ac4 <__aeabi_dsub+0x308>
 80019b4:	0002      	movs	r2, r0
 80019b6:	e736      	b.n	8001826 <__aeabi_dsub+0x6a>
 80019b8:	2201      	movs	r2, #1
 80019ba:	4056      	eors	r6, r2
 80019bc:	46b3      	mov	fp, r6
 80019be:	42b5      	cmp	r5, r6
 80019c0:	d000      	beq.n	80019c4 <__aeabi_dsub+0x208>
 80019c2:	e721      	b.n	8001808 <__aeabi_dsub+0x4c>
 80019c4:	4a55      	ldr	r2, [pc, #340]	; (8001b1c <__aeabi_dsub+0x360>)
 80019c6:	4442      	add	r2, r8
 80019c8:	2a00      	cmp	r2, #0
 80019ca:	d100      	bne.n	80019ce <__aeabi_dsub+0x212>
 80019cc:	e0b5      	b.n	8001b3a <__aeabi_dsub+0x37e>
 80019ce:	4642      	mov	r2, r8
 80019d0:	4644      	mov	r4, r8
 80019d2:	1a82      	subs	r2, r0, r2
 80019d4:	2c00      	cmp	r4, #0
 80019d6:	d100      	bne.n	80019da <__aeabi_dsub+0x21e>
 80019d8:	e138      	b.n	8001c4c <__aeabi_dsub+0x490>
 80019da:	4e4e      	ldr	r6, [pc, #312]	; (8001b14 <__aeabi_dsub+0x358>)
 80019dc:	42b0      	cmp	r0, r6
 80019de:	d100      	bne.n	80019e2 <__aeabi_dsub+0x226>
 80019e0:	e1de      	b.n	8001da0 <__aeabi_dsub+0x5e4>
 80019e2:	2680      	movs	r6, #128	; 0x80
 80019e4:	4664      	mov	r4, ip
 80019e6:	0436      	lsls	r6, r6, #16
 80019e8:	4334      	orrs	r4, r6
 80019ea:	46a4      	mov	ip, r4
 80019ec:	2a38      	cmp	r2, #56	; 0x38
 80019ee:	dd00      	ble.n	80019f2 <__aeabi_dsub+0x236>
 80019f0:	e196      	b.n	8001d20 <__aeabi_dsub+0x564>
 80019f2:	2a1f      	cmp	r2, #31
 80019f4:	dd00      	ble.n	80019f8 <__aeabi_dsub+0x23c>
 80019f6:	e224      	b.n	8001e42 <__aeabi_dsub+0x686>
 80019f8:	2620      	movs	r6, #32
 80019fa:	1ab4      	subs	r4, r6, r2
 80019fc:	46a2      	mov	sl, r4
 80019fe:	4664      	mov	r4, ip
 8001a00:	4656      	mov	r6, sl
 8001a02:	40b4      	lsls	r4, r6
 8001a04:	46a1      	mov	r9, r4
 8001a06:	001c      	movs	r4, r3
 8001a08:	464e      	mov	r6, r9
 8001a0a:	40d4      	lsrs	r4, r2
 8001a0c:	4326      	orrs	r6, r4
 8001a0e:	0034      	movs	r4, r6
 8001a10:	4656      	mov	r6, sl
 8001a12:	40b3      	lsls	r3, r6
 8001a14:	1e5e      	subs	r6, r3, #1
 8001a16:	41b3      	sbcs	r3, r6
 8001a18:	431c      	orrs	r4, r3
 8001a1a:	4663      	mov	r3, ip
 8001a1c:	40d3      	lsrs	r3, r2
 8001a1e:	18c9      	adds	r1, r1, r3
 8001a20:	19e4      	adds	r4, r4, r7
 8001a22:	42bc      	cmp	r4, r7
 8001a24:	41bf      	sbcs	r7, r7
 8001a26:	427f      	negs	r7, r7
 8001a28:	46b9      	mov	r9, r7
 8001a2a:	4680      	mov	r8, r0
 8001a2c:	4489      	add	r9, r1
 8001a2e:	e0d8      	b.n	8001be2 <__aeabi_dsub+0x426>
 8001a30:	4640      	mov	r0, r8
 8001a32:	4c3b      	ldr	r4, [pc, #236]	; (8001b20 <__aeabi_dsub+0x364>)
 8001a34:	3001      	adds	r0, #1
 8001a36:	4220      	tst	r0, r4
 8001a38:	d000      	beq.n	8001a3c <__aeabi_dsub+0x280>
 8001a3a:	e0b4      	b.n	8001ba6 <__aeabi_dsub+0x3ea>
 8001a3c:	4640      	mov	r0, r8
 8001a3e:	2800      	cmp	r0, #0
 8001a40:	d000      	beq.n	8001a44 <__aeabi_dsub+0x288>
 8001a42:	e144      	b.n	8001cce <__aeabi_dsub+0x512>
 8001a44:	4660      	mov	r0, ip
 8001a46:	4318      	orrs	r0, r3
 8001a48:	d100      	bne.n	8001a4c <__aeabi_dsub+0x290>
 8001a4a:	e190      	b.n	8001d6e <__aeabi_dsub+0x5b2>
 8001a4c:	0008      	movs	r0, r1
 8001a4e:	4338      	orrs	r0, r7
 8001a50:	d000      	beq.n	8001a54 <__aeabi_dsub+0x298>
 8001a52:	e1aa      	b.n	8001daa <__aeabi_dsub+0x5ee>
 8001a54:	4661      	mov	r1, ip
 8001a56:	08db      	lsrs	r3, r3, #3
 8001a58:	0749      	lsls	r1, r1, #29
 8001a5a:	430b      	orrs	r3, r1
 8001a5c:	4661      	mov	r1, ip
 8001a5e:	08cc      	lsrs	r4, r1, #3
 8001a60:	e027      	b.n	8001ab2 <__aeabi_dsub+0x2f6>
 8001a62:	0008      	movs	r0, r1
 8001a64:	4338      	orrs	r0, r7
 8001a66:	d061      	beq.n	8001b2c <__aeabi_dsub+0x370>
 8001a68:	1e50      	subs	r0, r2, #1
 8001a6a:	2a01      	cmp	r2, #1
 8001a6c:	d100      	bne.n	8001a70 <__aeabi_dsub+0x2b4>
 8001a6e:	e139      	b.n	8001ce4 <__aeabi_dsub+0x528>
 8001a70:	42a2      	cmp	r2, r4
 8001a72:	d027      	beq.n	8001ac4 <__aeabi_dsub+0x308>
 8001a74:	0002      	movs	r2, r0
 8001a76:	e75d      	b.n	8001934 <__aeabi_dsub+0x178>
 8001a78:	0002      	movs	r2, r0
 8001a7a:	391f      	subs	r1, #31
 8001a7c:	40ca      	lsrs	r2, r1
 8001a7e:	0011      	movs	r1, r2
 8001a80:	2b20      	cmp	r3, #32
 8001a82:	d003      	beq.n	8001a8c <__aeabi_dsub+0x2d0>
 8001a84:	2240      	movs	r2, #64	; 0x40
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	4098      	lsls	r0, r3
 8001a8a:	4304      	orrs	r4, r0
 8001a8c:	1e63      	subs	r3, r4, #1
 8001a8e:	419c      	sbcs	r4, r3
 8001a90:	2300      	movs	r3, #0
 8001a92:	4699      	mov	r9, r3
 8001a94:	4698      	mov	r8, r3
 8001a96:	430c      	orrs	r4, r1
 8001a98:	0763      	lsls	r3, r4, #29
 8001a9a:	d000      	beq.n	8001a9e <__aeabi_dsub+0x2e2>
 8001a9c:	e712      	b.n	80018c4 <__aeabi_dsub+0x108>
 8001a9e:	464b      	mov	r3, r9
 8001aa0:	464a      	mov	r2, r9
 8001aa2:	08e4      	lsrs	r4, r4, #3
 8001aa4:	075b      	lsls	r3, r3, #29
 8001aa6:	4323      	orrs	r3, r4
 8001aa8:	08d4      	lsrs	r4, r2, #3
 8001aaa:	4642      	mov	r2, r8
 8001aac:	4919      	ldr	r1, [pc, #100]	; (8001b14 <__aeabi_dsub+0x358>)
 8001aae:	428a      	cmp	r2, r1
 8001ab0:	d00e      	beq.n	8001ad0 <__aeabi_dsub+0x314>
 8001ab2:	0324      	lsls	r4, r4, #12
 8001ab4:	0552      	lsls	r2, r2, #21
 8001ab6:	0b24      	lsrs	r4, r4, #12
 8001ab8:	0d52      	lsrs	r2, r2, #21
 8001aba:	e722      	b.n	8001902 <__aeabi_dsub+0x146>
 8001abc:	000a      	movs	r2, r1
 8001abe:	2400      	movs	r4, #0
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	e71e      	b.n	8001902 <__aeabi_dsub+0x146>
 8001ac4:	08db      	lsrs	r3, r3, #3
 8001ac6:	4662      	mov	r2, ip
 8001ac8:	0752      	lsls	r2, r2, #29
 8001aca:	4313      	orrs	r3, r2
 8001acc:	4662      	mov	r2, ip
 8001ace:	08d4      	lsrs	r4, r2, #3
 8001ad0:	001a      	movs	r2, r3
 8001ad2:	4322      	orrs	r2, r4
 8001ad4:	d100      	bne.n	8001ad8 <__aeabi_dsub+0x31c>
 8001ad6:	e1fc      	b.n	8001ed2 <__aeabi_dsub+0x716>
 8001ad8:	2280      	movs	r2, #128	; 0x80
 8001ada:	0312      	lsls	r2, r2, #12
 8001adc:	4314      	orrs	r4, r2
 8001ade:	0324      	lsls	r4, r4, #12
 8001ae0:	4a0c      	ldr	r2, [pc, #48]	; (8001b14 <__aeabi_dsub+0x358>)
 8001ae2:	0b24      	lsrs	r4, r4, #12
 8001ae4:	e70d      	b.n	8001902 <__aeabi_dsub+0x146>
 8001ae6:	0020      	movs	r0, r4
 8001ae8:	f000 fa60 	bl	8001fac <__clzsi2>
 8001aec:	0001      	movs	r1, r0
 8001aee:	3118      	adds	r1, #24
 8001af0:	291f      	cmp	r1, #31
 8001af2:	dc00      	bgt.n	8001af6 <__aeabi_dsub+0x33a>
 8001af4:	e6c4      	b.n	8001880 <__aeabi_dsub+0xc4>
 8001af6:	3808      	subs	r0, #8
 8001af8:	4084      	lsls	r4, r0
 8001afa:	4643      	mov	r3, r8
 8001afc:	0020      	movs	r0, r4
 8001afe:	2400      	movs	r4, #0
 8001b00:	4588      	cmp	r8, r1
 8001b02:	dc00      	bgt.n	8001b06 <__aeabi_dsub+0x34a>
 8001b04:	e6c8      	b.n	8001898 <__aeabi_dsub+0xdc>
 8001b06:	4a04      	ldr	r2, [pc, #16]	; (8001b18 <__aeabi_dsub+0x35c>)
 8001b08:	1a5b      	subs	r3, r3, r1
 8001b0a:	4010      	ands	r0, r2
 8001b0c:	4698      	mov	r8, r3
 8001b0e:	4681      	mov	r9, r0
 8001b10:	e6d6      	b.n	80018c0 <__aeabi_dsub+0x104>
 8001b12:	46c0      	nop			; (mov r8, r8)
 8001b14:	000007ff 	.word	0x000007ff
 8001b18:	ff7fffff 	.word	0xff7fffff
 8001b1c:	fffff801 	.word	0xfffff801
 8001b20:	000007fe 	.word	0x000007fe
 8001b24:	430f      	orrs	r7, r1
 8001b26:	1e7a      	subs	r2, r7, #1
 8001b28:	4197      	sbcs	r7, r2
 8001b2a:	e691      	b.n	8001850 <__aeabi_dsub+0x94>
 8001b2c:	4661      	mov	r1, ip
 8001b2e:	08db      	lsrs	r3, r3, #3
 8001b30:	0749      	lsls	r1, r1, #29
 8001b32:	430b      	orrs	r3, r1
 8001b34:	4661      	mov	r1, ip
 8001b36:	08cc      	lsrs	r4, r1, #3
 8001b38:	e7b8      	b.n	8001aac <__aeabi_dsub+0x2f0>
 8001b3a:	4640      	mov	r0, r8
 8001b3c:	4cd3      	ldr	r4, [pc, #844]	; (8001e8c <__aeabi_dsub+0x6d0>)
 8001b3e:	3001      	adds	r0, #1
 8001b40:	4220      	tst	r0, r4
 8001b42:	d000      	beq.n	8001b46 <__aeabi_dsub+0x38a>
 8001b44:	e0a2      	b.n	8001c8c <__aeabi_dsub+0x4d0>
 8001b46:	4640      	mov	r0, r8
 8001b48:	2800      	cmp	r0, #0
 8001b4a:	d000      	beq.n	8001b4e <__aeabi_dsub+0x392>
 8001b4c:	e101      	b.n	8001d52 <__aeabi_dsub+0x596>
 8001b4e:	4660      	mov	r0, ip
 8001b50:	4318      	orrs	r0, r3
 8001b52:	d100      	bne.n	8001b56 <__aeabi_dsub+0x39a>
 8001b54:	e15e      	b.n	8001e14 <__aeabi_dsub+0x658>
 8001b56:	0008      	movs	r0, r1
 8001b58:	4338      	orrs	r0, r7
 8001b5a:	d000      	beq.n	8001b5e <__aeabi_dsub+0x3a2>
 8001b5c:	e15f      	b.n	8001e1e <__aeabi_dsub+0x662>
 8001b5e:	4661      	mov	r1, ip
 8001b60:	08db      	lsrs	r3, r3, #3
 8001b62:	0749      	lsls	r1, r1, #29
 8001b64:	430b      	orrs	r3, r1
 8001b66:	4661      	mov	r1, ip
 8001b68:	08cc      	lsrs	r4, r1, #3
 8001b6a:	e7a2      	b.n	8001ab2 <__aeabi_dsub+0x2f6>
 8001b6c:	4dc8      	ldr	r5, [pc, #800]	; (8001e90 <__aeabi_dsub+0x6d4>)
 8001b6e:	42a8      	cmp	r0, r5
 8001b70:	d100      	bne.n	8001b74 <__aeabi_dsub+0x3b8>
 8001b72:	e0cf      	b.n	8001d14 <__aeabi_dsub+0x558>
 8001b74:	2580      	movs	r5, #128	; 0x80
 8001b76:	4664      	mov	r4, ip
 8001b78:	042d      	lsls	r5, r5, #16
 8001b7a:	432c      	orrs	r4, r5
 8001b7c:	46a4      	mov	ip, r4
 8001b7e:	2a38      	cmp	r2, #56	; 0x38
 8001b80:	dc56      	bgt.n	8001c30 <__aeabi_dsub+0x474>
 8001b82:	2a1f      	cmp	r2, #31
 8001b84:	dd00      	ble.n	8001b88 <__aeabi_dsub+0x3cc>
 8001b86:	e0d1      	b.n	8001d2c <__aeabi_dsub+0x570>
 8001b88:	2520      	movs	r5, #32
 8001b8a:	001e      	movs	r6, r3
 8001b8c:	1aad      	subs	r5, r5, r2
 8001b8e:	4664      	mov	r4, ip
 8001b90:	40ab      	lsls	r3, r5
 8001b92:	40ac      	lsls	r4, r5
 8001b94:	40d6      	lsrs	r6, r2
 8001b96:	1e5d      	subs	r5, r3, #1
 8001b98:	41ab      	sbcs	r3, r5
 8001b9a:	4334      	orrs	r4, r6
 8001b9c:	4323      	orrs	r3, r4
 8001b9e:	4664      	mov	r4, ip
 8001ba0:	40d4      	lsrs	r4, r2
 8001ba2:	1b09      	subs	r1, r1, r4
 8001ba4:	e049      	b.n	8001c3a <__aeabi_dsub+0x47e>
 8001ba6:	4660      	mov	r0, ip
 8001ba8:	1bdc      	subs	r4, r3, r7
 8001baa:	1a46      	subs	r6, r0, r1
 8001bac:	42a3      	cmp	r3, r4
 8001bae:	4180      	sbcs	r0, r0
 8001bb0:	4240      	negs	r0, r0
 8001bb2:	4681      	mov	r9, r0
 8001bb4:	0030      	movs	r0, r6
 8001bb6:	464e      	mov	r6, r9
 8001bb8:	1b80      	subs	r0, r0, r6
 8001bba:	4681      	mov	r9, r0
 8001bbc:	0200      	lsls	r0, r0, #8
 8001bbe:	d476      	bmi.n	8001cae <__aeabi_dsub+0x4f2>
 8001bc0:	464b      	mov	r3, r9
 8001bc2:	4323      	orrs	r3, r4
 8001bc4:	d000      	beq.n	8001bc8 <__aeabi_dsub+0x40c>
 8001bc6:	e652      	b.n	800186e <__aeabi_dsub+0xb2>
 8001bc8:	2400      	movs	r4, #0
 8001bca:	2500      	movs	r5, #0
 8001bcc:	e771      	b.n	8001ab2 <__aeabi_dsub+0x2f6>
 8001bce:	4339      	orrs	r1, r7
 8001bd0:	000c      	movs	r4, r1
 8001bd2:	1e62      	subs	r2, r4, #1
 8001bd4:	4194      	sbcs	r4, r2
 8001bd6:	18e4      	adds	r4, r4, r3
 8001bd8:	429c      	cmp	r4, r3
 8001bda:	419b      	sbcs	r3, r3
 8001bdc:	425b      	negs	r3, r3
 8001bde:	4463      	add	r3, ip
 8001be0:	4699      	mov	r9, r3
 8001be2:	464b      	mov	r3, r9
 8001be4:	021b      	lsls	r3, r3, #8
 8001be6:	d400      	bmi.n	8001bea <__aeabi_dsub+0x42e>
 8001be8:	e756      	b.n	8001a98 <__aeabi_dsub+0x2dc>
 8001bea:	2301      	movs	r3, #1
 8001bec:	469c      	mov	ip, r3
 8001bee:	4ba8      	ldr	r3, [pc, #672]	; (8001e90 <__aeabi_dsub+0x6d4>)
 8001bf0:	44e0      	add	r8, ip
 8001bf2:	4598      	cmp	r8, r3
 8001bf4:	d038      	beq.n	8001c68 <__aeabi_dsub+0x4ac>
 8001bf6:	464b      	mov	r3, r9
 8001bf8:	48a6      	ldr	r0, [pc, #664]	; (8001e94 <__aeabi_dsub+0x6d8>)
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	4003      	ands	r3, r0
 8001bfe:	0018      	movs	r0, r3
 8001c00:	0863      	lsrs	r3, r4, #1
 8001c02:	4014      	ands	r4, r2
 8001c04:	431c      	orrs	r4, r3
 8001c06:	07c3      	lsls	r3, r0, #31
 8001c08:	431c      	orrs	r4, r3
 8001c0a:	0843      	lsrs	r3, r0, #1
 8001c0c:	4699      	mov	r9, r3
 8001c0e:	e657      	b.n	80018c0 <__aeabi_dsub+0x104>
 8001c10:	0010      	movs	r0, r2
 8001c12:	000e      	movs	r6, r1
 8001c14:	3820      	subs	r0, #32
 8001c16:	40c6      	lsrs	r6, r0
 8001c18:	2a20      	cmp	r2, #32
 8001c1a:	d004      	beq.n	8001c26 <__aeabi_dsub+0x46a>
 8001c1c:	2040      	movs	r0, #64	; 0x40
 8001c1e:	1a82      	subs	r2, r0, r2
 8001c20:	4091      	lsls	r1, r2
 8001c22:	430f      	orrs	r7, r1
 8001c24:	46b9      	mov	r9, r7
 8001c26:	464f      	mov	r7, r9
 8001c28:	1e7a      	subs	r2, r7, #1
 8001c2a:	4197      	sbcs	r7, r2
 8001c2c:	4337      	orrs	r7, r6
 8001c2e:	e60f      	b.n	8001850 <__aeabi_dsub+0x94>
 8001c30:	4662      	mov	r2, ip
 8001c32:	431a      	orrs	r2, r3
 8001c34:	0013      	movs	r3, r2
 8001c36:	1e5a      	subs	r2, r3, #1
 8001c38:	4193      	sbcs	r3, r2
 8001c3a:	1afc      	subs	r4, r7, r3
 8001c3c:	42a7      	cmp	r7, r4
 8001c3e:	41bf      	sbcs	r7, r7
 8001c40:	427f      	negs	r7, r7
 8001c42:	1bcb      	subs	r3, r1, r7
 8001c44:	4699      	mov	r9, r3
 8001c46:	465d      	mov	r5, fp
 8001c48:	4680      	mov	r8, r0
 8001c4a:	e608      	b.n	800185e <__aeabi_dsub+0xa2>
 8001c4c:	4666      	mov	r6, ip
 8001c4e:	431e      	orrs	r6, r3
 8001c50:	d100      	bne.n	8001c54 <__aeabi_dsub+0x498>
 8001c52:	e0be      	b.n	8001dd2 <__aeabi_dsub+0x616>
 8001c54:	1e56      	subs	r6, r2, #1
 8001c56:	2a01      	cmp	r2, #1
 8001c58:	d100      	bne.n	8001c5c <__aeabi_dsub+0x4a0>
 8001c5a:	e109      	b.n	8001e70 <__aeabi_dsub+0x6b4>
 8001c5c:	4c8c      	ldr	r4, [pc, #560]	; (8001e90 <__aeabi_dsub+0x6d4>)
 8001c5e:	42a2      	cmp	r2, r4
 8001c60:	d100      	bne.n	8001c64 <__aeabi_dsub+0x4a8>
 8001c62:	e119      	b.n	8001e98 <__aeabi_dsub+0x6dc>
 8001c64:	0032      	movs	r2, r6
 8001c66:	e6c1      	b.n	80019ec <__aeabi_dsub+0x230>
 8001c68:	4642      	mov	r2, r8
 8001c6a:	2400      	movs	r4, #0
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	e648      	b.n	8001902 <__aeabi_dsub+0x146>
 8001c70:	2020      	movs	r0, #32
 8001c72:	000c      	movs	r4, r1
 8001c74:	1a80      	subs	r0, r0, r2
 8001c76:	003e      	movs	r6, r7
 8001c78:	4087      	lsls	r7, r0
 8001c7a:	4084      	lsls	r4, r0
 8001c7c:	40d6      	lsrs	r6, r2
 8001c7e:	1e78      	subs	r0, r7, #1
 8001c80:	4187      	sbcs	r7, r0
 8001c82:	40d1      	lsrs	r1, r2
 8001c84:	4334      	orrs	r4, r6
 8001c86:	433c      	orrs	r4, r7
 8001c88:	448c      	add	ip, r1
 8001c8a:	e7a4      	b.n	8001bd6 <__aeabi_dsub+0x41a>
 8001c8c:	4a80      	ldr	r2, [pc, #512]	; (8001e90 <__aeabi_dsub+0x6d4>)
 8001c8e:	4290      	cmp	r0, r2
 8001c90:	d100      	bne.n	8001c94 <__aeabi_dsub+0x4d8>
 8001c92:	e0e9      	b.n	8001e68 <__aeabi_dsub+0x6ac>
 8001c94:	19df      	adds	r7, r3, r7
 8001c96:	429f      	cmp	r7, r3
 8001c98:	419b      	sbcs	r3, r3
 8001c9a:	4461      	add	r1, ip
 8001c9c:	425b      	negs	r3, r3
 8001c9e:	18c9      	adds	r1, r1, r3
 8001ca0:	07cc      	lsls	r4, r1, #31
 8001ca2:	087f      	lsrs	r7, r7, #1
 8001ca4:	084b      	lsrs	r3, r1, #1
 8001ca6:	4699      	mov	r9, r3
 8001ca8:	4680      	mov	r8, r0
 8001caa:	433c      	orrs	r4, r7
 8001cac:	e6f4      	b.n	8001a98 <__aeabi_dsub+0x2dc>
 8001cae:	1afc      	subs	r4, r7, r3
 8001cb0:	42a7      	cmp	r7, r4
 8001cb2:	41bf      	sbcs	r7, r7
 8001cb4:	4663      	mov	r3, ip
 8001cb6:	427f      	negs	r7, r7
 8001cb8:	1ac9      	subs	r1, r1, r3
 8001cba:	1bcb      	subs	r3, r1, r7
 8001cbc:	4699      	mov	r9, r3
 8001cbe:	465d      	mov	r5, fp
 8001cc0:	e5d5      	b.n	800186e <__aeabi_dsub+0xb2>
 8001cc2:	08ff      	lsrs	r7, r7, #3
 8001cc4:	074b      	lsls	r3, r1, #29
 8001cc6:	465d      	mov	r5, fp
 8001cc8:	433b      	orrs	r3, r7
 8001cca:	08cc      	lsrs	r4, r1, #3
 8001ccc:	e6ee      	b.n	8001aac <__aeabi_dsub+0x2f0>
 8001cce:	4662      	mov	r2, ip
 8001cd0:	431a      	orrs	r2, r3
 8001cd2:	d000      	beq.n	8001cd6 <__aeabi_dsub+0x51a>
 8001cd4:	e082      	b.n	8001ddc <__aeabi_dsub+0x620>
 8001cd6:	000b      	movs	r3, r1
 8001cd8:	433b      	orrs	r3, r7
 8001cda:	d11b      	bne.n	8001d14 <__aeabi_dsub+0x558>
 8001cdc:	2480      	movs	r4, #128	; 0x80
 8001cde:	2500      	movs	r5, #0
 8001ce0:	0324      	lsls	r4, r4, #12
 8001ce2:	e6f9      	b.n	8001ad8 <__aeabi_dsub+0x31c>
 8001ce4:	19dc      	adds	r4, r3, r7
 8001ce6:	429c      	cmp	r4, r3
 8001ce8:	419b      	sbcs	r3, r3
 8001cea:	4461      	add	r1, ip
 8001cec:	4689      	mov	r9, r1
 8001cee:	425b      	negs	r3, r3
 8001cf0:	4499      	add	r9, r3
 8001cf2:	464b      	mov	r3, r9
 8001cf4:	021b      	lsls	r3, r3, #8
 8001cf6:	d444      	bmi.n	8001d82 <__aeabi_dsub+0x5c6>
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	4698      	mov	r8, r3
 8001cfc:	e6cc      	b.n	8001a98 <__aeabi_dsub+0x2dc>
 8001cfe:	1bdc      	subs	r4, r3, r7
 8001d00:	4662      	mov	r2, ip
 8001d02:	42a3      	cmp	r3, r4
 8001d04:	419b      	sbcs	r3, r3
 8001d06:	1a51      	subs	r1, r2, r1
 8001d08:	425b      	negs	r3, r3
 8001d0a:	1acb      	subs	r3, r1, r3
 8001d0c:	4699      	mov	r9, r3
 8001d0e:	2301      	movs	r3, #1
 8001d10:	4698      	mov	r8, r3
 8001d12:	e5a4      	b.n	800185e <__aeabi_dsub+0xa2>
 8001d14:	08ff      	lsrs	r7, r7, #3
 8001d16:	074b      	lsls	r3, r1, #29
 8001d18:	465d      	mov	r5, fp
 8001d1a:	433b      	orrs	r3, r7
 8001d1c:	08cc      	lsrs	r4, r1, #3
 8001d1e:	e6d7      	b.n	8001ad0 <__aeabi_dsub+0x314>
 8001d20:	4662      	mov	r2, ip
 8001d22:	431a      	orrs	r2, r3
 8001d24:	0014      	movs	r4, r2
 8001d26:	1e63      	subs	r3, r4, #1
 8001d28:	419c      	sbcs	r4, r3
 8001d2a:	e679      	b.n	8001a20 <__aeabi_dsub+0x264>
 8001d2c:	0015      	movs	r5, r2
 8001d2e:	4664      	mov	r4, ip
 8001d30:	3d20      	subs	r5, #32
 8001d32:	40ec      	lsrs	r4, r5
 8001d34:	46a0      	mov	r8, r4
 8001d36:	2a20      	cmp	r2, #32
 8001d38:	d005      	beq.n	8001d46 <__aeabi_dsub+0x58a>
 8001d3a:	2540      	movs	r5, #64	; 0x40
 8001d3c:	4664      	mov	r4, ip
 8001d3e:	1aaa      	subs	r2, r5, r2
 8001d40:	4094      	lsls	r4, r2
 8001d42:	4323      	orrs	r3, r4
 8001d44:	469a      	mov	sl, r3
 8001d46:	4654      	mov	r4, sl
 8001d48:	1e63      	subs	r3, r4, #1
 8001d4a:	419c      	sbcs	r4, r3
 8001d4c:	4643      	mov	r3, r8
 8001d4e:	4323      	orrs	r3, r4
 8001d50:	e773      	b.n	8001c3a <__aeabi_dsub+0x47e>
 8001d52:	4662      	mov	r2, ip
 8001d54:	431a      	orrs	r2, r3
 8001d56:	d023      	beq.n	8001da0 <__aeabi_dsub+0x5e4>
 8001d58:	000a      	movs	r2, r1
 8001d5a:	433a      	orrs	r2, r7
 8001d5c:	d000      	beq.n	8001d60 <__aeabi_dsub+0x5a4>
 8001d5e:	e0a0      	b.n	8001ea2 <__aeabi_dsub+0x6e6>
 8001d60:	4662      	mov	r2, ip
 8001d62:	08db      	lsrs	r3, r3, #3
 8001d64:	0752      	lsls	r2, r2, #29
 8001d66:	4313      	orrs	r3, r2
 8001d68:	4662      	mov	r2, ip
 8001d6a:	08d4      	lsrs	r4, r2, #3
 8001d6c:	e6b0      	b.n	8001ad0 <__aeabi_dsub+0x314>
 8001d6e:	000b      	movs	r3, r1
 8001d70:	433b      	orrs	r3, r7
 8001d72:	d100      	bne.n	8001d76 <__aeabi_dsub+0x5ba>
 8001d74:	e728      	b.n	8001bc8 <__aeabi_dsub+0x40c>
 8001d76:	08ff      	lsrs	r7, r7, #3
 8001d78:	074b      	lsls	r3, r1, #29
 8001d7a:	465d      	mov	r5, fp
 8001d7c:	433b      	orrs	r3, r7
 8001d7e:	08cc      	lsrs	r4, r1, #3
 8001d80:	e697      	b.n	8001ab2 <__aeabi_dsub+0x2f6>
 8001d82:	2302      	movs	r3, #2
 8001d84:	4698      	mov	r8, r3
 8001d86:	e736      	b.n	8001bf6 <__aeabi_dsub+0x43a>
 8001d88:	1afc      	subs	r4, r7, r3
 8001d8a:	42a7      	cmp	r7, r4
 8001d8c:	41bf      	sbcs	r7, r7
 8001d8e:	4663      	mov	r3, ip
 8001d90:	427f      	negs	r7, r7
 8001d92:	1ac9      	subs	r1, r1, r3
 8001d94:	1bcb      	subs	r3, r1, r7
 8001d96:	4699      	mov	r9, r3
 8001d98:	2301      	movs	r3, #1
 8001d9a:	465d      	mov	r5, fp
 8001d9c:	4698      	mov	r8, r3
 8001d9e:	e55e      	b.n	800185e <__aeabi_dsub+0xa2>
 8001da0:	074b      	lsls	r3, r1, #29
 8001da2:	08ff      	lsrs	r7, r7, #3
 8001da4:	433b      	orrs	r3, r7
 8001da6:	08cc      	lsrs	r4, r1, #3
 8001da8:	e692      	b.n	8001ad0 <__aeabi_dsub+0x314>
 8001daa:	1bdc      	subs	r4, r3, r7
 8001dac:	4660      	mov	r0, ip
 8001dae:	42a3      	cmp	r3, r4
 8001db0:	41b6      	sbcs	r6, r6
 8001db2:	1a40      	subs	r0, r0, r1
 8001db4:	4276      	negs	r6, r6
 8001db6:	1b80      	subs	r0, r0, r6
 8001db8:	4681      	mov	r9, r0
 8001dba:	0200      	lsls	r0, r0, #8
 8001dbc:	d560      	bpl.n	8001e80 <__aeabi_dsub+0x6c4>
 8001dbe:	1afc      	subs	r4, r7, r3
 8001dc0:	42a7      	cmp	r7, r4
 8001dc2:	41bf      	sbcs	r7, r7
 8001dc4:	4663      	mov	r3, ip
 8001dc6:	427f      	negs	r7, r7
 8001dc8:	1ac9      	subs	r1, r1, r3
 8001dca:	1bcb      	subs	r3, r1, r7
 8001dcc:	4699      	mov	r9, r3
 8001dce:	465d      	mov	r5, fp
 8001dd0:	e576      	b.n	80018c0 <__aeabi_dsub+0x104>
 8001dd2:	08ff      	lsrs	r7, r7, #3
 8001dd4:	074b      	lsls	r3, r1, #29
 8001dd6:	433b      	orrs	r3, r7
 8001dd8:	08cc      	lsrs	r4, r1, #3
 8001dda:	e667      	b.n	8001aac <__aeabi_dsub+0x2f0>
 8001ddc:	000a      	movs	r2, r1
 8001dde:	08db      	lsrs	r3, r3, #3
 8001de0:	433a      	orrs	r2, r7
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x62a>
 8001de4:	e66f      	b.n	8001ac6 <__aeabi_dsub+0x30a>
 8001de6:	4662      	mov	r2, ip
 8001de8:	0752      	lsls	r2, r2, #29
 8001dea:	4313      	orrs	r3, r2
 8001dec:	4662      	mov	r2, ip
 8001dee:	08d4      	lsrs	r4, r2, #3
 8001df0:	2280      	movs	r2, #128	; 0x80
 8001df2:	0312      	lsls	r2, r2, #12
 8001df4:	4214      	tst	r4, r2
 8001df6:	d007      	beq.n	8001e08 <__aeabi_dsub+0x64c>
 8001df8:	08c8      	lsrs	r0, r1, #3
 8001dfa:	4210      	tst	r0, r2
 8001dfc:	d104      	bne.n	8001e08 <__aeabi_dsub+0x64c>
 8001dfe:	465d      	mov	r5, fp
 8001e00:	0004      	movs	r4, r0
 8001e02:	08fb      	lsrs	r3, r7, #3
 8001e04:	0749      	lsls	r1, r1, #29
 8001e06:	430b      	orrs	r3, r1
 8001e08:	0f5a      	lsrs	r2, r3, #29
 8001e0a:	00db      	lsls	r3, r3, #3
 8001e0c:	08db      	lsrs	r3, r3, #3
 8001e0e:	0752      	lsls	r2, r2, #29
 8001e10:	4313      	orrs	r3, r2
 8001e12:	e65d      	b.n	8001ad0 <__aeabi_dsub+0x314>
 8001e14:	074b      	lsls	r3, r1, #29
 8001e16:	08ff      	lsrs	r7, r7, #3
 8001e18:	433b      	orrs	r3, r7
 8001e1a:	08cc      	lsrs	r4, r1, #3
 8001e1c:	e649      	b.n	8001ab2 <__aeabi_dsub+0x2f6>
 8001e1e:	19dc      	adds	r4, r3, r7
 8001e20:	429c      	cmp	r4, r3
 8001e22:	419b      	sbcs	r3, r3
 8001e24:	4461      	add	r1, ip
 8001e26:	4689      	mov	r9, r1
 8001e28:	425b      	negs	r3, r3
 8001e2a:	4499      	add	r9, r3
 8001e2c:	464b      	mov	r3, r9
 8001e2e:	021b      	lsls	r3, r3, #8
 8001e30:	d400      	bmi.n	8001e34 <__aeabi_dsub+0x678>
 8001e32:	e631      	b.n	8001a98 <__aeabi_dsub+0x2dc>
 8001e34:	464a      	mov	r2, r9
 8001e36:	4b17      	ldr	r3, [pc, #92]	; (8001e94 <__aeabi_dsub+0x6d8>)
 8001e38:	401a      	ands	r2, r3
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	4691      	mov	r9, r2
 8001e3e:	4698      	mov	r8, r3
 8001e40:	e62a      	b.n	8001a98 <__aeabi_dsub+0x2dc>
 8001e42:	0016      	movs	r6, r2
 8001e44:	4664      	mov	r4, ip
 8001e46:	3e20      	subs	r6, #32
 8001e48:	40f4      	lsrs	r4, r6
 8001e4a:	46a0      	mov	r8, r4
 8001e4c:	2a20      	cmp	r2, #32
 8001e4e:	d005      	beq.n	8001e5c <__aeabi_dsub+0x6a0>
 8001e50:	2640      	movs	r6, #64	; 0x40
 8001e52:	4664      	mov	r4, ip
 8001e54:	1ab2      	subs	r2, r6, r2
 8001e56:	4094      	lsls	r4, r2
 8001e58:	4323      	orrs	r3, r4
 8001e5a:	469a      	mov	sl, r3
 8001e5c:	4654      	mov	r4, sl
 8001e5e:	1e63      	subs	r3, r4, #1
 8001e60:	419c      	sbcs	r4, r3
 8001e62:	4643      	mov	r3, r8
 8001e64:	431c      	orrs	r4, r3
 8001e66:	e5db      	b.n	8001a20 <__aeabi_dsub+0x264>
 8001e68:	0002      	movs	r2, r0
 8001e6a:	2400      	movs	r4, #0
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	e548      	b.n	8001902 <__aeabi_dsub+0x146>
 8001e70:	19dc      	adds	r4, r3, r7
 8001e72:	42bc      	cmp	r4, r7
 8001e74:	41bf      	sbcs	r7, r7
 8001e76:	4461      	add	r1, ip
 8001e78:	4689      	mov	r9, r1
 8001e7a:	427f      	negs	r7, r7
 8001e7c:	44b9      	add	r9, r7
 8001e7e:	e738      	b.n	8001cf2 <__aeabi_dsub+0x536>
 8001e80:	464b      	mov	r3, r9
 8001e82:	4323      	orrs	r3, r4
 8001e84:	d100      	bne.n	8001e88 <__aeabi_dsub+0x6cc>
 8001e86:	e69f      	b.n	8001bc8 <__aeabi_dsub+0x40c>
 8001e88:	e606      	b.n	8001a98 <__aeabi_dsub+0x2dc>
 8001e8a:	46c0      	nop			; (mov r8, r8)
 8001e8c:	000007fe 	.word	0x000007fe
 8001e90:	000007ff 	.word	0x000007ff
 8001e94:	ff7fffff 	.word	0xff7fffff
 8001e98:	08ff      	lsrs	r7, r7, #3
 8001e9a:	074b      	lsls	r3, r1, #29
 8001e9c:	433b      	orrs	r3, r7
 8001e9e:	08cc      	lsrs	r4, r1, #3
 8001ea0:	e616      	b.n	8001ad0 <__aeabi_dsub+0x314>
 8001ea2:	4662      	mov	r2, ip
 8001ea4:	08db      	lsrs	r3, r3, #3
 8001ea6:	0752      	lsls	r2, r2, #29
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	4662      	mov	r2, ip
 8001eac:	08d4      	lsrs	r4, r2, #3
 8001eae:	2280      	movs	r2, #128	; 0x80
 8001eb0:	0312      	lsls	r2, r2, #12
 8001eb2:	4214      	tst	r4, r2
 8001eb4:	d007      	beq.n	8001ec6 <__aeabi_dsub+0x70a>
 8001eb6:	08c8      	lsrs	r0, r1, #3
 8001eb8:	4210      	tst	r0, r2
 8001eba:	d104      	bne.n	8001ec6 <__aeabi_dsub+0x70a>
 8001ebc:	465d      	mov	r5, fp
 8001ebe:	0004      	movs	r4, r0
 8001ec0:	08fb      	lsrs	r3, r7, #3
 8001ec2:	0749      	lsls	r1, r1, #29
 8001ec4:	430b      	orrs	r3, r1
 8001ec6:	0f5a      	lsrs	r2, r3, #29
 8001ec8:	00db      	lsls	r3, r3, #3
 8001eca:	0752      	lsls	r2, r2, #29
 8001ecc:	08db      	lsrs	r3, r3, #3
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	e5fe      	b.n	8001ad0 <__aeabi_dsub+0x314>
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	4a01      	ldr	r2, [pc, #4]	; (8001edc <__aeabi_dsub+0x720>)
 8001ed6:	001c      	movs	r4, r3
 8001ed8:	e513      	b.n	8001902 <__aeabi_dsub+0x146>
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	000007ff 	.word	0x000007ff

08001ee0 <__aeabi_d2iz>:
 8001ee0:	000a      	movs	r2, r1
 8001ee2:	b530      	push	{r4, r5, lr}
 8001ee4:	4c13      	ldr	r4, [pc, #76]	; (8001f34 <__aeabi_d2iz+0x54>)
 8001ee6:	0053      	lsls	r3, r2, #1
 8001ee8:	0309      	lsls	r1, r1, #12
 8001eea:	0005      	movs	r5, r0
 8001eec:	0b09      	lsrs	r1, r1, #12
 8001eee:	2000      	movs	r0, #0
 8001ef0:	0d5b      	lsrs	r3, r3, #21
 8001ef2:	0fd2      	lsrs	r2, r2, #31
 8001ef4:	42a3      	cmp	r3, r4
 8001ef6:	dd04      	ble.n	8001f02 <__aeabi_d2iz+0x22>
 8001ef8:	480f      	ldr	r0, [pc, #60]	; (8001f38 <__aeabi_d2iz+0x58>)
 8001efa:	4283      	cmp	r3, r0
 8001efc:	dd02      	ble.n	8001f04 <__aeabi_d2iz+0x24>
 8001efe:	4b0f      	ldr	r3, [pc, #60]	; (8001f3c <__aeabi_d2iz+0x5c>)
 8001f00:	18d0      	adds	r0, r2, r3
 8001f02:	bd30      	pop	{r4, r5, pc}
 8001f04:	2080      	movs	r0, #128	; 0x80
 8001f06:	0340      	lsls	r0, r0, #13
 8001f08:	4301      	orrs	r1, r0
 8001f0a:	480d      	ldr	r0, [pc, #52]	; (8001f40 <__aeabi_d2iz+0x60>)
 8001f0c:	1ac0      	subs	r0, r0, r3
 8001f0e:	281f      	cmp	r0, #31
 8001f10:	dd08      	ble.n	8001f24 <__aeabi_d2iz+0x44>
 8001f12:	480c      	ldr	r0, [pc, #48]	; (8001f44 <__aeabi_d2iz+0x64>)
 8001f14:	1ac3      	subs	r3, r0, r3
 8001f16:	40d9      	lsrs	r1, r3
 8001f18:	000b      	movs	r3, r1
 8001f1a:	4258      	negs	r0, r3
 8001f1c:	2a00      	cmp	r2, #0
 8001f1e:	d1f0      	bne.n	8001f02 <__aeabi_d2iz+0x22>
 8001f20:	0018      	movs	r0, r3
 8001f22:	e7ee      	b.n	8001f02 <__aeabi_d2iz+0x22>
 8001f24:	4c08      	ldr	r4, [pc, #32]	; (8001f48 <__aeabi_d2iz+0x68>)
 8001f26:	40c5      	lsrs	r5, r0
 8001f28:	46a4      	mov	ip, r4
 8001f2a:	4463      	add	r3, ip
 8001f2c:	4099      	lsls	r1, r3
 8001f2e:	000b      	movs	r3, r1
 8001f30:	432b      	orrs	r3, r5
 8001f32:	e7f2      	b.n	8001f1a <__aeabi_d2iz+0x3a>
 8001f34:	000003fe 	.word	0x000003fe
 8001f38:	0000041d 	.word	0x0000041d
 8001f3c:	7fffffff 	.word	0x7fffffff
 8001f40:	00000433 	.word	0x00000433
 8001f44:	00000413 	.word	0x00000413
 8001f48:	fffffbed 	.word	0xfffffbed

08001f4c <__aeabi_i2d>:
 8001f4c:	b570      	push	{r4, r5, r6, lr}
 8001f4e:	2800      	cmp	r0, #0
 8001f50:	d016      	beq.n	8001f80 <__aeabi_i2d+0x34>
 8001f52:	17c3      	asrs	r3, r0, #31
 8001f54:	18c5      	adds	r5, r0, r3
 8001f56:	405d      	eors	r5, r3
 8001f58:	0fc4      	lsrs	r4, r0, #31
 8001f5a:	0028      	movs	r0, r5
 8001f5c:	f000 f826 	bl	8001fac <__clzsi2>
 8001f60:	4a11      	ldr	r2, [pc, #68]	; (8001fa8 <__aeabi_i2d+0x5c>)
 8001f62:	1a12      	subs	r2, r2, r0
 8001f64:	280a      	cmp	r0, #10
 8001f66:	dc16      	bgt.n	8001f96 <__aeabi_i2d+0x4a>
 8001f68:	0003      	movs	r3, r0
 8001f6a:	002e      	movs	r6, r5
 8001f6c:	3315      	adds	r3, #21
 8001f6e:	409e      	lsls	r6, r3
 8001f70:	230b      	movs	r3, #11
 8001f72:	1a18      	subs	r0, r3, r0
 8001f74:	40c5      	lsrs	r5, r0
 8001f76:	0552      	lsls	r2, r2, #21
 8001f78:	032d      	lsls	r5, r5, #12
 8001f7a:	0b2d      	lsrs	r5, r5, #12
 8001f7c:	0d53      	lsrs	r3, r2, #21
 8001f7e:	e003      	b.n	8001f88 <__aeabi_i2d+0x3c>
 8001f80:	2400      	movs	r4, #0
 8001f82:	2300      	movs	r3, #0
 8001f84:	2500      	movs	r5, #0
 8001f86:	2600      	movs	r6, #0
 8001f88:	051b      	lsls	r3, r3, #20
 8001f8a:	432b      	orrs	r3, r5
 8001f8c:	07e4      	lsls	r4, r4, #31
 8001f8e:	4323      	orrs	r3, r4
 8001f90:	0030      	movs	r0, r6
 8001f92:	0019      	movs	r1, r3
 8001f94:	bd70      	pop	{r4, r5, r6, pc}
 8001f96:	380b      	subs	r0, #11
 8001f98:	4085      	lsls	r5, r0
 8001f9a:	0552      	lsls	r2, r2, #21
 8001f9c:	032d      	lsls	r5, r5, #12
 8001f9e:	2600      	movs	r6, #0
 8001fa0:	0b2d      	lsrs	r5, r5, #12
 8001fa2:	0d53      	lsrs	r3, r2, #21
 8001fa4:	e7f0      	b.n	8001f88 <__aeabi_i2d+0x3c>
 8001fa6:	46c0      	nop			; (mov r8, r8)
 8001fa8:	0000041e 	.word	0x0000041e

08001fac <__clzsi2>:
 8001fac:	211c      	movs	r1, #28
 8001fae:	2301      	movs	r3, #1
 8001fb0:	041b      	lsls	r3, r3, #16
 8001fb2:	4298      	cmp	r0, r3
 8001fb4:	d301      	bcc.n	8001fba <__clzsi2+0xe>
 8001fb6:	0c00      	lsrs	r0, r0, #16
 8001fb8:	3910      	subs	r1, #16
 8001fba:	0a1b      	lsrs	r3, r3, #8
 8001fbc:	4298      	cmp	r0, r3
 8001fbe:	d301      	bcc.n	8001fc4 <__clzsi2+0x18>
 8001fc0:	0a00      	lsrs	r0, r0, #8
 8001fc2:	3908      	subs	r1, #8
 8001fc4:	091b      	lsrs	r3, r3, #4
 8001fc6:	4298      	cmp	r0, r3
 8001fc8:	d301      	bcc.n	8001fce <__clzsi2+0x22>
 8001fca:	0900      	lsrs	r0, r0, #4
 8001fcc:	3904      	subs	r1, #4
 8001fce:	a202      	add	r2, pc, #8	; (adr r2, 8001fd8 <__clzsi2+0x2c>)
 8001fd0:	5c10      	ldrb	r0, [r2, r0]
 8001fd2:	1840      	adds	r0, r0, r1
 8001fd4:	4770      	bx	lr
 8001fd6:	46c0      	nop			; (mov r8, r8)
 8001fd8:	02020304 	.word	0x02020304
 8001fdc:	01010101 	.word	0x01010101
	...

08001fe8 <time_counter>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t time_counter(){
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
	return(overflow_counter << 8) + TIM1->CNT;
 8001fec:	4b04      	ldr	r3, [pc, #16]	; (8002000 <time_counter+0x18>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	021a      	lsls	r2, r3, #8
 8001ff2:	4b04      	ldr	r3, [pc, #16]	; (8002004 <time_counter+0x1c>)
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff6:	18d3      	adds	r3, r2, r3
}
 8001ff8:	0018      	movs	r0, r3
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	20000114 	.word	0x20000114
 8002004:	40012c00 	.word	0x40012c00

08002008 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
	if(htim == &htim1){
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	4b06      	ldr	r3, [pc, #24]	; (800202c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002014:	429a      	cmp	r2, r3
 8002016:	d104      	bne.n	8002022 <HAL_TIM_PeriodElapsedCallback+0x1a>
		overflow_counter++;
 8002018:	4b05      	ldr	r3, [pc, #20]	; (8002030 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	1c5a      	adds	r2, r3, #1
 800201e:	4b04      	ldr	r3, [pc, #16]	; (8002030 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002020:	601a      	str	r2, [r3, #0]
	}
}
 8002022:	46c0      	nop			; (mov r8, r8)
 8002024:	46bd      	mov	sp, r7
 8002026:	b002      	add	sp, #8
 8002028:	bd80      	pop	{r7, pc}
 800202a:	46c0      	nop			; (mov r8, r8)
 800202c:	2000002c 	.word	0x2000002c
 8002030:	20000114 	.word	0x20000114

08002034 <get_value>:

void get_value(){
 8002034:	b590      	push	{r4, r7, lr}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
	now = time_counter();
 800203a:	f7ff ffd5 	bl	8001fe8 <time_counter>
 800203e:	0002      	movs	r2, r0
 8002040:	4b12      	ldr	r3, [pc, #72]	; (800208c <get_value+0x58>)
 8002042:	601a      	str	r2, [r3, #0]
	pre = time_counter();
 8002044:	f7ff ffd0 	bl	8001fe8 <time_counter>
 8002048:	0002      	movs	r2, r0
 800204a:	4b11      	ldr	r3, [pc, #68]	; (8002090 <get_value+0x5c>)
 800204c:	601a      	str	r2, [r3, #0]
	while(now - pre < 10){
 800204e:	e200      	b.n	8002452 <get_value+0x41e>
		now = time_counter();
 8002050:	f7ff ffca 	bl	8001fe8 <time_counter>
 8002054:	0002      	movs	r2, r0
 8002056:	4b0d      	ldr	r3, [pc, #52]	; (800208c <get_value+0x58>)
 8002058:	601a      	str	r2, [r3, #0]
		count_all++;
 800205a:	4b0e      	ldr	r3, [pc, #56]	; (8002094 <get_value+0x60>)
 800205c:	6818      	ldr	r0, [r3, #0]
 800205e:	6859      	ldr	r1, [r3, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	4b0d      	ldr	r3, [pc, #52]	; (8002098 <get_value+0x64>)
 8002064:	f7fe fa00 	bl	8000468 <__aeabi_dadd>
 8002068:	0002      	movs	r2, r0
 800206a:	000b      	movs	r3, r1
 800206c:	4909      	ldr	r1, [pc, #36]	; (8002094 <get_value+0x60>)
 800206e:	600a      	str	r2, [r1, #0]
 8002070:	604b      	str	r3, [r1, #4]
		for(uint8_t i = 0; i < 2; i++){
 8002072:	1dfb      	adds	r3, r7, #7
 8002074:	2200      	movs	r2, #0
 8002076:	701a      	strb	r2, [r3, #0]
 8002078:	e1e6      	b.n	8002448 <get_value+0x414>
			for(uint8_t j = 0; j < 2; j++){
 800207a:	1dbb      	adds	r3, r7, #6
 800207c:	2200      	movs	r2, #0
 800207e:	701a      	strb	r2, [r3, #0]
 8002080:	e1d8      	b.n	8002434 <get_value+0x400>
				for(uint8_t k = 0; k < 2; k++){
 8002082:	1d7b      	adds	r3, r7, #5
 8002084:	2200      	movs	r2, #0
 8002086:	701a      	strb	r2, [r3, #0]
 8002088:	e1ca      	b.n	8002420 <get_value+0x3ec>
 800208a:	46c0      	nop			; (mov r8, r8)
 800208c:	2000010c 	.word	0x2000010c
 8002090:	20000110 	.word	0x20000110
 8002094:	20000118 	.word	0x20000118
 8002098:	3ff00000 	.word	0x3ff00000
					HAL_GPIO_WritePin(mux_ctrl0_GPIO_Port, mux_ctrl0_Pin, k);
 800209c:	1d7b      	adds	r3, r7, #5
 800209e:	781a      	ldrb	r2, [r3, #0]
 80020a0:	23a0      	movs	r3, #160	; 0xa0
 80020a2:	05db      	lsls	r3, r3, #23
 80020a4:	2120      	movs	r1, #32
 80020a6:	0018      	movs	r0, r3
 80020a8:	f000 ffd9 	bl	800305e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(mux_ctrl1_GPIO_Port, mux_ctrl1_Pin, j);
 80020ac:	1dbb      	adds	r3, r7, #6
 80020ae:	781a      	ldrb	r2, [r3, #0]
 80020b0:	23a0      	movs	r3, #160	; 0xa0
 80020b2:	05db      	lsls	r3, r3, #23
 80020b4:	2110      	movs	r1, #16
 80020b6:	0018      	movs	r0, r3
 80020b8:	f000 ffd1 	bl	800305e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(mux_ctrl2_GPIO_Port, mux_ctrl2_Pin, i);
 80020bc:	1dfb      	adds	r3, r7, #7
 80020be:	781a      	ldrb	r2, [r3, #0]
 80020c0:	23a0      	movs	r3, #160	; 0xa0
 80020c2:	05db      	lsls	r3, r3, #23
 80020c4:	2108      	movs	r1, #8
 80020c6:	0018      	movs	r0, r3
 80020c8:	f000 ffc9 	bl	800305e <HAL_GPIO_WritePin>
					if(i == 0 && j == 0 && k == 0){
 80020cc:	1dfb      	adds	r3, r7, #7
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d12f      	bne.n	8002134 <get_value+0x100>
 80020d4:	1dbb      	adds	r3, r7, #6
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d12b      	bne.n	8002134 <get_value+0x100>
 80020dc:	1d7b      	adds	r3, r7, #5
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d127      	bne.n	8002134 <get_value+0x100>
						if(HAL_GPIO_ReadPin(mux_sig0_GPIO_Port, mux_sig0_Pin) == 0){
 80020e4:	23a0      	movs	r3, #160	; 0xa0
 80020e6:	05db      	lsls	r3, r3, #23
 80020e8:	2102      	movs	r1, #2
 80020ea:	0018      	movs	r0, r3
 80020ec:	f000 ff9a 	bl	8003024 <HAL_GPIO_ReadPin>
 80020f0:	1e03      	subs	r3, r0, #0
 80020f2:	d10b      	bne.n	800210c <get_value+0xd8>
							IR_count[0]++;
 80020f4:	4bc8      	ldr	r3, [pc, #800]	; (8002418 <get_value+0x3e4>)
 80020f6:	6818      	ldr	r0, [r3, #0]
 80020f8:	6859      	ldr	r1, [r3, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	4bc7      	ldr	r3, [pc, #796]	; (800241c <get_value+0x3e8>)
 80020fe:	f7fe f9b3 	bl	8000468 <__aeabi_dadd>
 8002102:	0002      	movs	r2, r0
 8002104:	000b      	movs	r3, r1
 8002106:	49c4      	ldr	r1, [pc, #784]	; (8002418 <get_value+0x3e4>)
 8002108:	600a      	str	r2, [r1, #0]
 800210a:	604b      	str	r3, [r1, #4]
						}
						if(HAL_GPIO_ReadPin(mux_sig1_GPIO_Port, mux_sig1_Pin) == 0){
 800210c:	23a0      	movs	r3, #160	; 0xa0
 800210e:	05db      	lsls	r3, r3, #23
 8002110:	2101      	movs	r1, #1
 8002112:	0018      	movs	r0, r3
 8002114:	f000 ff86 	bl	8003024 <HAL_GPIO_ReadPin>
 8002118:	1e03      	subs	r3, r0, #0
 800211a:	d10b      	bne.n	8002134 <get_value+0x100>
							IR_count[8]++;
 800211c:	4bbe      	ldr	r3, [pc, #760]	; (8002418 <get_value+0x3e4>)
 800211e:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8002120:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002122:	2200      	movs	r2, #0
 8002124:	4bbd      	ldr	r3, [pc, #756]	; (800241c <get_value+0x3e8>)
 8002126:	f7fe f99f 	bl	8000468 <__aeabi_dadd>
 800212a:	0002      	movs	r2, r0
 800212c:	000b      	movs	r3, r1
 800212e:	49ba      	ldr	r1, [pc, #744]	; (8002418 <get_value+0x3e4>)
 8002130:	640a      	str	r2, [r1, #64]	; 0x40
 8002132:	644b      	str	r3, [r1, #68]	; 0x44
						}
					}
					if(i == 0 && j == 0 && k == 1){
 8002134:	1dfb      	adds	r3, r7, #7
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d12f      	bne.n	800219c <get_value+0x168>
 800213c:	1dbb      	adds	r3, r7, #6
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d12b      	bne.n	800219c <get_value+0x168>
 8002144:	1d7b      	adds	r3, r7, #5
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d127      	bne.n	800219c <get_value+0x168>
						if(HAL_GPIO_ReadPin(mux_sig0_GPIO_Port, mux_sig0_Pin) == 0){
 800214c:	23a0      	movs	r3, #160	; 0xa0
 800214e:	05db      	lsls	r3, r3, #23
 8002150:	2102      	movs	r1, #2
 8002152:	0018      	movs	r0, r3
 8002154:	f000 ff66 	bl	8003024 <HAL_GPIO_ReadPin>
 8002158:	1e03      	subs	r3, r0, #0
 800215a:	d10b      	bne.n	8002174 <get_value+0x140>
							IR_count[1]++;
 800215c:	4bae      	ldr	r3, [pc, #696]	; (8002418 <get_value+0x3e4>)
 800215e:	6898      	ldr	r0, [r3, #8]
 8002160:	68d9      	ldr	r1, [r3, #12]
 8002162:	2200      	movs	r2, #0
 8002164:	4bad      	ldr	r3, [pc, #692]	; (800241c <get_value+0x3e8>)
 8002166:	f7fe f97f 	bl	8000468 <__aeabi_dadd>
 800216a:	0002      	movs	r2, r0
 800216c:	000b      	movs	r3, r1
 800216e:	49aa      	ldr	r1, [pc, #680]	; (8002418 <get_value+0x3e4>)
 8002170:	608a      	str	r2, [r1, #8]
 8002172:	60cb      	str	r3, [r1, #12]
						}
						if(HAL_GPIO_ReadPin(mux_sig1_GPIO_Port, mux_sig1_Pin) == 0){
 8002174:	23a0      	movs	r3, #160	; 0xa0
 8002176:	05db      	lsls	r3, r3, #23
 8002178:	2101      	movs	r1, #1
 800217a:	0018      	movs	r0, r3
 800217c:	f000 ff52 	bl	8003024 <HAL_GPIO_ReadPin>
 8002180:	1e03      	subs	r3, r0, #0
 8002182:	d10b      	bne.n	800219c <get_value+0x168>
							IR_count[9]++;
 8002184:	4ba4      	ldr	r3, [pc, #656]	; (8002418 <get_value+0x3e4>)
 8002186:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8002188:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800218a:	2200      	movs	r2, #0
 800218c:	4ba3      	ldr	r3, [pc, #652]	; (800241c <get_value+0x3e8>)
 800218e:	f7fe f96b 	bl	8000468 <__aeabi_dadd>
 8002192:	0002      	movs	r2, r0
 8002194:	000b      	movs	r3, r1
 8002196:	49a0      	ldr	r1, [pc, #640]	; (8002418 <get_value+0x3e4>)
 8002198:	648a      	str	r2, [r1, #72]	; 0x48
 800219a:	64cb      	str	r3, [r1, #76]	; 0x4c
						}
					}
					if(i == 0 && j == 1 && k == 0){
 800219c:	1dfb      	adds	r3, r7, #7
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d12f      	bne.n	8002204 <get_value+0x1d0>
 80021a4:	1dbb      	adds	r3, r7, #6
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d12b      	bne.n	8002204 <get_value+0x1d0>
 80021ac:	1d7b      	adds	r3, r7, #5
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d127      	bne.n	8002204 <get_value+0x1d0>
						if(HAL_GPIO_ReadPin(mux_sig0_GPIO_Port, mux_sig0_Pin) == 0){
 80021b4:	23a0      	movs	r3, #160	; 0xa0
 80021b6:	05db      	lsls	r3, r3, #23
 80021b8:	2102      	movs	r1, #2
 80021ba:	0018      	movs	r0, r3
 80021bc:	f000 ff32 	bl	8003024 <HAL_GPIO_ReadPin>
 80021c0:	1e03      	subs	r3, r0, #0
 80021c2:	d10b      	bne.n	80021dc <get_value+0x1a8>
							IR_count[2]++;
 80021c4:	4b94      	ldr	r3, [pc, #592]	; (8002418 <get_value+0x3e4>)
 80021c6:	6918      	ldr	r0, [r3, #16]
 80021c8:	6959      	ldr	r1, [r3, #20]
 80021ca:	2200      	movs	r2, #0
 80021cc:	4b93      	ldr	r3, [pc, #588]	; (800241c <get_value+0x3e8>)
 80021ce:	f7fe f94b 	bl	8000468 <__aeabi_dadd>
 80021d2:	0002      	movs	r2, r0
 80021d4:	000b      	movs	r3, r1
 80021d6:	4990      	ldr	r1, [pc, #576]	; (8002418 <get_value+0x3e4>)
 80021d8:	610a      	str	r2, [r1, #16]
 80021da:	614b      	str	r3, [r1, #20]
						}
						if(HAL_GPIO_ReadPin(mux_sig1_GPIO_Port, mux_sig1_Pin) == 0){
 80021dc:	23a0      	movs	r3, #160	; 0xa0
 80021de:	05db      	lsls	r3, r3, #23
 80021e0:	2101      	movs	r1, #1
 80021e2:	0018      	movs	r0, r3
 80021e4:	f000 ff1e 	bl	8003024 <HAL_GPIO_ReadPin>
 80021e8:	1e03      	subs	r3, r0, #0
 80021ea:	d10b      	bne.n	8002204 <get_value+0x1d0>
							IR_count[10]++;
 80021ec:	4b8a      	ldr	r3, [pc, #552]	; (8002418 <get_value+0x3e4>)
 80021ee:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80021f0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80021f2:	2200      	movs	r2, #0
 80021f4:	4b89      	ldr	r3, [pc, #548]	; (800241c <get_value+0x3e8>)
 80021f6:	f7fe f937 	bl	8000468 <__aeabi_dadd>
 80021fa:	0002      	movs	r2, r0
 80021fc:	000b      	movs	r3, r1
 80021fe:	4986      	ldr	r1, [pc, #536]	; (8002418 <get_value+0x3e4>)
 8002200:	650a      	str	r2, [r1, #80]	; 0x50
 8002202:	654b      	str	r3, [r1, #84]	; 0x54
						}
					}
					if(i == 0 && j == 1 && k == 1){
 8002204:	1dfb      	adds	r3, r7, #7
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d12f      	bne.n	800226c <get_value+0x238>
 800220c:	1dbb      	adds	r3, r7, #6
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d12b      	bne.n	800226c <get_value+0x238>
 8002214:	1d7b      	adds	r3, r7, #5
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2b01      	cmp	r3, #1
 800221a:	d127      	bne.n	800226c <get_value+0x238>
						if(HAL_GPIO_ReadPin(mux_sig0_GPIO_Port, mux_sig0_Pin) == 0){
 800221c:	23a0      	movs	r3, #160	; 0xa0
 800221e:	05db      	lsls	r3, r3, #23
 8002220:	2102      	movs	r1, #2
 8002222:	0018      	movs	r0, r3
 8002224:	f000 fefe 	bl	8003024 <HAL_GPIO_ReadPin>
 8002228:	1e03      	subs	r3, r0, #0
 800222a:	d10b      	bne.n	8002244 <get_value+0x210>
							IR_count[3]++;
 800222c:	4b7a      	ldr	r3, [pc, #488]	; (8002418 <get_value+0x3e4>)
 800222e:	6998      	ldr	r0, [r3, #24]
 8002230:	69d9      	ldr	r1, [r3, #28]
 8002232:	2200      	movs	r2, #0
 8002234:	4b79      	ldr	r3, [pc, #484]	; (800241c <get_value+0x3e8>)
 8002236:	f7fe f917 	bl	8000468 <__aeabi_dadd>
 800223a:	0002      	movs	r2, r0
 800223c:	000b      	movs	r3, r1
 800223e:	4976      	ldr	r1, [pc, #472]	; (8002418 <get_value+0x3e4>)
 8002240:	618a      	str	r2, [r1, #24]
 8002242:	61cb      	str	r3, [r1, #28]
						}
						if(HAL_GPIO_ReadPin(mux_sig1_GPIO_Port, mux_sig1_Pin) == 0){
 8002244:	23a0      	movs	r3, #160	; 0xa0
 8002246:	05db      	lsls	r3, r3, #23
 8002248:	2101      	movs	r1, #1
 800224a:	0018      	movs	r0, r3
 800224c:	f000 feea 	bl	8003024 <HAL_GPIO_ReadPin>
 8002250:	1e03      	subs	r3, r0, #0
 8002252:	d10b      	bne.n	800226c <get_value+0x238>
							IR_count[11]++;
 8002254:	4b70      	ldr	r3, [pc, #448]	; (8002418 <get_value+0x3e4>)
 8002256:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8002258:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800225a:	2200      	movs	r2, #0
 800225c:	4b6f      	ldr	r3, [pc, #444]	; (800241c <get_value+0x3e8>)
 800225e:	f7fe f903 	bl	8000468 <__aeabi_dadd>
 8002262:	0002      	movs	r2, r0
 8002264:	000b      	movs	r3, r1
 8002266:	496c      	ldr	r1, [pc, #432]	; (8002418 <get_value+0x3e4>)
 8002268:	658a      	str	r2, [r1, #88]	; 0x58
 800226a:	65cb      	str	r3, [r1, #92]	; 0x5c
						}
					}
					if(i == 1 && j == 0 && k == 0){
 800226c:	1dfb      	adds	r3, r7, #7
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d12f      	bne.n	80022d4 <get_value+0x2a0>
 8002274:	1dbb      	adds	r3, r7, #6
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d12b      	bne.n	80022d4 <get_value+0x2a0>
 800227c:	1d7b      	adds	r3, r7, #5
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d127      	bne.n	80022d4 <get_value+0x2a0>
						if(HAL_GPIO_ReadPin(mux_sig0_GPIO_Port, mux_sig0_Pin) == 0){
 8002284:	23a0      	movs	r3, #160	; 0xa0
 8002286:	05db      	lsls	r3, r3, #23
 8002288:	2102      	movs	r1, #2
 800228a:	0018      	movs	r0, r3
 800228c:	f000 feca 	bl	8003024 <HAL_GPIO_ReadPin>
 8002290:	1e03      	subs	r3, r0, #0
 8002292:	d10b      	bne.n	80022ac <get_value+0x278>
							IR_count[4]++;
 8002294:	4b60      	ldr	r3, [pc, #384]	; (8002418 <get_value+0x3e4>)
 8002296:	6a18      	ldr	r0, [r3, #32]
 8002298:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800229a:	2200      	movs	r2, #0
 800229c:	4b5f      	ldr	r3, [pc, #380]	; (800241c <get_value+0x3e8>)
 800229e:	f7fe f8e3 	bl	8000468 <__aeabi_dadd>
 80022a2:	0002      	movs	r2, r0
 80022a4:	000b      	movs	r3, r1
 80022a6:	495c      	ldr	r1, [pc, #368]	; (8002418 <get_value+0x3e4>)
 80022a8:	620a      	str	r2, [r1, #32]
 80022aa:	624b      	str	r3, [r1, #36]	; 0x24
						}
						if(HAL_GPIO_ReadPin(mux_sig1_GPIO_Port, mux_sig1_Pin) == 0){
 80022ac:	23a0      	movs	r3, #160	; 0xa0
 80022ae:	05db      	lsls	r3, r3, #23
 80022b0:	2101      	movs	r1, #1
 80022b2:	0018      	movs	r0, r3
 80022b4:	f000 feb6 	bl	8003024 <HAL_GPIO_ReadPin>
 80022b8:	1e03      	subs	r3, r0, #0
 80022ba:	d10b      	bne.n	80022d4 <get_value+0x2a0>
							IR_count[12]++;
 80022bc:	4b56      	ldr	r3, [pc, #344]	; (8002418 <get_value+0x3e4>)
 80022be:	6e18      	ldr	r0, [r3, #96]	; 0x60
 80022c0:	6e59      	ldr	r1, [r3, #100]	; 0x64
 80022c2:	2200      	movs	r2, #0
 80022c4:	4b55      	ldr	r3, [pc, #340]	; (800241c <get_value+0x3e8>)
 80022c6:	f7fe f8cf 	bl	8000468 <__aeabi_dadd>
 80022ca:	0002      	movs	r2, r0
 80022cc:	000b      	movs	r3, r1
 80022ce:	4952      	ldr	r1, [pc, #328]	; (8002418 <get_value+0x3e4>)
 80022d0:	660a      	str	r2, [r1, #96]	; 0x60
 80022d2:	664b      	str	r3, [r1, #100]	; 0x64
						}
					}
					if(i == 1 && j == 0 && k == 1){
 80022d4:	1dfb      	adds	r3, r7, #7
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d12f      	bne.n	800233c <get_value+0x308>
 80022dc:	1dbb      	adds	r3, r7, #6
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d12b      	bne.n	800233c <get_value+0x308>
 80022e4:	1d7b      	adds	r3, r7, #5
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d127      	bne.n	800233c <get_value+0x308>
						if(HAL_GPIO_ReadPin(mux_sig0_GPIO_Port, mux_sig0_Pin) == 0){
 80022ec:	23a0      	movs	r3, #160	; 0xa0
 80022ee:	05db      	lsls	r3, r3, #23
 80022f0:	2102      	movs	r1, #2
 80022f2:	0018      	movs	r0, r3
 80022f4:	f000 fe96 	bl	8003024 <HAL_GPIO_ReadPin>
 80022f8:	1e03      	subs	r3, r0, #0
 80022fa:	d10b      	bne.n	8002314 <get_value+0x2e0>
							IR_count[5]++;
 80022fc:	4b46      	ldr	r3, [pc, #280]	; (8002418 <get_value+0x3e4>)
 80022fe:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002300:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002302:	2200      	movs	r2, #0
 8002304:	4b45      	ldr	r3, [pc, #276]	; (800241c <get_value+0x3e8>)
 8002306:	f7fe f8af 	bl	8000468 <__aeabi_dadd>
 800230a:	0002      	movs	r2, r0
 800230c:	000b      	movs	r3, r1
 800230e:	4942      	ldr	r1, [pc, #264]	; (8002418 <get_value+0x3e4>)
 8002310:	628a      	str	r2, [r1, #40]	; 0x28
 8002312:	62cb      	str	r3, [r1, #44]	; 0x2c
						}
						if(HAL_GPIO_ReadPin(mux_sig1_GPIO_Port, mux_sig1_Pin) == 0){
 8002314:	23a0      	movs	r3, #160	; 0xa0
 8002316:	05db      	lsls	r3, r3, #23
 8002318:	2101      	movs	r1, #1
 800231a:	0018      	movs	r0, r3
 800231c:	f000 fe82 	bl	8003024 <HAL_GPIO_ReadPin>
 8002320:	1e03      	subs	r3, r0, #0
 8002322:	d10b      	bne.n	800233c <get_value+0x308>
							IR_count[13]++;
 8002324:	4b3c      	ldr	r3, [pc, #240]	; (8002418 <get_value+0x3e4>)
 8002326:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8002328:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800232a:	2200      	movs	r2, #0
 800232c:	4b3b      	ldr	r3, [pc, #236]	; (800241c <get_value+0x3e8>)
 800232e:	f7fe f89b 	bl	8000468 <__aeabi_dadd>
 8002332:	0002      	movs	r2, r0
 8002334:	000b      	movs	r3, r1
 8002336:	4938      	ldr	r1, [pc, #224]	; (8002418 <get_value+0x3e4>)
 8002338:	668a      	str	r2, [r1, #104]	; 0x68
 800233a:	66cb      	str	r3, [r1, #108]	; 0x6c
						}
					}
					if(i == 1 && j == 1 && k == 0){
 800233c:	1dfb      	adds	r3, r7, #7
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d12f      	bne.n	80023a4 <get_value+0x370>
 8002344:	1dbb      	adds	r3, r7, #6
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d12b      	bne.n	80023a4 <get_value+0x370>
 800234c:	1d7b      	adds	r3, r7, #5
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d127      	bne.n	80023a4 <get_value+0x370>
						if(HAL_GPIO_ReadPin(mux_sig0_GPIO_Port, mux_sig0_Pin) == 0){
 8002354:	23a0      	movs	r3, #160	; 0xa0
 8002356:	05db      	lsls	r3, r3, #23
 8002358:	2102      	movs	r1, #2
 800235a:	0018      	movs	r0, r3
 800235c:	f000 fe62 	bl	8003024 <HAL_GPIO_ReadPin>
 8002360:	1e03      	subs	r3, r0, #0
 8002362:	d10b      	bne.n	800237c <get_value+0x348>
							IR_count[6]++;
 8002364:	4b2c      	ldr	r3, [pc, #176]	; (8002418 <get_value+0x3e4>)
 8002366:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002368:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800236a:	2200      	movs	r2, #0
 800236c:	4b2b      	ldr	r3, [pc, #172]	; (800241c <get_value+0x3e8>)
 800236e:	f7fe f87b 	bl	8000468 <__aeabi_dadd>
 8002372:	0002      	movs	r2, r0
 8002374:	000b      	movs	r3, r1
 8002376:	4928      	ldr	r1, [pc, #160]	; (8002418 <get_value+0x3e4>)
 8002378:	630a      	str	r2, [r1, #48]	; 0x30
 800237a:	634b      	str	r3, [r1, #52]	; 0x34
						}
						if(HAL_GPIO_ReadPin(mux_sig1_GPIO_Port, mux_sig1_Pin) == 0){
 800237c:	23a0      	movs	r3, #160	; 0xa0
 800237e:	05db      	lsls	r3, r3, #23
 8002380:	2101      	movs	r1, #1
 8002382:	0018      	movs	r0, r3
 8002384:	f000 fe4e 	bl	8003024 <HAL_GPIO_ReadPin>
 8002388:	1e03      	subs	r3, r0, #0
 800238a:	d10b      	bne.n	80023a4 <get_value+0x370>
							IR_count[14]++;
 800238c:	4b22      	ldr	r3, [pc, #136]	; (8002418 <get_value+0x3e4>)
 800238e:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8002390:	6f59      	ldr	r1, [r3, #116]	; 0x74
 8002392:	2200      	movs	r2, #0
 8002394:	4b21      	ldr	r3, [pc, #132]	; (800241c <get_value+0x3e8>)
 8002396:	f7fe f867 	bl	8000468 <__aeabi_dadd>
 800239a:	0002      	movs	r2, r0
 800239c:	000b      	movs	r3, r1
 800239e:	491e      	ldr	r1, [pc, #120]	; (8002418 <get_value+0x3e4>)
 80023a0:	670a      	str	r2, [r1, #112]	; 0x70
 80023a2:	674b      	str	r3, [r1, #116]	; 0x74
						}
					}
					if(i == 1 && j == 1 && k == 1){
 80023a4:	1dfb      	adds	r3, r7, #7
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d12f      	bne.n	800240c <get_value+0x3d8>
 80023ac:	1dbb      	adds	r3, r7, #6
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d12b      	bne.n	800240c <get_value+0x3d8>
 80023b4:	1d7b      	adds	r3, r7, #5
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d127      	bne.n	800240c <get_value+0x3d8>
						if(HAL_GPIO_ReadPin(mux_sig0_GPIO_Port, mux_sig0_Pin) == 0){
 80023bc:	23a0      	movs	r3, #160	; 0xa0
 80023be:	05db      	lsls	r3, r3, #23
 80023c0:	2102      	movs	r1, #2
 80023c2:	0018      	movs	r0, r3
 80023c4:	f000 fe2e 	bl	8003024 <HAL_GPIO_ReadPin>
 80023c8:	1e03      	subs	r3, r0, #0
 80023ca:	d10b      	bne.n	80023e4 <get_value+0x3b0>
							IR_count[7]++;
 80023cc:	4b12      	ldr	r3, [pc, #72]	; (8002418 <get_value+0x3e4>)
 80023ce:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80023d0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80023d2:	2200      	movs	r2, #0
 80023d4:	4b11      	ldr	r3, [pc, #68]	; (800241c <get_value+0x3e8>)
 80023d6:	f7fe f847 	bl	8000468 <__aeabi_dadd>
 80023da:	0002      	movs	r2, r0
 80023dc:	000b      	movs	r3, r1
 80023de:	490e      	ldr	r1, [pc, #56]	; (8002418 <get_value+0x3e4>)
 80023e0:	638a      	str	r2, [r1, #56]	; 0x38
 80023e2:	63cb      	str	r3, [r1, #60]	; 0x3c
						}
						if(HAL_GPIO_ReadPin(mux_sig1_GPIO_Port, mux_sig1_Pin) == 0){
 80023e4:	23a0      	movs	r3, #160	; 0xa0
 80023e6:	05db      	lsls	r3, r3, #23
 80023e8:	2101      	movs	r1, #1
 80023ea:	0018      	movs	r0, r3
 80023ec:	f000 fe1a 	bl	8003024 <HAL_GPIO_ReadPin>
 80023f0:	1e03      	subs	r3, r0, #0
 80023f2:	d10b      	bne.n	800240c <get_value+0x3d8>
							IR_count[15]++;
 80023f4:	4b08      	ldr	r3, [pc, #32]	; (8002418 <get_value+0x3e4>)
 80023f6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80023f8:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 80023fa:	2200      	movs	r2, #0
 80023fc:	4b07      	ldr	r3, [pc, #28]	; (800241c <get_value+0x3e8>)
 80023fe:	f7fe f833 	bl	8000468 <__aeabi_dadd>
 8002402:	0002      	movs	r2, r0
 8002404:	000b      	movs	r3, r1
 8002406:	4904      	ldr	r1, [pc, #16]	; (8002418 <get_value+0x3e4>)
 8002408:	678a      	str	r2, [r1, #120]	; 0x78
 800240a:	67cb      	str	r3, [r1, #124]	; 0x7c
				for(uint8_t k = 0; k < 2; k++){
 800240c:	1d7b      	adds	r3, r7, #5
 800240e:	781a      	ldrb	r2, [r3, #0]
 8002410:	1d7b      	adds	r3, r7, #5
 8002412:	3201      	adds	r2, #1
 8002414:	701a      	strb	r2, [r3, #0]
 8002416:	e003      	b.n	8002420 <get_value+0x3ec>
 8002418:	20000120 	.word	0x20000120
 800241c:	3ff00000 	.word	0x3ff00000
 8002420:	1d7b      	adds	r3, r7, #5
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d800      	bhi.n	800242a <get_value+0x3f6>
 8002428:	e638      	b.n	800209c <get_value+0x68>
			for(uint8_t j = 0; j < 2; j++){
 800242a:	1dbb      	adds	r3, r7, #6
 800242c:	781a      	ldrb	r2, [r3, #0]
 800242e:	1dbb      	adds	r3, r7, #6
 8002430:	3201      	adds	r2, #1
 8002432:	701a      	strb	r2, [r3, #0]
 8002434:	1dbb      	adds	r3, r7, #6
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d800      	bhi.n	800243e <get_value+0x40a>
 800243c:	e621      	b.n	8002082 <get_value+0x4e>
		for(uint8_t i = 0; i < 2; i++){
 800243e:	1dfb      	adds	r3, r7, #7
 8002440:	781a      	ldrb	r2, [r3, #0]
 8002442:	1dfb      	adds	r3, r7, #7
 8002444:	3201      	adds	r2, #1
 8002446:	701a      	strb	r2, [r3, #0]
 8002448:	1dfb      	adds	r3, r7, #7
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d800      	bhi.n	8002452 <get_value+0x41e>
 8002450:	e613      	b.n	800207a <get_value+0x46>
	while(now - pre < 10){
 8002452:	4b1e      	ldr	r3, [pc, #120]	; (80024cc <get_value+0x498>)
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	4b1e      	ldr	r3, [pc, #120]	; (80024d0 <get_value+0x49c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b09      	cmp	r3, #9
 800245e:	d800      	bhi.n	8002462 <get_value+0x42e>
 8002460:	e5f6      	b.n	8002050 <get_value+0x1c>
					}
				}
			}
		}
	}
	for(uint8_t l = 0; l < 16; l++){
 8002462:	1d3b      	adds	r3, r7, #4
 8002464:	2200      	movs	r2, #0
 8002466:	701a      	strb	r2, [r3, #0]
 8002468:	e022      	b.n	80024b0 <get_value+0x47c>
		IR_intensity[l] = IR_count[l] / count_all;
 800246a:	1d3b      	adds	r3, r7, #4
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	4a19      	ldr	r2, [pc, #100]	; (80024d4 <get_value+0x4a0>)
 8002470:	00db      	lsls	r3, r3, #3
 8002472:	18d3      	adds	r3, r2, r3
 8002474:	6818      	ldr	r0, [r3, #0]
 8002476:	6859      	ldr	r1, [r3, #4]
 8002478:	4b17      	ldr	r3, [pc, #92]	; (80024d8 <get_value+0x4a4>)
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	1d3c      	adds	r4, r7, #4
 8002480:	7824      	ldrb	r4, [r4, #0]
 8002482:	f7fe fb2d 	bl	8000ae0 <__aeabi_ddiv>
 8002486:	0002      	movs	r2, r0
 8002488:	000b      	movs	r3, r1
 800248a:	4814      	ldr	r0, [pc, #80]	; (80024dc <get_value+0x4a8>)
 800248c:	00e1      	lsls	r1, r4, #3
 800248e:	1841      	adds	r1, r0, r1
 8002490:	600a      	str	r2, [r1, #0]
 8002492:	604b      	str	r3, [r1, #4]
		IR_count[l] = 0;
 8002494:	1d3b      	adds	r3, r7, #4
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	4a0e      	ldr	r2, [pc, #56]	; (80024d4 <get_value+0x4a0>)
 800249a:	00db      	lsls	r3, r3, #3
 800249c:	18d1      	adds	r1, r2, r3
 800249e:	2200      	movs	r2, #0
 80024a0:	2300      	movs	r3, #0
 80024a2:	600a      	str	r2, [r1, #0]
 80024a4:	604b      	str	r3, [r1, #4]
	for(uint8_t l = 0; l < 16; l++){
 80024a6:	1d3b      	adds	r3, r7, #4
 80024a8:	781a      	ldrb	r2, [r3, #0]
 80024aa:	1d3b      	adds	r3, r7, #4
 80024ac:	3201      	adds	r2, #1
 80024ae:	701a      	strb	r2, [r3, #0]
 80024b0:	1d3b      	adds	r3, r7, #4
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	2b0f      	cmp	r3, #15
 80024b6:	d9d8      	bls.n	800246a <get_value+0x436>
	}
	count_all = 0;
 80024b8:	4907      	ldr	r1, [pc, #28]	; (80024d8 <get_value+0x4a4>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	2300      	movs	r3, #0
 80024be:	600a      	str	r2, [r1, #0]
 80024c0:	604b      	str	r3, [r1, #4]
}
 80024c2:	46c0      	nop			; (mov r8, r8)
 80024c4:	46bd      	mov	sp, r7
 80024c6:	b003      	add	sp, #12
 80024c8:	bd90      	pop	{r4, r7, pc}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	2000010c 	.word	0x2000010c
 80024d0:	20000110 	.word	0x20000110
 80024d4:	20000120 	.word	0x20000120
 80024d8:	20000118 	.word	0x20000118
 80024dc:	200001a0 	.word	0x200001a0

080024e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024e0:	b5b0      	push	{r4, r5, r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024e6:	f000 fad5 	bl	8002a94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024ea:	f000 f8c3 	bl	8002674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024ee:	f000 f999 	bl	8002824 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80024f2:	f000 f963 	bl	80027bc <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80024f6:	f000 f905 	bl	8002704 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80024fa:	4b52      	ldr	r3, [pc, #328]	; (8002644 <main+0x164>)
 80024fc:	0018      	movs	r0, r3
 80024fe:	f001 fb29 	bl	8003b54 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  get_value();
 8002502:	f7ff fd97 	bl	8002034 <get_value>
	  x_vec = 0;
 8002506:	4950      	ldr	r1, [pc, #320]	; (8002648 <main+0x168>)
 8002508:	2200      	movs	r2, #0
 800250a:	2300      	movs	r3, #0
 800250c:	600a      	str	r2, [r1, #0]
 800250e:	604b      	str	r3, [r1, #4]
	  y_vec = 0;
 8002510:	494e      	ldr	r1, [pc, #312]	; (800264c <main+0x16c>)
 8002512:	2200      	movs	r2, #0
 8002514:	2300      	movs	r3, #0
 8002516:	600a      	str	r2, [r1, #0]
 8002518:	604b      	str	r3, [r1, #4]
	  for(uint8_t i = 0; i < 16; i++){
 800251a:	1dfb      	adds	r3, r7, #7
 800251c:	2200      	movs	r2, #0
 800251e:	701a      	strb	r2, [r3, #0]
 8002520:	e066      	b.n	80025f0 <main+0x110>
		  IR_rad = 3.14 + 6.28 * i / 16;
 8002522:	1dfb      	adds	r3, r7, #7
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	0018      	movs	r0, r3
 8002528:	f7ff fd10 	bl	8001f4c <__aeabi_i2d>
 800252c:	4a48      	ldr	r2, [pc, #288]	; (8002650 <main+0x170>)
 800252e:	4b49      	ldr	r3, [pc, #292]	; (8002654 <main+0x174>)
 8002530:	f7fe fed8 	bl	80012e4 <__aeabi_dmul>
 8002534:	0002      	movs	r2, r0
 8002536:	000b      	movs	r3, r1
 8002538:	0010      	movs	r0, r2
 800253a:	0019      	movs	r1, r3
 800253c:	2200      	movs	r2, #0
 800253e:	4b46      	ldr	r3, [pc, #280]	; (8002658 <main+0x178>)
 8002540:	f7fe face 	bl	8000ae0 <__aeabi_ddiv>
 8002544:	0002      	movs	r2, r0
 8002546:	000b      	movs	r3, r1
 8002548:	0010      	movs	r0, r2
 800254a:	0019      	movs	r1, r3
 800254c:	4a40      	ldr	r2, [pc, #256]	; (8002650 <main+0x170>)
 800254e:	4b43      	ldr	r3, [pc, #268]	; (800265c <main+0x17c>)
 8002550:	f7fd ff8a 	bl	8000468 <__aeabi_dadd>
 8002554:	0002      	movs	r2, r0
 8002556:	000b      	movs	r3, r1
 8002558:	4941      	ldr	r1, [pc, #260]	; (8002660 <main+0x180>)
 800255a:	600a      	str	r2, [r1, #0]
 800255c:	604b      	str	r3, [r1, #4]
		  x_vec += (IR_intensity[i] * cos(IR_rad));
 800255e:	1dfb      	adds	r3, r7, #7
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	4a40      	ldr	r2, [pc, #256]	; (8002664 <main+0x184>)
 8002564:	00db      	lsls	r3, r3, #3
 8002566:	18d3      	adds	r3, r2, r3
 8002568:	681c      	ldr	r4, [r3, #0]
 800256a:	685d      	ldr	r5, [r3, #4]
 800256c:	4b3c      	ldr	r3, [pc, #240]	; (8002660 <main+0x180>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	0010      	movs	r0, r2
 8002574:	0019      	movs	r1, r3
 8002576:	f002 fb8d 	bl	8004c94 <cos>
 800257a:	0002      	movs	r2, r0
 800257c:	000b      	movs	r3, r1
 800257e:	0020      	movs	r0, r4
 8002580:	0029      	movs	r1, r5
 8002582:	f7fe feaf 	bl	80012e4 <__aeabi_dmul>
 8002586:	0002      	movs	r2, r0
 8002588:	000b      	movs	r3, r1
 800258a:	0010      	movs	r0, r2
 800258c:	0019      	movs	r1, r3
 800258e:	4b2e      	ldr	r3, [pc, #184]	; (8002648 <main+0x168>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f7fd ff68 	bl	8000468 <__aeabi_dadd>
 8002598:	0002      	movs	r2, r0
 800259a:	000b      	movs	r3, r1
 800259c:	492a      	ldr	r1, [pc, #168]	; (8002648 <main+0x168>)
 800259e:	600a      	str	r2, [r1, #0]
 80025a0:	604b      	str	r3, [r1, #4]
		  y_vec += (IR_intensity[i] * sin(IR_rad));
 80025a2:	1dfb      	adds	r3, r7, #7
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	4a2f      	ldr	r2, [pc, #188]	; (8002664 <main+0x184>)
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	18d3      	adds	r3, r2, r3
 80025ac:	681c      	ldr	r4, [r3, #0]
 80025ae:	685d      	ldr	r5, [r3, #4]
 80025b0:	4b2b      	ldr	r3, [pc, #172]	; (8002660 <main+0x180>)
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	0010      	movs	r0, r2
 80025b8:	0019      	movs	r1, r3
 80025ba:	f002 fbad 	bl	8004d18 <sin>
 80025be:	0002      	movs	r2, r0
 80025c0:	000b      	movs	r3, r1
 80025c2:	0020      	movs	r0, r4
 80025c4:	0029      	movs	r1, r5
 80025c6:	f7fe fe8d 	bl	80012e4 <__aeabi_dmul>
 80025ca:	0002      	movs	r2, r0
 80025cc:	000b      	movs	r3, r1
 80025ce:	0010      	movs	r0, r2
 80025d0:	0019      	movs	r1, r3
 80025d2:	4b1e      	ldr	r3, [pc, #120]	; (800264c <main+0x16c>)
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f7fd ff46 	bl	8000468 <__aeabi_dadd>
 80025dc:	0002      	movs	r2, r0
 80025de:	000b      	movs	r3, r1
 80025e0:	491a      	ldr	r1, [pc, #104]	; (800264c <main+0x16c>)
 80025e2:	600a      	str	r2, [r1, #0]
 80025e4:	604b      	str	r3, [r1, #4]
	  for(uint8_t i = 0; i < 16; i++){
 80025e6:	1dfb      	adds	r3, r7, #7
 80025e8:	781a      	ldrb	r2, [r3, #0]
 80025ea:	1dfb      	adds	r3, r7, #7
 80025ec:	3201      	adds	r2, #1
 80025ee:	701a      	strb	r2, [r3, #0]
 80025f0:	1dfb      	adds	r3, r7, #7
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2b0f      	cmp	r3, #15
 80025f6:	d994      	bls.n	8002522 <main+0x42>
	  }
	  angle = atan2(y_vec, x_vec) * 180 / 3.14;
 80025f8:	4b14      	ldr	r3, [pc, #80]	; (800264c <main+0x16c>)
 80025fa:	6818      	ldr	r0, [r3, #0]
 80025fc:	6859      	ldr	r1, [r3, #4]
 80025fe:	4b12      	ldr	r3, [pc, #72]	; (8002648 <main+0x168>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f002 fbce 	bl	8004da4 <atan2>
 8002608:	2200      	movs	r2, #0
 800260a:	4b17      	ldr	r3, [pc, #92]	; (8002668 <main+0x188>)
 800260c:	f7fe fe6a 	bl	80012e4 <__aeabi_dmul>
 8002610:	0002      	movs	r2, r0
 8002612:	000b      	movs	r3, r1
 8002614:	0010      	movs	r0, r2
 8002616:	0019      	movs	r1, r3
 8002618:	4a0d      	ldr	r2, [pc, #52]	; (8002650 <main+0x170>)
 800261a:	4b10      	ldr	r3, [pc, #64]	; (800265c <main+0x17c>)
 800261c:	f7fe fa60 	bl	8000ae0 <__aeabi_ddiv>
 8002620:	0002      	movs	r2, r0
 8002622:	000b      	movs	r3, r1
 8002624:	0010      	movs	r0, r2
 8002626:	0019      	movs	r1, r3
 8002628:	f7ff fc5a 	bl	8001ee0 <__aeabi_d2iz>
 800262c:	0003      	movs	r3, r0
 800262e:	b21a      	sxth	r2, r3
 8002630:	4b0e      	ldr	r3, [pc, #56]	; (800266c <main+0x18c>)
 8002632:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart2, &angle, 1, 50);
 8002634:	490d      	ldr	r1, [pc, #52]	; (800266c <main+0x18c>)
 8002636:	480e      	ldr	r0, [pc, #56]	; (8002670 <main+0x190>)
 8002638:	2332      	movs	r3, #50	; 0x32
 800263a:	2201      	movs	r2, #1
 800263c:	f001 febc 	bl	80043b8 <HAL_UART_Transmit>
	  get_value();
 8002640:	e75f      	b.n	8002502 <main+0x22>
 8002642:	46c0      	nop			; (mov r8, r8)
 8002644:	2000002c 	.word	0x2000002c
 8002648:	20000228 	.word	0x20000228
 800264c:	20000230 	.word	0x20000230
 8002650:	51eb851f 	.word	0x51eb851f
 8002654:	40191eb8 	.word	0x40191eb8
 8002658:	40300000 	.word	0x40300000
 800265c:	40091eb8 	.word	0x40091eb8
 8002660:	20000220 	.word	0x20000220
 8002664:	200001a0 	.word	0x200001a0
 8002668:	40668000 	.word	0x40668000
 800266c:	20000238 	.word	0x20000238
 8002670:	20000078 	.word	0x20000078

08002674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002674:	b590      	push	{r4, r7, lr}
 8002676:	b093      	sub	sp, #76	; 0x4c
 8002678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800267a:	2414      	movs	r4, #20
 800267c:	193b      	adds	r3, r7, r4
 800267e:	0018      	movs	r0, r3
 8002680:	2334      	movs	r3, #52	; 0x34
 8002682:	001a      	movs	r2, r3
 8002684:	2100      	movs	r1, #0
 8002686:	f002 fafd 	bl	8004c84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800268a:	1d3b      	adds	r3, r7, #4
 800268c:	0018      	movs	r0, r3
 800268e:	2310      	movs	r3, #16
 8002690:	001a      	movs	r2, r3
 8002692:	2100      	movs	r1, #0
 8002694:	f002 faf6 	bl	8004c84 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002698:	2380      	movs	r3, #128	; 0x80
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	0018      	movs	r0, r3
 800269e:	f000 fcfb 	bl	8003098 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80026a2:	193b      	adds	r3, r7, r4
 80026a4:	2202      	movs	r2, #2
 80026a6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026a8:	193b      	adds	r3, r7, r4
 80026aa:	2280      	movs	r2, #128	; 0x80
 80026ac:	0052      	lsls	r2, r2, #1
 80026ae:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80026b0:	193b      	adds	r3, r7, r4
 80026b2:	2200      	movs	r2, #0
 80026b4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026b6:	193b      	adds	r3, r7, r4
 80026b8:	2240      	movs	r2, #64	; 0x40
 80026ba:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80026bc:	193b      	adds	r3, r7, r4
 80026be:	2200      	movs	r2, #0
 80026c0:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026c2:	193b      	adds	r3, r7, r4
 80026c4:	0018      	movs	r0, r3
 80026c6:	f000 fd33 	bl	8003130 <HAL_RCC_OscConfig>
 80026ca:	1e03      	subs	r3, r0, #0
 80026cc:	d001      	beq.n	80026d2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80026ce:	f000 f8ef 	bl	80028b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026d2:	1d3b      	adds	r3, r7, #4
 80026d4:	2207      	movs	r2, #7
 80026d6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80026d8:	1d3b      	adds	r3, r7, #4
 80026da:	2200      	movs	r2, #0
 80026dc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026de:	1d3b      	adds	r3, r7, #4
 80026e0:	2200      	movs	r2, #0
 80026e2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026e4:	1d3b      	adds	r3, r7, #4
 80026e6:	2200      	movs	r2, #0
 80026e8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80026ea:	1d3b      	adds	r3, r7, #4
 80026ec:	2100      	movs	r1, #0
 80026ee:	0018      	movs	r0, r3
 80026f0:	f001 f82e 	bl	8003750 <HAL_RCC_ClockConfig>
 80026f4:	1e03      	subs	r3, r0, #0
 80026f6:	d001      	beq.n	80026fc <SystemClock_Config+0x88>
  {
    Error_Handler();
 80026f8:	f000 f8da 	bl	80028b0 <Error_Handler>
  }
}
 80026fc:	46c0      	nop			; (mov r8, r8)
 80026fe:	46bd      	mov	sp, r7
 8002700:	b013      	add	sp, #76	; 0x4c
 8002702:	bd90      	pop	{r4, r7, pc}

08002704 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b088      	sub	sp, #32
 8002708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800270a:	2310      	movs	r3, #16
 800270c:	18fb      	adds	r3, r7, r3
 800270e:	0018      	movs	r0, r3
 8002710:	2310      	movs	r3, #16
 8002712:	001a      	movs	r2, r3
 8002714:	2100      	movs	r1, #0
 8002716:	f002 fab5 	bl	8004c84 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800271a:	1d3b      	adds	r3, r7, #4
 800271c:	0018      	movs	r0, r3
 800271e:	230c      	movs	r3, #12
 8002720:	001a      	movs	r2, r3
 8002722:	2100      	movs	r1, #0
 8002724:	f002 faae 	bl	8004c84 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002728:	4b21      	ldr	r3, [pc, #132]	; (80027b0 <MX_TIM1_Init+0xac>)
 800272a:	4a22      	ldr	r2, [pc, #136]	; (80027b4 <MX_TIM1_Init+0xb0>)
 800272c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16000-1;
 800272e:	4b20      	ldr	r3, [pc, #128]	; (80027b0 <MX_TIM1_Init+0xac>)
 8002730:	4a21      	ldr	r2, [pc, #132]	; (80027b8 <MX_TIM1_Init+0xb4>)
 8002732:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002734:	4b1e      	ldr	r3, [pc, #120]	; (80027b0 <MX_TIM1_Init+0xac>)
 8002736:	2200      	movs	r2, #0
 8002738:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 256-1;
 800273a:	4b1d      	ldr	r3, [pc, #116]	; (80027b0 <MX_TIM1_Init+0xac>)
 800273c:	22ff      	movs	r2, #255	; 0xff
 800273e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002740:	4b1b      	ldr	r3, [pc, #108]	; (80027b0 <MX_TIM1_Init+0xac>)
 8002742:	2200      	movs	r2, #0
 8002744:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002746:	4b1a      	ldr	r3, [pc, #104]	; (80027b0 <MX_TIM1_Init+0xac>)
 8002748:	2200      	movs	r2, #0
 800274a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800274c:	4b18      	ldr	r3, [pc, #96]	; (80027b0 <MX_TIM1_Init+0xac>)
 800274e:	2200      	movs	r2, #0
 8002750:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002752:	4b17      	ldr	r3, [pc, #92]	; (80027b0 <MX_TIM1_Init+0xac>)
 8002754:	0018      	movs	r0, r3
 8002756:	f001 f9a5 	bl	8003aa4 <HAL_TIM_Base_Init>
 800275a:	1e03      	subs	r3, r0, #0
 800275c:	d001      	beq.n	8002762 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 800275e:	f000 f8a7 	bl	80028b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002762:	2110      	movs	r1, #16
 8002764:	187b      	adds	r3, r7, r1
 8002766:	2280      	movs	r2, #128	; 0x80
 8002768:	0152      	lsls	r2, r2, #5
 800276a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800276c:	187a      	adds	r2, r7, r1
 800276e:	4b10      	ldr	r3, [pc, #64]	; (80027b0 <MX_TIM1_Init+0xac>)
 8002770:	0011      	movs	r1, r2
 8002772:	0018      	movs	r0, r3
 8002774:	f001 fb44 	bl	8003e00 <HAL_TIM_ConfigClockSource>
 8002778:	1e03      	subs	r3, r0, #0
 800277a:	d001      	beq.n	8002780 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800277c:	f000 f898 	bl	80028b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002780:	1d3b      	adds	r3, r7, #4
 8002782:	2200      	movs	r2, #0
 8002784:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002786:	1d3b      	adds	r3, r7, #4
 8002788:	2200      	movs	r2, #0
 800278a:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800278c:	1d3b      	adds	r3, r7, #4
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002792:	1d3a      	adds	r2, r7, #4
 8002794:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <MX_TIM1_Init+0xac>)
 8002796:	0011      	movs	r1, r2
 8002798:	0018      	movs	r0, r3
 800279a:	f001 fd3d 	bl	8004218 <HAL_TIMEx_MasterConfigSynchronization>
 800279e:	1e03      	subs	r3, r0, #0
 80027a0:	d001      	beq.n	80027a6 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80027a2:	f000 f885 	bl	80028b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80027a6:	46c0      	nop			; (mov r8, r8)
 80027a8:	46bd      	mov	sp, r7
 80027aa:	b008      	add	sp, #32
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	46c0      	nop			; (mov r8, r8)
 80027b0:	2000002c 	.word	0x2000002c
 80027b4:	40012c00 	.word	0x40012c00
 80027b8:	00003e7f 	.word	0x00003e7f

080027bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027c0:	4b16      	ldr	r3, [pc, #88]	; (800281c <MX_USART2_UART_Init+0x60>)
 80027c2:	4a17      	ldr	r2, [pc, #92]	; (8002820 <MX_USART2_UART_Init+0x64>)
 80027c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80027c6:	4b15      	ldr	r3, [pc, #84]	; (800281c <MX_USART2_UART_Init+0x60>)
 80027c8:	22e1      	movs	r2, #225	; 0xe1
 80027ca:	0252      	lsls	r2, r2, #9
 80027cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027ce:	4b13      	ldr	r3, [pc, #76]	; (800281c <MX_USART2_UART_Init+0x60>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027d4:	4b11      	ldr	r3, [pc, #68]	; (800281c <MX_USART2_UART_Init+0x60>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027da:	4b10      	ldr	r3, [pc, #64]	; (800281c <MX_USART2_UART_Init+0x60>)
 80027dc:	2200      	movs	r2, #0
 80027de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027e0:	4b0e      	ldr	r3, [pc, #56]	; (800281c <MX_USART2_UART_Init+0x60>)
 80027e2:	220c      	movs	r2, #12
 80027e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027e6:	4b0d      	ldr	r3, [pc, #52]	; (800281c <MX_USART2_UART_Init+0x60>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027ec:	4b0b      	ldr	r3, [pc, #44]	; (800281c <MX_USART2_UART_Init+0x60>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027f2:	4b0a      	ldr	r3, [pc, #40]	; (800281c <MX_USART2_UART_Init+0x60>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027f8:	4b08      	ldr	r3, [pc, #32]	; (800281c <MX_USART2_UART_Init+0x60>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027fe:	4b07      	ldr	r3, [pc, #28]	; (800281c <MX_USART2_UART_Init+0x60>)
 8002800:	2200      	movs	r2, #0
 8002802:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002804:	4b05      	ldr	r3, [pc, #20]	; (800281c <MX_USART2_UART_Init+0x60>)
 8002806:	0018      	movs	r0, r3
 8002808:	f001 fd80 	bl	800430c <HAL_UART_Init>
 800280c:	1e03      	subs	r3, r0, #0
 800280e:	d001      	beq.n	8002814 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002810:	f000 f84e 	bl	80028b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002814:	46c0      	nop			; (mov r8, r8)
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	46c0      	nop			; (mov r8, r8)
 800281c:	20000078 	.word	0x20000078
 8002820:	40004400 	.word	0x40004400

08002824 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282a:	1d3b      	adds	r3, r7, #4
 800282c:	0018      	movs	r0, r3
 800282e:	2314      	movs	r3, #20
 8002830:	001a      	movs	r2, r3
 8002832:	2100      	movs	r1, #0
 8002834:	f002 fa26 	bl	8004c84 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002838:	4b1c      	ldr	r3, [pc, #112]	; (80028ac <MX_GPIO_Init+0x88>)
 800283a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800283c:	4b1b      	ldr	r3, [pc, #108]	; (80028ac <MX_GPIO_Init+0x88>)
 800283e:	2101      	movs	r1, #1
 8002840:	430a      	orrs	r2, r1
 8002842:	635a      	str	r2, [r3, #52]	; 0x34
 8002844:	4b19      	ldr	r3, [pc, #100]	; (80028ac <MX_GPIO_Init+0x88>)
 8002846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002848:	2201      	movs	r2, #1
 800284a:	4013      	ands	r3, r2
 800284c:	603b      	str	r3, [r7, #0]
 800284e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, mux_ctrl2_Pin|mux_ctrl1_Pin|mux_ctrl0_Pin, GPIO_PIN_RESET);
 8002850:	23a0      	movs	r3, #160	; 0xa0
 8002852:	05db      	lsls	r3, r3, #23
 8002854:	2200      	movs	r2, #0
 8002856:	2138      	movs	r1, #56	; 0x38
 8002858:	0018      	movs	r0, r3
 800285a:	f000 fc00 	bl	800305e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : mux_sig1_Pin mux_sig0_Pin */
  GPIO_InitStruct.Pin = mux_sig1_Pin|mux_sig0_Pin;
 800285e:	1d3b      	adds	r3, r7, #4
 8002860:	2203      	movs	r2, #3
 8002862:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002864:	1d3b      	adds	r3, r7, #4
 8002866:	2200      	movs	r2, #0
 8002868:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286a:	1d3b      	adds	r3, r7, #4
 800286c:	2200      	movs	r2, #0
 800286e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002870:	1d3a      	adds	r2, r7, #4
 8002872:	23a0      	movs	r3, #160	; 0xa0
 8002874:	05db      	lsls	r3, r3, #23
 8002876:	0011      	movs	r1, r2
 8002878:	0018      	movs	r0, r3
 800287a:	f000 fa6f 	bl	8002d5c <HAL_GPIO_Init>

  /*Configure GPIO pins : mux_ctrl2_Pin mux_ctrl1_Pin mux_ctrl0_Pin */
  GPIO_InitStruct.Pin = mux_ctrl2_Pin|mux_ctrl1_Pin|mux_ctrl0_Pin;
 800287e:	1d3b      	adds	r3, r7, #4
 8002880:	2238      	movs	r2, #56	; 0x38
 8002882:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002884:	1d3b      	adds	r3, r7, #4
 8002886:	2201      	movs	r2, #1
 8002888:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	1d3b      	adds	r3, r7, #4
 800288c:	2200      	movs	r2, #0
 800288e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002890:	1d3b      	adds	r3, r7, #4
 8002892:	2200      	movs	r2, #0
 8002894:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002896:	1d3a      	adds	r2, r7, #4
 8002898:	23a0      	movs	r3, #160	; 0xa0
 800289a:	05db      	lsls	r3, r3, #23
 800289c:	0011      	movs	r1, r2
 800289e:	0018      	movs	r0, r3
 80028a0:	f000 fa5c 	bl	8002d5c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80028a4:	46c0      	nop			; (mov r8, r8)
 80028a6:	46bd      	mov	sp, r7
 80028a8:	b006      	add	sp, #24
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	40021000 	.word	0x40021000

080028b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028b4:	b672      	cpsid	i
}
 80028b6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028b8:	e7fe      	b.n	80028b8 <Error_Handler+0x8>
	...

080028bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028c2:	4b0f      	ldr	r3, [pc, #60]	; (8002900 <HAL_MspInit+0x44>)
 80028c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028c6:	4b0e      	ldr	r3, [pc, #56]	; (8002900 <HAL_MspInit+0x44>)
 80028c8:	2101      	movs	r1, #1
 80028ca:	430a      	orrs	r2, r1
 80028cc:	641a      	str	r2, [r3, #64]	; 0x40
 80028ce:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <HAL_MspInit+0x44>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	2201      	movs	r2, #1
 80028d4:	4013      	ands	r3, r2
 80028d6:	607b      	str	r3, [r7, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028da:	4b09      	ldr	r3, [pc, #36]	; (8002900 <HAL_MspInit+0x44>)
 80028dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028de:	4b08      	ldr	r3, [pc, #32]	; (8002900 <HAL_MspInit+0x44>)
 80028e0:	2180      	movs	r1, #128	; 0x80
 80028e2:	0549      	lsls	r1, r1, #21
 80028e4:	430a      	orrs	r2, r1
 80028e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80028e8:	4b05      	ldr	r3, [pc, #20]	; (8002900 <HAL_MspInit+0x44>)
 80028ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028ec:	2380      	movs	r3, #128	; 0x80
 80028ee:	055b      	lsls	r3, r3, #21
 80028f0:	4013      	ands	r3, r2
 80028f2:	603b      	str	r3, [r7, #0]
 80028f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	46bd      	mov	sp, r7
 80028fa:	b002      	add	sp, #8
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	46c0      	nop			; (mov r8, r8)
 8002900:	40021000 	.word	0x40021000

08002904 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a0e      	ldr	r2, [pc, #56]	; (800294c <HAL_TIM_Base_MspInit+0x48>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d115      	bne.n	8002942 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002916:	4b0e      	ldr	r3, [pc, #56]	; (8002950 <HAL_TIM_Base_MspInit+0x4c>)
 8002918:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800291a:	4b0d      	ldr	r3, [pc, #52]	; (8002950 <HAL_TIM_Base_MspInit+0x4c>)
 800291c:	2180      	movs	r1, #128	; 0x80
 800291e:	0109      	lsls	r1, r1, #4
 8002920:	430a      	orrs	r2, r1
 8002922:	641a      	str	r2, [r3, #64]	; 0x40
 8002924:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <HAL_TIM_Base_MspInit+0x4c>)
 8002926:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002928:	2380      	movs	r3, #128	; 0x80
 800292a:	011b      	lsls	r3, r3, #4
 800292c:	4013      	ands	r3, r2
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8002932:	2200      	movs	r2, #0
 8002934:	2100      	movs	r1, #0
 8002936:	200d      	movs	r0, #13
 8002938:	f000 f9de 	bl	8002cf8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 800293c:	200d      	movs	r0, #13
 800293e:	f000 f9f0 	bl	8002d22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	46bd      	mov	sp, r7
 8002946:	b004      	add	sp, #16
 8002948:	bd80      	pop	{r7, pc}
 800294a:	46c0      	nop			; (mov r8, r8)
 800294c:	40012c00 	.word	0x40012c00
 8002950:	40021000 	.word	0x40021000

08002954 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002954:	b590      	push	{r4, r7, lr}
 8002956:	b08b      	sub	sp, #44	; 0x2c
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800295c:	2414      	movs	r4, #20
 800295e:	193b      	adds	r3, r7, r4
 8002960:	0018      	movs	r0, r3
 8002962:	2314      	movs	r3, #20
 8002964:	001a      	movs	r2, r3
 8002966:	2100      	movs	r1, #0
 8002968:	f002 f98c 	bl	8004c84 <memset>
  if(huart->Instance==USART2)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a1b      	ldr	r2, [pc, #108]	; (80029e0 <HAL_UART_MspInit+0x8c>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d130      	bne.n	80029d8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002976:	4b1b      	ldr	r3, [pc, #108]	; (80029e4 <HAL_UART_MspInit+0x90>)
 8002978:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800297a:	4b1a      	ldr	r3, [pc, #104]	; (80029e4 <HAL_UART_MspInit+0x90>)
 800297c:	2180      	movs	r1, #128	; 0x80
 800297e:	0289      	lsls	r1, r1, #10
 8002980:	430a      	orrs	r2, r1
 8002982:	63da      	str	r2, [r3, #60]	; 0x3c
 8002984:	4b17      	ldr	r3, [pc, #92]	; (80029e4 <HAL_UART_MspInit+0x90>)
 8002986:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002988:	2380      	movs	r3, #128	; 0x80
 800298a:	029b      	lsls	r3, r3, #10
 800298c:	4013      	ands	r3, r2
 800298e:	613b      	str	r3, [r7, #16]
 8002990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002992:	4b14      	ldr	r3, [pc, #80]	; (80029e4 <HAL_UART_MspInit+0x90>)
 8002994:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002996:	4b13      	ldr	r3, [pc, #76]	; (80029e4 <HAL_UART_MspInit+0x90>)
 8002998:	2101      	movs	r1, #1
 800299a:	430a      	orrs	r2, r1
 800299c:	635a      	str	r2, [r3, #52]	; 0x34
 800299e:	4b11      	ldr	r3, [pc, #68]	; (80029e4 <HAL_UART_MspInit+0x90>)
 80029a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029a2:	2201      	movs	r2, #1
 80029a4:	4013      	ands	r3, r2
 80029a6:	60fb      	str	r3, [r7, #12]
 80029a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 80029aa:	0021      	movs	r1, r4
 80029ac:	187b      	adds	r3, r7, r1
 80029ae:	4a0e      	ldr	r2, [pc, #56]	; (80029e8 <HAL_UART_MspInit+0x94>)
 80029b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b2:	187b      	adds	r3, r7, r1
 80029b4:	2202      	movs	r2, #2
 80029b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b8:	187b      	adds	r3, r7, r1
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029be:	187b      	adds	r3, r7, r1
 80029c0:	2200      	movs	r2, #0
 80029c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80029c4:	187b      	adds	r3, r7, r1
 80029c6:	2201      	movs	r2, #1
 80029c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ca:	187a      	adds	r2, r7, r1
 80029cc:	23a0      	movs	r3, #160	; 0xa0
 80029ce:	05db      	lsls	r3, r3, #23
 80029d0:	0011      	movs	r1, r2
 80029d2:	0018      	movs	r0, r3
 80029d4:	f000 f9c2 	bl	8002d5c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80029d8:	46c0      	nop			; (mov r8, r8)
 80029da:	46bd      	mov	sp, r7
 80029dc:	b00b      	add	sp, #44	; 0x2c
 80029de:	bd90      	pop	{r4, r7, pc}
 80029e0:	40004400 	.word	0x40004400
 80029e4:	40021000 	.word	0x40021000
 80029e8:	00008004 	.word	0x00008004

080029ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029f0:	e7fe      	b.n	80029f0 <NMI_Handler+0x4>

080029f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029f6:	e7fe      	b.n	80029f6 <HardFault_Handler+0x4>

080029f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80029fc:	46c0      	nop			; (mov r8, r8)
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a06:	46c0      	nop			; (mov r8, r8)
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a10:	f000 f8aa 	bl	8002b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a14:	46c0      	nop			; (mov r8, r8)
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
	...

08002a1c <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a20:	4b03      	ldr	r3, [pc, #12]	; (8002a30 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8002a22:	0018      	movs	r0, r3
 8002a24:	f001 f8e4 	bl	8003bf0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8002a28:	46c0      	nop			; (mov r8, r8)
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	46c0      	nop			; (mov r8, r8)
 8002a30:	2000002c 	.word	0x2000002c

08002a34 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a38:	46c0      	nop			; (mov r8, r8)
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
	...

08002a40 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002a40:	480d      	ldr	r0, [pc, #52]	; (8002a78 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002a42:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002a44:	f7ff fff6 	bl	8002a34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a48:	480c      	ldr	r0, [pc, #48]	; (8002a7c <LoopForever+0x6>)
  ldr r1, =_edata
 8002a4a:	490d      	ldr	r1, [pc, #52]	; (8002a80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a4c:	4a0d      	ldr	r2, [pc, #52]	; (8002a84 <LoopForever+0xe>)
  movs r3, #0
 8002a4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a50:	e002      	b.n	8002a58 <LoopCopyDataInit>

08002a52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a56:	3304      	adds	r3, #4

08002a58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a5c:	d3f9      	bcc.n	8002a52 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a5e:	4a0a      	ldr	r2, [pc, #40]	; (8002a88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a60:	4c0a      	ldr	r4, [pc, #40]	; (8002a8c <LoopForever+0x16>)
  movs r3, #0
 8002a62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a64:	e001      	b.n	8002a6a <LoopFillZerobss>

08002a66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a68:	3204      	adds	r2, #4

08002a6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a6c:	d3fb      	bcc.n	8002a66 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002a6e:	f002 f8e5 	bl	8004c3c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002a72:	f7ff fd35 	bl	80024e0 <main>

08002a76 <LoopForever>:

LoopForever:
  b LoopForever
 8002a76:	e7fe      	b.n	8002a76 <LoopForever>
  ldr   r0, =_estack
 8002a78:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002a7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a80:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002a84:	080064f8 	.word	0x080064f8
  ldr r2, =_sbss
 8002a88:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002a8c:	20000240 	.word	0x20000240

08002a90 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a90:	e7fe      	b.n	8002a90 <ADC1_IRQHandler>
	...

08002a94 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002a9a:	1dfb      	adds	r3, r7, #7
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002aa0:	4b0b      	ldr	r3, [pc, #44]	; (8002ad0 <HAL_Init+0x3c>)
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	4b0a      	ldr	r3, [pc, #40]	; (8002ad0 <HAL_Init+0x3c>)
 8002aa6:	2180      	movs	r1, #128	; 0x80
 8002aa8:	0049      	lsls	r1, r1, #1
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002aae:	2003      	movs	r0, #3
 8002ab0:	f000 f810 	bl	8002ad4 <HAL_InitTick>
 8002ab4:	1e03      	subs	r3, r0, #0
 8002ab6:	d003      	beq.n	8002ac0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002ab8:	1dfb      	adds	r3, r7, #7
 8002aba:	2201      	movs	r2, #1
 8002abc:	701a      	strb	r2, [r3, #0]
 8002abe:	e001      	b.n	8002ac4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002ac0:	f7ff fefc 	bl	80028bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002ac4:	1dfb      	adds	r3, r7, #7
 8002ac6:	781b      	ldrb	r3, [r3, #0]
}
 8002ac8:	0018      	movs	r0, r3
 8002aca:	46bd      	mov	sp, r7
 8002acc:	b002      	add	sp, #8
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	40022000 	.word	0x40022000

08002ad4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ad4:	b590      	push	{r4, r7, lr}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002adc:	230f      	movs	r3, #15
 8002ade:	18fb      	adds	r3, r7, r3
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002ae4:	4b1d      	ldr	r3, [pc, #116]	; (8002b5c <HAL_InitTick+0x88>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d02b      	beq.n	8002b44 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002aec:	4b1c      	ldr	r3, [pc, #112]	; (8002b60 <HAL_InitTick+0x8c>)
 8002aee:	681c      	ldr	r4, [r3, #0]
 8002af0:	4b1a      	ldr	r3, [pc, #104]	; (8002b5c <HAL_InitTick+0x88>)
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	0019      	movs	r1, r3
 8002af6:	23fa      	movs	r3, #250	; 0xfa
 8002af8:	0098      	lsls	r0, r3, #2
 8002afa:	f7fd fb01 	bl	8000100 <__udivsi3>
 8002afe:	0003      	movs	r3, r0
 8002b00:	0019      	movs	r1, r3
 8002b02:	0020      	movs	r0, r4
 8002b04:	f7fd fafc 	bl	8000100 <__udivsi3>
 8002b08:	0003      	movs	r3, r0
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	f000 f919 	bl	8002d42 <HAL_SYSTICK_Config>
 8002b10:	1e03      	subs	r3, r0, #0
 8002b12:	d112      	bne.n	8002b3a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b03      	cmp	r3, #3
 8002b18:	d80a      	bhi.n	8002b30 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b1a:	6879      	ldr	r1, [r7, #4]
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	425b      	negs	r3, r3
 8002b20:	2200      	movs	r2, #0
 8002b22:	0018      	movs	r0, r3
 8002b24:	f000 f8e8 	bl	8002cf8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b28:	4b0e      	ldr	r3, [pc, #56]	; (8002b64 <HAL_InitTick+0x90>)
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	601a      	str	r2, [r3, #0]
 8002b2e:	e00d      	b.n	8002b4c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002b30:	230f      	movs	r3, #15
 8002b32:	18fb      	adds	r3, r7, r3
 8002b34:	2201      	movs	r2, #1
 8002b36:	701a      	strb	r2, [r3, #0]
 8002b38:	e008      	b.n	8002b4c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002b3a:	230f      	movs	r3, #15
 8002b3c:	18fb      	adds	r3, r7, r3
 8002b3e:	2201      	movs	r2, #1
 8002b40:	701a      	strb	r2, [r3, #0]
 8002b42:	e003      	b.n	8002b4c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002b44:	230f      	movs	r3, #15
 8002b46:	18fb      	adds	r3, r7, r3
 8002b48:	2201      	movs	r2, #1
 8002b4a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002b4c:	230f      	movs	r3, #15
 8002b4e:	18fb      	adds	r3, r7, r3
 8002b50:	781b      	ldrb	r3, [r3, #0]
}
 8002b52:	0018      	movs	r0, r3
 8002b54:	46bd      	mov	sp, r7
 8002b56:	b005      	add	sp, #20
 8002b58:	bd90      	pop	{r4, r7, pc}
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	20000008 	.word	0x20000008
 8002b60:	20000000 	.word	0x20000000
 8002b64:	20000004 	.word	0x20000004

08002b68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002b6c:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <HAL_IncTick+0x1c>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	001a      	movs	r2, r3
 8002b72:	4b05      	ldr	r3, [pc, #20]	; (8002b88 <HAL_IncTick+0x20>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	18d2      	adds	r2, r2, r3
 8002b78:	4b03      	ldr	r3, [pc, #12]	; (8002b88 <HAL_IncTick+0x20>)
 8002b7a:	601a      	str	r2, [r3, #0]
}
 8002b7c:	46c0      	nop			; (mov r8, r8)
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	46c0      	nop			; (mov r8, r8)
 8002b84:	20000008 	.word	0x20000008
 8002b88:	2000023c 	.word	0x2000023c

08002b8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b90:	4b02      	ldr	r3, [pc, #8]	; (8002b9c <HAL_GetTick+0x10>)
 8002b92:	681b      	ldr	r3, [r3, #0]
}
 8002b94:	0018      	movs	r0, r3
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	46c0      	nop			; (mov r8, r8)
 8002b9c:	2000023c 	.word	0x2000023c

08002ba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	0002      	movs	r2, r0
 8002ba8:	1dfb      	adds	r3, r7, #7
 8002baa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002bac:	1dfb      	adds	r3, r7, #7
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	2b7f      	cmp	r3, #127	; 0x7f
 8002bb2:	d809      	bhi.n	8002bc8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bb4:	1dfb      	adds	r3, r7, #7
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	001a      	movs	r2, r3
 8002bba:	231f      	movs	r3, #31
 8002bbc:	401a      	ands	r2, r3
 8002bbe:	4b04      	ldr	r3, [pc, #16]	; (8002bd0 <__NVIC_EnableIRQ+0x30>)
 8002bc0:	2101      	movs	r1, #1
 8002bc2:	4091      	lsls	r1, r2
 8002bc4:	000a      	movs	r2, r1
 8002bc6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002bc8:	46c0      	nop			; (mov r8, r8)
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	b002      	add	sp, #8
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	e000e100 	.word	0xe000e100

08002bd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bd4:	b590      	push	{r4, r7, lr}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	0002      	movs	r2, r0
 8002bdc:	6039      	str	r1, [r7, #0]
 8002bde:	1dfb      	adds	r3, r7, #7
 8002be0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002be2:	1dfb      	adds	r3, r7, #7
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	2b7f      	cmp	r3, #127	; 0x7f
 8002be8:	d828      	bhi.n	8002c3c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bea:	4a2f      	ldr	r2, [pc, #188]	; (8002ca8 <__NVIC_SetPriority+0xd4>)
 8002bec:	1dfb      	adds	r3, r7, #7
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	b25b      	sxtb	r3, r3
 8002bf2:	089b      	lsrs	r3, r3, #2
 8002bf4:	33c0      	adds	r3, #192	; 0xc0
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	589b      	ldr	r3, [r3, r2]
 8002bfa:	1dfa      	adds	r2, r7, #7
 8002bfc:	7812      	ldrb	r2, [r2, #0]
 8002bfe:	0011      	movs	r1, r2
 8002c00:	2203      	movs	r2, #3
 8002c02:	400a      	ands	r2, r1
 8002c04:	00d2      	lsls	r2, r2, #3
 8002c06:	21ff      	movs	r1, #255	; 0xff
 8002c08:	4091      	lsls	r1, r2
 8002c0a:	000a      	movs	r2, r1
 8002c0c:	43d2      	mvns	r2, r2
 8002c0e:	401a      	ands	r2, r3
 8002c10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	019b      	lsls	r3, r3, #6
 8002c16:	22ff      	movs	r2, #255	; 0xff
 8002c18:	401a      	ands	r2, r3
 8002c1a:	1dfb      	adds	r3, r7, #7
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	0018      	movs	r0, r3
 8002c20:	2303      	movs	r3, #3
 8002c22:	4003      	ands	r3, r0
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c28:	481f      	ldr	r0, [pc, #124]	; (8002ca8 <__NVIC_SetPriority+0xd4>)
 8002c2a:	1dfb      	adds	r3, r7, #7
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	b25b      	sxtb	r3, r3
 8002c30:	089b      	lsrs	r3, r3, #2
 8002c32:	430a      	orrs	r2, r1
 8002c34:	33c0      	adds	r3, #192	; 0xc0
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002c3a:	e031      	b.n	8002ca0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c3c:	4a1b      	ldr	r2, [pc, #108]	; (8002cac <__NVIC_SetPriority+0xd8>)
 8002c3e:	1dfb      	adds	r3, r7, #7
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	0019      	movs	r1, r3
 8002c44:	230f      	movs	r3, #15
 8002c46:	400b      	ands	r3, r1
 8002c48:	3b08      	subs	r3, #8
 8002c4a:	089b      	lsrs	r3, r3, #2
 8002c4c:	3306      	adds	r3, #6
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	18d3      	adds	r3, r2, r3
 8002c52:	3304      	adds	r3, #4
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	1dfa      	adds	r2, r7, #7
 8002c58:	7812      	ldrb	r2, [r2, #0]
 8002c5a:	0011      	movs	r1, r2
 8002c5c:	2203      	movs	r2, #3
 8002c5e:	400a      	ands	r2, r1
 8002c60:	00d2      	lsls	r2, r2, #3
 8002c62:	21ff      	movs	r1, #255	; 0xff
 8002c64:	4091      	lsls	r1, r2
 8002c66:	000a      	movs	r2, r1
 8002c68:	43d2      	mvns	r2, r2
 8002c6a:	401a      	ands	r2, r3
 8002c6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	019b      	lsls	r3, r3, #6
 8002c72:	22ff      	movs	r2, #255	; 0xff
 8002c74:	401a      	ands	r2, r3
 8002c76:	1dfb      	adds	r3, r7, #7
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	0018      	movs	r0, r3
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	4003      	ands	r3, r0
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c84:	4809      	ldr	r0, [pc, #36]	; (8002cac <__NVIC_SetPriority+0xd8>)
 8002c86:	1dfb      	adds	r3, r7, #7
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	001c      	movs	r4, r3
 8002c8c:	230f      	movs	r3, #15
 8002c8e:	4023      	ands	r3, r4
 8002c90:	3b08      	subs	r3, #8
 8002c92:	089b      	lsrs	r3, r3, #2
 8002c94:	430a      	orrs	r2, r1
 8002c96:	3306      	adds	r3, #6
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	18c3      	adds	r3, r0, r3
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	601a      	str	r2, [r3, #0]
}
 8002ca0:	46c0      	nop			; (mov r8, r8)
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	b003      	add	sp, #12
 8002ca6:	bd90      	pop	{r4, r7, pc}
 8002ca8:	e000e100 	.word	0xe000e100
 8002cac:	e000ed00 	.word	0xe000ed00

08002cb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	1e5a      	subs	r2, r3, #1
 8002cbc:	2380      	movs	r3, #128	; 0x80
 8002cbe:	045b      	lsls	r3, r3, #17
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d301      	bcc.n	8002cc8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e010      	b.n	8002cea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cc8:	4b0a      	ldr	r3, [pc, #40]	; (8002cf4 <SysTick_Config+0x44>)
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	3a01      	subs	r2, #1
 8002cce:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	425b      	negs	r3, r3
 8002cd4:	2103      	movs	r1, #3
 8002cd6:	0018      	movs	r0, r3
 8002cd8:	f7ff ff7c 	bl	8002bd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cdc:	4b05      	ldr	r3, [pc, #20]	; (8002cf4 <SysTick_Config+0x44>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ce2:	4b04      	ldr	r3, [pc, #16]	; (8002cf4 <SysTick_Config+0x44>)
 8002ce4:	2207      	movs	r2, #7
 8002ce6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	0018      	movs	r0, r3
 8002cec:	46bd      	mov	sp, r7
 8002cee:	b002      	add	sp, #8
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	46c0      	nop			; (mov r8, r8)
 8002cf4:	e000e010 	.word	0xe000e010

08002cf8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60b9      	str	r1, [r7, #8]
 8002d00:	607a      	str	r2, [r7, #4]
 8002d02:	210f      	movs	r1, #15
 8002d04:	187b      	adds	r3, r7, r1
 8002d06:	1c02      	adds	r2, r0, #0
 8002d08:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	187b      	adds	r3, r7, r1
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	b25b      	sxtb	r3, r3
 8002d12:	0011      	movs	r1, r2
 8002d14:	0018      	movs	r0, r3
 8002d16:	f7ff ff5d 	bl	8002bd4 <__NVIC_SetPriority>
}
 8002d1a:	46c0      	nop			; (mov r8, r8)
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	b004      	add	sp, #16
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b082      	sub	sp, #8
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	0002      	movs	r2, r0
 8002d2a:	1dfb      	adds	r3, r7, #7
 8002d2c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d2e:	1dfb      	adds	r3, r7, #7
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	b25b      	sxtb	r3, r3
 8002d34:	0018      	movs	r0, r3
 8002d36:	f7ff ff33 	bl	8002ba0 <__NVIC_EnableIRQ>
}
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	b002      	add	sp, #8
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b082      	sub	sp, #8
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f7ff ffaf 	bl	8002cb0 <SysTick_Config>
 8002d52:	0003      	movs	r3, r0
}
 8002d54:	0018      	movs	r0, r3
 8002d56:	46bd      	mov	sp, r7
 8002d58:	b002      	add	sp, #8
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b086      	sub	sp, #24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d66:	2300      	movs	r3, #0
 8002d68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d6a:	e147      	b.n	8002ffc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2101      	movs	r1, #1
 8002d72:	697a      	ldr	r2, [r7, #20]
 8002d74:	4091      	lsls	r1, r2
 8002d76:	000a      	movs	r2, r1
 8002d78:	4013      	ands	r3, r2
 8002d7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d100      	bne.n	8002d84 <HAL_GPIO_Init+0x28>
 8002d82:	e138      	b.n	8002ff6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	2203      	movs	r2, #3
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d005      	beq.n	8002d9c <HAL_GPIO_Init+0x40>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	2203      	movs	r2, #3
 8002d96:	4013      	ands	r3, r2
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d130      	bne.n	8002dfe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	2203      	movs	r2, #3
 8002da8:	409a      	lsls	r2, r3
 8002daa:	0013      	movs	r3, r2
 8002dac:	43da      	mvns	r2, r3
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	4013      	ands	r3, r2
 8002db2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	409a      	lsls	r2, r3
 8002dbe:	0013      	movs	r3, r2
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	693a      	ldr	r2, [r7, #16]
 8002dca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	409a      	lsls	r2, r3
 8002dd8:	0013      	movs	r3, r2
 8002dda:	43da      	mvns	r2, r3
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	4013      	ands	r3, r2
 8002de0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	091b      	lsrs	r3, r3, #4
 8002de8:	2201      	movs	r2, #1
 8002dea:	401a      	ands	r2, r3
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	409a      	lsls	r2, r3
 8002df0:	0013      	movs	r3, r2
 8002df2:	693a      	ldr	r2, [r7, #16]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2203      	movs	r2, #3
 8002e04:	4013      	ands	r3, r2
 8002e06:	2b03      	cmp	r3, #3
 8002e08:	d017      	beq.n	8002e3a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	2203      	movs	r2, #3
 8002e16:	409a      	lsls	r2, r3
 8002e18:	0013      	movs	r3, r2
 8002e1a:	43da      	mvns	r2, r3
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	689a      	ldr	r2, [r3, #8]
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	409a      	lsls	r2, r3
 8002e2c:	0013      	movs	r3, r2
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	693a      	ldr	r2, [r7, #16]
 8002e38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	2203      	movs	r2, #3
 8002e40:	4013      	ands	r3, r2
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d123      	bne.n	8002e8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	08da      	lsrs	r2, r3, #3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	3208      	adds	r2, #8
 8002e4e:	0092      	lsls	r2, r2, #2
 8002e50:	58d3      	ldr	r3, [r2, r3]
 8002e52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	2207      	movs	r2, #7
 8002e58:	4013      	ands	r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	220f      	movs	r2, #15
 8002e5e:	409a      	lsls	r2, r3
 8002e60:	0013      	movs	r3, r2
 8002e62:	43da      	mvns	r2, r3
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	4013      	ands	r3, r2
 8002e68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	691a      	ldr	r2, [r3, #16]
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2107      	movs	r1, #7
 8002e72:	400b      	ands	r3, r1
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	409a      	lsls	r2, r3
 8002e78:	0013      	movs	r3, r2
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	08da      	lsrs	r2, r3, #3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3208      	adds	r2, #8
 8002e88:	0092      	lsls	r2, r2, #2
 8002e8a:	6939      	ldr	r1, [r7, #16]
 8002e8c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	2203      	movs	r2, #3
 8002e9a:	409a      	lsls	r2, r3
 8002e9c:	0013      	movs	r3, r2
 8002e9e:	43da      	mvns	r2, r3
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	2203      	movs	r2, #3
 8002eac:	401a      	ands	r2, r3
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	409a      	lsls	r2, r3
 8002eb4:	0013      	movs	r3, r2
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685a      	ldr	r2, [r3, #4]
 8002ec6:	23c0      	movs	r3, #192	; 0xc0
 8002ec8:	029b      	lsls	r3, r3, #10
 8002eca:	4013      	ands	r3, r2
 8002ecc:	d100      	bne.n	8002ed0 <HAL_GPIO_Init+0x174>
 8002ece:	e092      	b.n	8002ff6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002ed0:	4a50      	ldr	r2, [pc, #320]	; (8003014 <HAL_GPIO_Init+0x2b8>)
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	089b      	lsrs	r3, r3, #2
 8002ed6:	3318      	adds	r3, #24
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	589b      	ldr	r3, [r3, r2]
 8002edc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	2203      	movs	r2, #3
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	00db      	lsls	r3, r3, #3
 8002ee6:	220f      	movs	r2, #15
 8002ee8:	409a      	lsls	r2, r3
 8002eea:	0013      	movs	r3, r2
 8002eec:	43da      	mvns	r2, r3
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	23a0      	movs	r3, #160	; 0xa0
 8002ef8:	05db      	lsls	r3, r3, #23
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d013      	beq.n	8002f26 <HAL_GPIO_Init+0x1ca>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a45      	ldr	r2, [pc, #276]	; (8003018 <HAL_GPIO_Init+0x2bc>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d00d      	beq.n	8002f22 <HAL_GPIO_Init+0x1c6>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a44      	ldr	r2, [pc, #272]	; (800301c <HAL_GPIO_Init+0x2c0>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d007      	beq.n	8002f1e <HAL_GPIO_Init+0x1c2>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a43      	ldr	r2, [pc, #268]	; (8003020 <HAL_GPIO_Init+0x2c4>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d101      	bne.n	8002f1a <HAL_GPIO_Init+0x1be>
 8002f16:	2303      	movs	r3, #3
 8002f18:	e006      	b.n	8002f28 <HAL_GPIO_Init+0x1cc>
 8002f1a:	2305      	movs	r3, #5
 8002f1c:	e004      	b.n	8002f28 <HAL_GPIO_Init+0x1cc>
 8002f1e:	2302      	movs	r3, #2
 8002f20:	e002      	b.n	8002f28 <HAL_GPIO_Init+0x1cc>
 8002f22:	2301      	movs	r3, #1
 8002f24:	e000      	b.n	8002f28 <HAL_GPIO_Init+0x1cc>
 8002f26:	2300      	movs	r3, #0
 8002f28:	697a      	ldr	r2, [r7, #20]
 8002f2a:	2103      	movs	r1, #3
 8002f2c:	400a      	ands	r2, r1
 8002f2e:	00d2      	lsls	r2, r2, #3
 8002f30:	4093      	lsls	r3, r2
 8002f32:	693a      	ldr	r2, [r7, #16]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002f38:	4936      	ldr	r1, [pc, #216]	; (8003014 <HAL_GPIO_Init+0x2b8>)
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	089b      	lsrs	r3, r3, #2
 8002f3e:	3318      	adds	r3, #24
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f46:	4b33      	ldr	r3, [pc, #204]	; (8003014 <HAL_GPIO_Init+0x2b8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	43da      	mvns	r2, r3
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	4013      	ands	r3, r2
 8002f54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	2380      	movs	r3, #128	; 0x80
 8002f5c:	035b      	lsls	r3, r3, #13
 8002f5e:	4013      	ands	r3, r2
 8002f60:	d003      	beq.n	8002f6a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002f62:	693a      	ldr	r2, [r7, #16]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002f6a:	4b2a      	ldr	r3, [pc, #168]	; (8003014 <HAL_GPIO_Init+0x2b8>)
 8002f6c:	693a      	ldr	r2, [r7, #16]
 8002f6e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002f70:	4b28      	ldr	r3, [pc, #160]	; (8003014 <HAL_GPIO_Init+0x2b8>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	43da      	mvns	r2, r3
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	2380      	movs	r3, #128	; 0x80
 8002f86:	039b      	lsls	r3, r3, #14
 8002f88:	4013      	ands	r3, r2
 8002f8a:	d003      	beq.n	8002f94 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002f8c:	693a      	ldr	r2, [r7, #16]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f94:	4b1f      	ldr	r3, [pc, #124]	; (8003014 <HAL_GPIO_Init+0x2b8>)
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002f9a:	4a1e      	ldr	r2, [pc, #120]	; (8003014 <HAL_GPIO_Init+0x2b8>)
 8002f9c:	2384      	movs	r3, #132	; 0x84
 8002f9e:	58d3      	ldr	r3, [r2, r3]
 8002fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	43da      	mvns	r2, r3
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685a      	ldr	r2, [r3, #4]
 8002fb0:	2380      	movs	r3, #128	; 0x80
 8002fb2:	029b      	lsls	r3, r3, #10
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	d003      	beq.n	8002fc0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002fc0:	4914      	ldr	r1, [pc, #80]	; (8003014 <HAL_GPIO_Init+0x2b8>)
 8002fc2:	2284      	movs	r2, #132	; 0x84
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002fc8:	4a12      	ldr	r2, [pc, #72]	; (8003014 <HAL_GPIO_Init+0x2b8>)
 8002fca:	2380      	movs	r3, #128	; 0x80
 8002fcc:	58d3      	ldr	r3, [r2, r3]
 8002fce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	43da      	mvns	r2, r3
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	2380      	movs	r3, #128	; 0x80
 8002fe0:	025b      	lsls	r3, r3, #9
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d003      	beq.n	8002fee <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002fe6:	693a      	ldr	r2, [r7, #16]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002fee:	4909      	ldr	r1, [pc, #36]	; (8003014 <HAL_GPIO_Init+0x2b8>)
 8002ff0:	2280      	movs	r2, #128	; 0x80
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	40da      	lsrs	r2, r3
 8003004:	1e13      	subs	r3, r2, #0
 8003006:	d000      	beq.n	800300a <HAL_GPIO_Init+0x2ae>
 8003008:	e6b0      	b.n	8002d6c <HAL_GPIO_Init+0x10>
  }
}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	46c0      	nop			; (mov r8, r8)
 800300e:	46bd      	mov	sp, r7
 8003010:	b006      	add	sp, #24
 8003012:	bd80      	pop	{r7, pc}
 8003014:	40021800 	.word	0x40021800
 8003018:	50000400 	.word	0x50000400
 800301c:	50000800 	.word	0x50000800
 8003020:	50000c00 	.word	0x50000c00

08003024 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	000a      	movs	r2, r1
 800302e:	1cbb      	adds	r3, r7, #2
 8003030:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	1cba      	adds	r2, r7, #2
 8003038:	8812      	ldrh	r2, [r2, #0]
 800303a:	4013      	ands	r3, r2
 800303c:	d004      	beq.n	8003048 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800303e:	230f      	movs	r3, #15
 8003040:	18fb      	adds	r3, r7, r3
 8003042:	2201      	movs	r2, #1
 8003044:	701a      	strb	r2, [r3, #0]
 8003046:	e003      	b.n	8003050 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003048:	230f      	movs	r3, #15
 800304a:	18fb      	adds	r3, r7, r3
 800304c:	2200      	movs	r2, #0
 800304e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003050:	230f      	movs	r3, #15
 8003052:	18fb      	adds	r3, r7, r3
 8003054:	781b      	ldrb	r3, [r3, #0]
}
 8003056:	0018      	movs	r0, r3
 8003058:	46bd      	mov	sp, r7
 800305a:	b004      	add	sp, #16
 800305c:	bd80      	pop	{r7, pc}

0800305e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b082      	sub	sp, #8
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
 8003066:	0008      	movs	r0, r1
 8003068:	0011      	movs	r1, r2
 800306a:	1cbb      	adds	r3, r7, #2
 800306c:	1c02      	adds	r2, r0, #0
 800306e:	801a      	strh	r2, [r3, #0]
 8003070:	1c7b      	adds	r3, r7, #1
 8003072:	1c0a      	adds	r2, r1, #0
 8003074:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003076:	1c7b      	adds	r3, r7, #1
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d004      	beq.n	8003088 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800307e:	1cbb      	adds	r3, r7, #2
 8003080:	881a      	ldrh	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003086:	e003      	b.n	8003090 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003088:	1cbb      	adds	r3, r7, #2
 800308a:	881a      	ldrh	r2, [r3, #0]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003090:	46c0      	nop			; (mov r8, r8)
 8003092:	46bd      	mov	sp, r7
 8003094:	b002      	add	sp, #8
 8003096:	bd80      	pop	{r7, pc}

08003098 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80030a0:	4b19      	ldr	r3, [pc, #100]	; (8003108 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a19      	ldr	r2, [pc, #100]	; (800310c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80030a6:	4013      	ands	r3, r2
 80030a8:	0019      	movs	r1, r3
 80030aa:	4b17      	ldr	r3, [pc, #92]	; (8003108 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	2380      	movs	r3, #128	; 0x80
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d11f      	bne.n	80030fc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80030bc:	4b14      	ldr	r3, [pc, #80]	; (8003110 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	0013      	movs	r3, r2
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	189b      	adds	r3, r3, r2
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	4912      	ldr	r1, [pc, #72]	; (8003114 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80030ca:	0018      	movs	r0, r3
 80030cc:	f7fd f818 	bl	8000100 <__udivsi3>
 80030d0:	0003      	movs	r3, r0
 80030d2:	3301      	adds	r3, #1
 80030d4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030d6:	e008      	b.n	80030ea <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d003      	beq.n	80030e6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	3b01      	subs	r3, #1
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	e001      	b.n	80030ea <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e009      	b.n	80030fe <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030ea:	4b07      	ldr	r3, [pc, #28]	; (8003108 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80030ec:	695a      	ldr	r2, [r3, #20]
 80030ee:	2380      	movs	r3, #128	; 0x80
 80030f0:	00db      	lsls	r3, r3, #3
 80030f2:	401a      	ands	r2, r3
 80030f4:	2380      	movs	r3, #128	; 0x80
 80030f6:	00db      	lsls	r3, r3, #3
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d0ed      	beq.n	80030d8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80030fc:	2300      	movs	r3, #0
}
 80030fe:	0018      	movs	r0, r3
 8003100:	46bd      	mov	sp, r7
 8003102:	b004      	add	sp, #16
 8003104:	bd80      	pop	{r7, pc}
 8003106:	46c0      	nop			; (mov r8, r8)
 8003108:	40007000 	.word	0x40007000
 800310c:	fffff9ff 	.word	0xfffff9ff
 8003110:	20000000 	.word	0x20000000
 8003114:	000f4240 	.word	0x000f4240

08003118 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800311c:	4b03      	ldr	r3, [pc, #12]	; (800312c <LL_RCC_GetAPB1Prescaler+0x14>)
 800311e:	689a      	ldr	r2, [r3, #8]
 8003120:	23e0      	movs	r3, #224	; 0xe0
 8003122:	01db      	lsls	r3, r3, #7
 8003124:	4013      	ands	r3, r2
}
 8003126:	0018      	movs	r0, r3
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40021000 	.word	0x40021000

08003130 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b088      	sub	sp, #32
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e2f3      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2201      	movs	r2, #1
 8003148:	4013      	ands	r3, r2
 800314a:	d100      	bne.n	800314e <HAL_RCC_OscConfig+0x1e>
 800314c:	e07c      	b.n	8003248 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800314e:	4bc3      	ldr	r3, [pc, #780]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	2238      	movs	r2, #56	; 0x38
 8003154:	4013      	ands	r3, r2
 8003156:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003158:	4bc0      	ldr	r3, [pc, #768]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	2203      	movs	r2, #3
 800315e:	4013      	ands	r3, r2
 8003160:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	2b10      	cmp	r3, #16
 8003166:	d102      	bne.n	800316e <HAL_RCC_OscConfig+0x3e>
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	2b03      	cmp	r3, #3
 800316c:	d002      	beq.n	8003174 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	2b08      	cmp	r3, #8
 8003172:	d10b      	bne.n	800318c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003174:	4bb9      	ldr	r3, [pc, #740]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	2380      	movs	r3, #128	; 0x80
 800317a:	029b      	lsls	r3, r3, #10
 800317c:	4013      	ands	r3, r2
 800317e:	d062      	beq.n	8003246 <HAL_RCC_OscConfig+0x116>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d15e      	bne.n	8003246 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e2ce      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	2380      	movs	r3, #128	; 0x80
 8003192:	025b      	lsls	r3, r3, #9
 8003194:	429a      	cmp	r2, r3
 8003196:	d107      	bne.n	80031a8 <HAL_RCC_OscConfig+0x78>
 8003198:	4bb0      	ldr	r3, [pc, #704]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	4baf      	ldr	r3, [pc, #700]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 800319e:	2180      	movs	r1, #128	; 0x80
 80031a0:	0249      	lsls	r1, r1, #9
 80031a2:	430a      	orrs	r2, r1
 80031a4:	601a      	str	r2, [r3, #0]
 80031a6:	e020      	b.n	80031ea <HAL_RCC_OscConfig+0xba>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685a      	ldr	r2, [r3, #4]
 80031ac:	23a0      	movs	r3, #160	; 0xa0
 80031ae:	02db      	lsls	r3, r3, #11
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d10e      	bne.n	80031d2 <HAL_RCC_OscConfig+0xa2>
 80031b4:	4ba9      	ldr	r3, [pc, #676]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	4ba8      	ldr	r3, [pc, #672]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80031ba:	2180      	movs	r1, #128	; 0x80
 80031bc:	02c9      	lsls	r1, r1, #11
 80031be:	430a      	orrs	r2, r1
 80031c0:	601a      	str	r2, [r3, #0]
 80031c2:	4ba6      	ldr	r3, [pc, #664]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	4ba5      	ldr	r3, [pc, #660]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80031c8:	2180      	movs	r1, #128	; 0x80
 80031ca:	0249      	lsls	r1, r1, #9
 80031cc:	430a      	orrs	r2, r1
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	e00b      	b.n	80031ea <HAL_RCC_OscConfig+0xba>
 80031d2:	4ba2      	ldr	r3, [pc, #648]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	4ba1      	ldr	r3, [pc, #644]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80031d8:	49a1      	ldr	r1, [pc, #644]	; (8003460 <HAL_RCC_OscConfig+0x330>)
 80031da:	400a      	ands	r2, r1
 80031dc:	601a      	str	r2, [r3, #0]
 80031de:	4b9f      	ldr	r3, [pc, #636]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	4b9e      	ldr	r3, [pc, #632]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80031e4:	499f      	ldr	r1, [pc, #636]	; (8003464 <HAL_RCC_OscConfig+0x334>)
 80031e6:	400a      	ands	r2, r1
 80031e8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d014      	beq.n	800321c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031f2:	f7ff fccb 	bl	8002b8c <HAL_GetTick>
 80031f6:	0003      	movs	r3, r0
 80031f8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031fa:	e008      	b.n	800320e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031fc:	f7ff fcc6 	bl	8002b8c <HAL_GetTick>
 8003200:	0002      	movs	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b64      	cmp	r3, #100	; 0x64
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e28d      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800320e:	4b93      	ldr	r3, [pc, #588]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	2380      	movs	r3, #128	; 0x80
 8003214:	029b      	lsls	r3, r3, #10
 8003216:	4013      	ands	r3, r2
 8003218:	d0f0      	beq.n	80031fc <HAL_RCC_OscConfig+0xcc>
 800321a:	e015      	b.n	8003248 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321c:	f7ff fcb6 	bl	8002b8c <HAL_GetTick>
 8003220:	0003      	movs	r3, r0
 8003222:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003224:	e008      	b.n	8003238 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003226:	f7ff fcb1 	bl	8002b8c <HAL_GetTick>
 800322a:	0002      	movs	r2, r0
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b64      	cmp	r3, #100	; 0x64
 8003232:	d901      	bls.n	8003238 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e278      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003238:	4b88      	ldr	r3, [pc, #544]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	2380      	movs	r3, #128	; 0x80
 800323e:	029b      	lsls	r3, r3, #10
 8003240:	4013      	ands	r3, r2
 8003242:	d1f0      	bne.n	8003226 <HAL_RCC_OscConfig+0xf6>
 8003244:	e000      	b.n	8003248 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003246:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2202      	movs	r2, #2
 800324e:	4013      	ands	r3, r2
 8003250:	d100      	bne.n	8003254 <HAL_RCC_OscConfig+0x124>
 8003252:	e099      	b.n	8003388 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003254:	4b81      	ldr	r3, [pc, #516]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	2238      	movs	r2, #56	; 0x38
 800325a:	4013      	ands	r3, r2
 800325c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800325e:	4b7f      	ldr	r3, [pc, #508]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	2203      	movs	r2, #3
 8003264:	4013      	ands	r3, r2
 8003266:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	2b10      	cmp	r3, #16
 800326c:	d102      	bne.n	8003274 <HAL_RCC_OscConfig+0x144>
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	2b02      	cmp	r3, #2
 8003272:	d002      	beq.n	800327a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d135      	bne.n	80032e6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800327a:	4b78      	ldr	r3, [pc, #480]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	2380      	movs	r3, #128	; 0x80
 8003280:	00db      	lsls	r3, r3, #3
 8003282:	4013      	ands	r3, r2
 8003284:	d005      	beq.n	8003292 <HAL_RCC_OscConfig+0x162>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e24b      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003292:	4b72      	ldr	r3, [pc, #456]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	4a74      	ldr	r2, [pc, #464]	; (8003468 <HAL_RCC_OscConfig+0x338>)
 8003298:	4013      	ands	r3, r2
 800329a:	0019      	movs	r1, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	021a      	lsls	r2, r3, #8
 80032a2:	4b6e      	ldr	r3, [pc, #440]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80032a4:	430a      	orrs	r2, r1
 80032a6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d112      	bne.n	80032d4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80032ae:	4b6b      	ldr	r3, [pc, #428]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a6e      	ldr	r2, [pc, #440]	; (800346c <HAL_RCC_OscConfig+0x33c>)
 80032b4:	4013      	ands	r3, r2
 80032b6:	0019      	movs	r1, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691a      	ldr	r2, [r3, #16]
 80032bc:	4b67      	ldr	r3, [pc, #412]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80032be:	430a      	orrs	r2, r1
 80032c0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80032c2:	4b66      	ldr	r3, [pc, #408]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	0adb      	lsrs	r3, r3, #11
 80032c8:	2207      	movs	r2, #7
 80032ca:	4013      	ands	r3, r2
 80032cc:	4a68      	ldr	r2, [pc, #416]	; (8003470 <HAL_RCC_OscConfig+0x340>)
 80032ce:	40da      	lsrs	r2, r3
 80032d0:	4b68      	ldr	r3, [pc, #416]	; (8003474 <HAL_RCC_OscConfig+0x344>)
 80032d2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80032d4:	4b68      	ldr	r3, [pc, #416]	; (8003478 <HAL_RCC_OscConfig+0x348>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	0018      	movs	r0, r3
 80032da:	f7ff fbfb 	bl	8002ad4 <HAL_InitTick>
 80032de:	1e03      	subs	r3, r0, #0
 80032e0:	d051      	beq.n	8003386 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e221      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d030      	beq.n	8003350 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80032ee:	4b5b      	ldr	r3, [pc, #364]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a5e      	ldr	r2, [pc, #376]	; (800346c <HAL_RCC_OscConfig+0x33c>)
 80032f4:	4013      	ands	r3, r2
 80032f6:	0019      	movs	r1, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	691a      	ldr	r2, [r3, #16]
 80032fc:	4b57      	ldr	r3, [pc, #348]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80032fe:	430a      	orrs	r2, r1
 8003300:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003302:	4b56      	ldr	r3, [pc, #344]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	4b55      	ldr	r3, [pc, #340]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003308:	2180      	movs	r1, #128	; 0x80
 800330a:	0049      	lsls	r1, r1, #1
 800330c:	430a      	orrs	r2, r1
 800330e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003310:	f7ff fc3c 	bl	8002b8c <HAL_GetTick>
 8003314:	0003      	movs	r3, r0
 8003316:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003318:	e008      	b.n	800332c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800331a:	f7ff fc37 	bl	8002b8c <HAL_GetTick>
 800331e:	0002      	movs	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e1fe      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800332c:	4b4b      	ldr	r3, [pc, #300]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	2380      	movs	r3, #128	; 0x80
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	4013      	ands	r3, r2
 8003336:	d0f0      	beq.n	800331a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003338:	4b48      	ldr	r3, [pc, #288]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	4a4a      	ldr	r2, [pc, #296]	; (8003468 <HAL_RCC_OscConfig+0x338>)
 800333e:	4013      	ands	r3, r2
 8003340:	0019      	movs	r1, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	021a      	lsls	r2, r3, #8
 8003348:	4b44      	ldr	r3, [pc, #272]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 800334a:	430a      	orrs	r2, r1
 800334c:	605a      	str	r2, [r3, #4]
 800334e:	e01b      	b.n	8003388 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003350:	4b42      	ldr	r3, [pc, #264]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	4b41      	ldr	r3, [pc, #260]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003356:	4949      	ldr	r1, [pc, #292]	; (800347c <HAL_RCC_OscConfig+0x34c>)
 8003358:	400a      	ands	r2, r1
 800335a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335c:	f7ff fc16 	bl	8002b8c <HAL_GetTick>
 8003360:	0003      	movs	r3, r0
 8003362:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003366:	f7ff fc11 	bl	8002b8c <HAL_GetTick>
 800336a:	0002      	movs	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e1d8      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003378:	4b38      	ldr	r3, [pc, #224]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	2380      	movs	r3, #128	; 0x80
 800337e:	00db      	lsls	r3, r3, #3
 8003380:	4013      	ands	r3, r2
 8003382:	d1f0      	bne.n	8003366 <HAL_RCC_OscConfig+0x236>
 8003384:	e000      	b.n	8003388 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003386:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2208      	movs	r2, #8
 800338e:	4013      	ands	r3, r2
 8003390:	d047      	beq.n	8003422 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003392:	4b32      	ldr	r3, [pc, #200]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	2238      	movs	r2, #56	; 0x38
 8003398:	4013      	ands	r3, r2
 800339a:	2b18      	cmp	r3, #24
 800339c:	d10a      	bne.n	80033b4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800339e:	4b2f      	ldr	r3, [pc, #188]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80033a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033a2:	2202      	movs	r2, #2
 80033a4:	4013      	ands	r3, r2
 80033a6:	d03c      	beq.n	8003422 <HAL_RCC_OscConfig+0x2f2>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d138      	bne.n	8003422 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e1ba      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d019      	beq.n	80033f0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80033bc:	4b27      	ldr	r3, [pc, #156]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80033be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80033c0:	4b26      	ldr	r3, [pc, #152]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80033c2:	2101      	movs	r1, #1
 80033c4:	430a      	orrs	r2, r1
 80033c6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c8:	f7ff fbe0 	bl	8002b8c <HAL_GetTick>
 80033cc:	0003      	movs	r3, r0
 80033ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033d2:	f7ff fbdb 	bl	8002b8c <HAL_GetTick>
 80033d6:	0002      	movs	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e1a2      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033e4:	4b1d      	ldr	r3, [pc, #116]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80033e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033e8:	2202      	movs	r2, #2
 80033ea:	4013      	ands	r3, r2
 80033ec:	d0f1      	beq.n	80033d2 <HAL_RCC_OscConfig+0x2a2>
 80033ee:	e018      	b.n	8003422 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80033f0:	4b1a      	ldr	r3, [pc, #104]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80033f2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80033f4:	4b19      	ldr	r3, [pc, #100]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 80033f6:	2101      	movs	r1, #1
 80033f8:	438a      	bics	r2, r1
 80033fa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fc:	f7ff fbc6 	bl	8002b8c <HAL_GetTick>
 8003400:	0003      	movs	r3, r0
 8003402:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003404:	e008      	b.n	8003418 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003406:	f7ff fbc1 	bl	8002b8c <HAL_GetTick>
 800340a:	0002      	movs	r2, r0
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b02      	cmp	r3, #2
 8003412:	d901      	bls.n	8003418 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e188      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003418:	4b10      	ldr	r3, [pc, #64]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 800341a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800341c:	2202      	movs	r2, #2
 800341e:	4013      	ands	r3, r2
 8003420:	d1f1      	bne.n	8003406 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2204      	movs	r2, #4
 8003428:	4013      	ands	r3, r2
 800342a:	d100      	bne.n	800342e <HAL_RCC_OscConfig+0x2fe>
 800342c:	e0c6      	b.n	80035bc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800342e:	231f      	movs	r3, #31
 8003430:	18fb      	adds	r3, r7, r3
 8003432:	2200      	movs	r2, #0
 8003434:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003436:	4b09      	ldr	r3, [pc, #36]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	2238      	movs	r2, #56	; 0x38
 800343c:	4013      	ands	r3, r2
 800343e:	2b20      	cmp	r3, #32
 8003440:	d11e      	bne.n	8003480 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003442:	4b06      	ldr	r3, [pc, #24]	; (800345c <HAL_RCC_OscConfig+0x32c>)
 8003444:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003446:	2202      	movs	r2, #2
 8003448:	4013      	ands	r3, r2
 800344a:	d100      	bne.n	800344e <HAL_RCC_OscConfig+0x31e>
 800344c:	e0b6      	b.n	80035bc <HAL_RCC_OscConfig+0x48c>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d000      	beq.n	8003458 <HAL_RCC_OscConfig+0x328>
 8003456:	e0b1      	b.n	80035bc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e166      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
 800345c:	40021000 	.word	0x40021000
 8003460:	fffeffff 	.word	0xfffeffff
 8003464:	fffbffff 	.word	0xfffbffff
 8003468:	ffff80ff 	.word	0xffff80ff
 800346c:	ffffc7ff 	.word	0xffffc7ff
 8003470:	00f42400 	.word	0x00f42400
 8003474:	20000000 	.word	0x20000000
 8003478:	20000004 	.word	0x20000004
 800347c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003480:	4bac      	ldr	r3, [pc, #688]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003482:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003484:	2380      	movs	r3, #128	; 0x80
 8003486:	055b      	lsls	r3, r3, #21
 8003488:	4013      	ands	r3, r2
 800348a:	d101      	bne.n	8003490 <HAL_RCC_OscConfig+0x360>
 800348c:	2301      	movs	r3, #1
 800348e:	e000      	b.n	8003492 <HAL_RCC_OscConfig+0x362>
 8003490:	2300      	movs	r3, #0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d011      	beq.n	80034ba <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003496:	4ba7      	ldr	r3, [pc, #668]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003498:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800349a:	4ba6      	ldr	r3, [pc, #664]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 800349c:	2180      	movs	r1, #128	; 0x80
 800349e:	0549      	lsls	r1, r1, #21
 80034a0:	430a      	orrs	r2, r1
 80034a2:	63da      	str	r2, [r3, #60]	; 0x3c
 80034a4:	4ba3      	ldr	r3, [pc, #652]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 80034a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034a8:	2380      	movs	r3, #128	; 0x80
 80034aa:	055b      	lsls	r3, r3, #21
 80034ac:	4013      	ands	r3, r2
 80034ae:	60fb      	str	r3, [r7, #12]
 80034b0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80034b2:	231f      	movs	r3, #31
 80034b4:	18fb      	adds	r3, r7, r3
 80034b6:	2201      	movs	r2, #1
 80034b8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034ba:	4b9f      	ldr	r3, [pc, #636]	; (8003738 <HAL_RCC_OscConfig+0x608>)
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	2380      	movs	r3, #128	; 0x80
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	4013      	ands	r3, r2
 80034c4:	d11a      	bne.n	80034fc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034c6:	4b9c      	ldr	r3, [pc, #624]	; (8003738 <HAL_RCC_OscConfig+0x608>)
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	4b9b      	ldr	r3, [pc, #620]	; (8003738 <HAL_RCC_OscConfig+0x608>)
 80034cc:	2180      	movs	r1, #128	; 0x80
 80034ce:	0049      	lsls	r1, r1, #1
 80034d0:	430a      	orrs	r2, r1
 80034d2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80034d4:	f7ff fb5a 	bl	8002b8c <HAL_GetTick>
 80034d8:	0003      	movs	r3, r0
 80034da:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034dc:	e008      	b.n	80034f0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034de:	f7ff fb55 	bl	8002b8c <HAL_GetTick>
 80034e2:	0002      	movs	r2, r0
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d901      	bls.n	80034f0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e11c      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034f0:	4b91      	ldr	r3, [pc, #580]	; (8003738 <HAL_RCC_OscConfig+0x608>)
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	2380      	movs	r3, #128	; 0x80
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	4013      	ands	r3, r2
 80034fa:	d0f0      	beq.n	80034de <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d106      	bne.n	8003512 <HAL_RCC_OscConfig+0x3e2>
 8003504:	4b8b      	ldr	r3, [pc, #556]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003506:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003508:	4b8a      	ldr	r3, [pc, #552]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 800350a:	2101      	movs	r1, #1
 800350c:	430a      	orrs	r2, r1
 800350e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003510:	e01c      	b.n	800354c <HAL_RCC_OscConfig+0x41c>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	2b05      	cmp	r3, #5
 8003518:	d10c      	bne.n	8003534 <HAL_RCC_OscConfig+0x404>
 800351a:	4b86      	ldr	r3, [pc, #536]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 800351c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800351e:	4b85      	ldr	r3, [pc, #532]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003520:	2104      	movs	r1, #4
 8003522:	430a      	orrs	r2, r1
 8003524:	65da      	str	r2, [r3, #92]	; 0x5c
 8003526:	4b83      	ldr	r3, [pc, #524]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003528:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800352a:	4b82      	ldr	r3, [pc, #520]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 800352c:	2101      	movs	r1, #1
 800352e:	430a      	orrs	r2, r1
 8003530:	65da      	str	r2, [r3, #92]	; 0x5c
 8003532:	e00b      	b.n	800354c <HAL_RCC_OscConfig+0x41c>
 8003534:	4b7f      	ldr	r3, [pc, #508]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003536:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003538:	4b7e      	ldr	r3, [pc, #504]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 800353a:	2101      	movs	r1, #1
 800353c:	438a      	bics	r2, r1
 800353e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003540:	4b7c      	ldr	r3, [pc, #496]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003542:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003544:	4b7b      	ldr	r3, [pc, #492]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003546:	2104      	movs	r1, #4
 8003548:	438a      	bics	r2, r1
 800354a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d014      	beq.n	800357e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003554:	f7ff fb1a 	bl	8002b8c <HAL_GetTick>
 8003558:	0003      	movs	r3, r0
 800355a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800355c:	e009      	b.n	8003572 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800355e:	f7ff fb15 	bl	8002b8c <HAL_GetTick>
 8003562:	0002      	movs	r2, r0
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	4a74      	ldr	r2, [pc, #464]	; (800373c <HAL_RCC_OscConfig+0x60c>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e0db      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003572:	4b70      	ldr	r3, [pc, #448]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003574:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003576:	2202      	movs	r2, #2
 8003578:	4013      	ands	r3, r2
 800357a:	d0f0      	beq.n	800355e <HAL_RCC_OscConfig+0x42e>
 800357c:	e013      	b.n	80035a6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800357e:	f7ff fb05 	bl	8002b8c <HAL_GetTick>
 8003582:	0003      	movs	r3, r0
 8003584:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003586:	e009      	b.n	800359c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003588:	f7ff fb00 	bl	8002b8c <HAL_GetTick>
 800358c:	0002      	movs	r2, r0
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	4a6a      	ldr	r2, [pc, #424]	; (800373c <HAL_RCC_OscConfig+0x60c>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d901      	bls.n	800359c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e0c6      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800359c:	4b65      	ldr	r3, [pc, #404]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 800359e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a0:	2202      	movs	r2, #2
 80035a2:	4013      	ands	r3, r2
 80035a4:	d1f0      	bne.n	8003588 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80035a6:	231f      	movs	r3, #31
 80035a8:	18fb      	adds	r3, r7, r3
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d105      	bne.n	80035bc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80035b0:	4b60      	ldr	r3, [pc, #384]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 80035b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035b4:	4b5f      	ldr	r3, [pc, #380]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 80035b6:	4962      	ldr	r1, [pc, #392]	; (8003740 <HAL_RCC_OscConfig+0x610>)
 80035b8:	400a      	ands	r2, r1
 80035ba:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	69db      	ldr	r3, [r3, #28]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d100      	bne.n	80035c6 <HAL_RCC_OscConfig+0x496>
 80035c4:	e0b0      	b.n	8003728 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035c6:	4b5b      	ldr	r3, [pc, #364]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	2238      	movs	r2, #56	; 0x38
 80035cc:	4013      	ands	r3, r2
 80035ce:	2b10      	cmp	r3, #16
 80035d0:	d100      	bne.n	80035d4 <HAL_RCC_OscConfig+0x4a4>
 80035d2:	e078      	b.n	80036c6 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	69db      	ldr	r3, [r3, #28]
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d153      	bne.n	8003684 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035dc:	4b55      	ldr	r3, [pc, #340]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	4b54      	ldr	r3, [pc, #336]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 80035e2:	4958      	ldr	r1, [pc, #352]	; (8003744 <HAL_RCC_OscConfig+0x614>)
 80035e4:	400a      	ands	r2, r1
 80035e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e8:	f7ff fad0 	bl	8002b8c <HAL_GetTick>
 80035ec:	0003      	movs	r3, r0
 80035ee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035f0:	e008      	b.n	8003604 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f2:	f7ff facb 	bl	8002b8c <HAL_GetTick>
 80035f6:	0002      	movs	r2, r0
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d901      	bls.n	8003604 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e092      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003604:	4b4b      	ldr	r3, [pc, #300]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	2380      	movs	r3, #128	; 0x80
 800360a:	049b      	lsls	r3, r3, #18
 800360c:	4013      	ands	r3, r2
 800360e:	d1f0      	bne.n	80035f2 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003610:	4b48      	ldr	r3, [pc, #288]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	4a4c      	ldr	r2, [pc, #304]	; (8003748 <HAL_RCC_OscConfig+0x618>)
 8003616:	4013      	ands	r3, r2
 8003618:	0019      	movs	r1, r3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a1a      	ldr	r2, [r3, #32]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003622:	431a      	orrs	r2, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003628:	021b      	lsls	r3, r3, #8
 800362a:	431a      	orrs	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003630:	431a      	orrs	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003636:	431a      	orrs	r2, r3
 8003638:	4b3e      	ldr	r3, [pc, #248]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 800363a:	430a      	orrs	r2, r1
 800363c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800363e:	4b3d      	ldr	r3, [pc, #244]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	4b3c      	ldr	r3, [pc, #240]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003644:	2180      	movs	r1, #128	; 0x80
 8003646:	0449      	lsls	r1, r1, #17
 8003648:	430a      	orrs	r2, r1
 800364a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800364c:	4b39      	ldr	r3, [pc, #228]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 800364e:	68da      	ldr	r2, [r3, #12]
 8003650:	4b38      	ldr	r3, [pc, #224]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003652:	2180      	movs	r1, #128	; 0x80
 8003654:	0549      	lsls	r1, r1, #21
 8003656:	430a      	orrs	r2, r1
 8003658:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800365a:	f7ff fa97 	bl	8002b8c <HAL_GetTick>
 800365e:	0003      	movs	r3, r0
 8003660:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003664:	f7ff fa92 	bl	8002b8c <HAL_GetTick>
 8003668:	0002      	movs	r2, r0
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e059      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003676:	4b2f      	ldr	r3, [pc, #188]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	2380      	movs	r3, #128	; 0x80
 800367c:	049b      	lsls	r3, r3, #18
 800367e:	4013      	ands	r3, r2
 8003680:	d0f0      	beq.n	8003664 <HAL_RCC_OscConfig+0x534>
 8003682:	e051      	b.n	8003728 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003684:	4b2b      	ldr	r3, [pc, #172]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	4b2a      	ldr	r3, [pc, #168]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 800368a:	492e      	ldr	r1, [pc, #184]	; (8003744 <HAL_RCC_OscConfig+0x614>)
 800368c:	400a      	ands	r2, r1
 800368e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003690:	f7ff fa7c 	bl	8002b8c <HAL_GetTick>
 8003694:	0003      	movs	r3, r0
 8003696:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003698:	e008      	b.n	80036ac <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800369a:	f7ff fa77 	bl	8002b8c <HAL_GetTick>
 800369e:	0002      	movs	r2, r0
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d901      	bls.n	80036ac <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e03e      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036ac:	4b21      	ldr	r3, [pc, #132]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	2380      	movs	r3, #128	; 0x80
 80036b2:	049b      	lsls	r3, r3, #18
 80036b4:	4013      	ands	r3, r2
 80036b6:	d1f0      	bne.n	800369a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80036b8:	4b1e      	ldr	r3, [pc, #120]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 80036ba:	68da      	ldr	r2, [r3, #12]
 80036bc:	4b1d      	ldr	r3, [pc, #116]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 80036be:	4923      	ldr	r1, [pc, #140]	; (800374c <HAL_RCC_OscConfig+0x61c>)
 80036c0:	400a      	ands	r2, r1
 80036c2:	60da      	str	r2, [r3, #12]
 80036c4:	e030      	b.n	8003728 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d101      	bne.n	80036d2 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e02b      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80036d2:	4b18      	ldr	r3, [pc, #96]	; (8003734 <HAL_RCC_OscConfig+0x604>)
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	2203      	movs	r2, #3
 80036dc:	401a      	ands	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d11e      	bne.n	8003724 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	2270      	movs	r2, #112	; 0x70
 80036ea:	401a      	ands	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d117      	bne.n	8003724 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036f4:	697a      	ldr	r2, [r7, #20]
 80036f6:	23fe      	movs	r3, #254	; 0xfe
 80036f8:	01db      	lsls	r3, r3, #7
 80036fa:	401a      	ands	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003700:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003702:	429a      	cmp	r2, r3
 8003704:	d10e      	bne.n	8003724 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	23f8      	movs	r3, #248	; 0xf8
 800370a:	039b      	lsls	r3, r3, #14
 800370c:	401a      	ands	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003712:	429a      	cmp	r2, r3
 8003714:	d106      	bne.n	8003724 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	0f5b      	lsrs	r3, r3, #29
 800371a:	075a      	lsls	r2, r3, #29
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003720:	429a      	cmp	r2, r3
 8003722:	d001      	beq.n	8003728 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e000      	b.n	800372a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	0018      	movs	r0, r3
 800372c:	46bd      	mov	sp, r7
 800372e:	b008      	add	sp, #32
 8003730:	bd80      	pop	{r7, pc}
 8003732:	46c0      	nop			; (mov r8, r8)
 8003734:	40021000 	.word	0x40021000
 8003738:	40007000 	.word	0x40007000
 800373c:	00001388 	.word	0x00001388
 8003740:	efffffff 	.word	0xefffffff
 8003744:	feffffff 	.word	0xfeffffff
 8003748:	1fc1808c 	.word	0x1fc1808c
 800374c:	effefffc 	.word	0xeffefffc

08003750 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d101      	bne.n	8003764 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e0e9      	b.n	8003938 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003764:	4b76      	ldr	r3, [pc, #472]	; (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2207      	movs	r2, #7
 800376a:	4013      	ands	r3, r2
 800376c:	683a      	ldr	r2, [r7, #0]
 800376e:	429a      	cmp	r2, r3
 8003770:	d91e      	bls.n	80037b0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003772:	4b73      	ldr	r3, [pc, #460]	; (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2207      	movs	r2, #7
 8003778:	4393      	bics	r3, r2
 800377a:	0019      	movs	r1, r3
 800377c:	4b70      	ldr	r3, [pc, #448]	; (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 800377e:	683a      	ldr	r2, [r7, #0]
 8003780:	430a      	orrs	r2, r1
 8003782:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003784:	f7ff fa02 	bl	8002b8c <HAL_GetTick>
 8003788:	0003      	movs	r3, r0
 800378a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800378c:	e009      	b.n	80037a2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800378e:	f7ff f9fd 	bl	8002b8c <HAL_GetTick>
 8003792:	0002      	movs	r2, r0
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	4a6a      	ldr	r2, [pc, #424]	; (8003944 <HAL_RCC_ClockConfig+0x1f4>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e0ca      	b.n	8003938 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80037a2:	4b67      	ldr	r3, [pc, #412]	; (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2207      	movs	r2, #7
 80037a8:	4013      	ands	r3, r2
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d1ee      	bne.n	800378e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2202      	movs	r2, #2
 80037b6:	4013      	ands	r3, r2
 80037b8:	d015      	beq.n	80037e6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2204      	movs	r2, #4
 80037c0:	4013      	ands	r3, r2
 80037c2:	d006      	beq.n	80037d2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80037c4:	4b60      	ldr	r3, [pc, #384]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	4b5f      	ldr	r3, [pc, #380]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 80037ca:	21e0      	movs	r1, #224	; 0xe0
 80037cc:	01c9      	lsls	r1, r1, #7
 80037ce:	430a      	orrs	r2, r1
 80037d0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037d2:	4b5d      	ldr	r3, [pc, #372]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	4a5d      	ldr	r2, [pc, #372]	; (800394c <HAL_RCC_ClockConfig+0x1fc>)
 80037d8:	4013      	ands	r3, r2
 80037da:	0019      	movs	r1, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689a      	ldr	r2, [r3, #8]
 80037e0:	4b59      	ldr	r3, [pc, #356]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 80037e2:	430a      	orrs	r2, r1
 80037e4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2201      	movs	r2, #1
 80037ec:	4013      	ands	r3, r2
 80037ee:	d057      	beq.n	80038a0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d107      	bne.n	8003808 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037f8:	4b53      	ldr	r3, [pc, #332]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	2380      	movs	r3, #128	; 0x80
 80037fe:	029b      	lsls	r3, r3, #10
 8003800:	4013      	ands	r3, r2
 8003802:	d12b      	bne.n	800385c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e097      	b.n	8003938 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	2b02      	cmp	r3, #2
 800380e:	d107      	bne.n	8003820 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003810:	4b4d      	ldr	r3, [pc, #308]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	2380      	movs	r3, #128	; 0x80
 8003816:	049b      	lsls	r3, r3, #18
 8003818:	4013      	ands	r3, r2
 800381a:	d11f      	bne.n	800385c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e08b      	b.n	8003938 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d107      	bne.n	8003838 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003828:	4b47      	ldr	r3, [pc, #284]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	2380      	movs	r3, #128	; 0x80
 800382e:	00db      	lsls	r3, r3, #3
 8003830:	4013      	ands	r3, r2
 8003832:	d113      	bne.n	800385c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e07f      	b.n	8003938 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	2b03      	cmp	r3, #3
 800383e:	d106      	bne.n	800384e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003840:	4b41      	ldr	r3, [pc, #260]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 8003842:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003844:	2202      	movs	r2, #2
 8003846:	4013      	ands	r3, r2
 8003848:	d108      	bne.n	800385c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e074      	b.n	8003938 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800384e:	4b3e      	ldr	r3, [pc, #248]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 8003850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003852:	2202      	movs	r2, #2
 8003854:	4013      	ands	r3, r2
 8003856:	d101      	bne.n	800385c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e06d      	b.n	8003938 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800385c:	4b3a      	ldr	r3, [pc, #232]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	2207      	movs	r2, #7
 8003862:	4393      	bics	r3, r2
 8003864:	0019      	movs	r1, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685a      	ldr	r2, [r3, #4]
 800386a:	4b37      	ldr	r3, [pc, #220]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 800386c:	430a      	orrs	r2, r1
 800386e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003870:	f7ff f98c 	bl	8002b8c <HAL_GetTick>
 8003874:	0003      	movs	r3, r0
 8003876:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003878:	e009      	b.n	800388e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800387a:	f7ff f987 	bl	8002b8c <HAL_GetTick>
 800387e:	0002      	movs	r2, r0
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	4a2f      	ldr	r2, [pc, #188]	; (8003944 <HAL_RCC_ClockConfig+0x1f4>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d901      	bls.n	800388e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e054      	b.n	8003938 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800388e:	4b2e      	ldr	r3, [pc, #184]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	2238      	movs	r2, #56	; 0x38
 8003894:	401a      	ands	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	429a      	cmp	r2, r3
 800389e:	d1ec      	bne.n	800387a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038a0:	4b27      	ldr	r3, [pc, #156]	; (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2207      	movs	r2, #7
 80038a6:	4013      	ands	r3, r2
 80038a8:	683a      	ldr	r2, [r7, #0]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d21e      	bcs.n	80038ec <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ae:	4b24      	ldr	r3, [pc, #144]	; (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2207      	movs	r2, #7
 80038b4:	4393      	bics	r3, r2
 80038b6:	0019      	movs	r1, r3
 80038b8:	4b21      	ldr	r3, [pc, #132]	; (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80038ba:	683a      	ldr	r2, [r7, #0]
 80038bc:	430a      	orrs	r2, r1
 80038be:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80038c0:	f7ff f964 	bl	8002b8c <HAL_GetTick>
 80038c4:	0003      	movs	r3, r0
 80038c6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80038c8:	e009      	b.n	80038de <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038ca:	f7ff f95f 	bl	8002b8c <HAL_GetTick>
 80038ce:	0002      	movs	r2, r0
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	4a1b      	ldr	r2, [pc, #108]	; (8003944 <HAL_RCC_ClockConfig+0x1f4>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d901      	bls.n	80038de <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e02c      	b.n	8003938 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80038de:	4b18      	ldr	r3, [pc, #96]	; (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2207      	movs	r2, #7
 80038e4:	4013      	ands	r3, r2
 80038e6:	683a      	ldr	r2, [r7, #0]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d1ee      	bne.n	80038ca <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2204      	movs	r2, #4
 80038f2:	4013      	ands	r3, r2
 80038f4:	d009      	beq.n	800390a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80038f6:	4b14      	ldr	r3, [pc, #80]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	4a15      	ldr	r2, [pc, #84]	; (8003950 <HAL_RCC_ClockConfig+0x200>)
 80038fc:	4013      	ands	r3, r2
 80038fe:	0019      	movs	r1, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	68da      	ldr	r2, [r3, #12]
 8003904:	4b10      	ldr	r3, [pc, #64]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 8003906:	430a      	orrs	r2, r1
 8003908:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800390a:	f000 f829 	bl	8003960 <HAL_RCC_GetSysClockFreq>
 800390e:	0001      	movs	r1, r0
 8003910:	4b0d      	ldr	r3, [pc, #52]	; (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	0a1b      	lsrs	r3, r3, #8
 8003916:	220f      	movs	r2, #15
 8003918:	401a      	ands	r2, r3
 800391a:	4b0e      	ldr	r3, [pc, #56]	; (8003954 <HAL_RCC_ClockConfig+0x204>)
 800391c:	0092      	lsls	r2, r2, #2
 800391e:	58d3      	ldr	r3, [r2, r3]
 8003920:	221f      	movs	r2, #31
 8003922:	4013      	ands	r3, r2
 8003924:	000a      	movs	r2, r1
 8003926:	40da      	lsrs	r2, r3
 8003928:	4b0b      	ldr	r3, [pc, #44]	; (8003958 <HAL_RCC_ClockConfig+0x208>)
 800392a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800392c:	4b0b      	ldr	r3, [pc, #44]	; (800395c <HAL_RCC_ClockConfig+0x20c>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	0018      	movs	r0, r3
 8003932:	f7ff f8cf 	bl	8002ad4 <HAL_InitTick>
 8003936:	0003      	movs	r3, r0
}
 8003938:	0018      	movs	r0, r3
 800393a:	46bd      	mov	sp, r7
 800393c:	b004      	add	sp, #16
 800393e:	bd80      	pop	{r7, pc}
 8003940:	40022000 	.word	0x40022000
 8003944:	00001388 	.word	0x00001388
 8003948:	40021000 	.word	0x40021000
 800394c:	fffff0ff 	.word	0xfffff0ff
 8003950:	ffff8fff 	.word	0xffff8fff
 8003954:	08006230 	.word	0x08006230
 8003958:	20000000 	.word	0x20000000
 800395c:	20000004 	.word	0x20000004

08003960 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003966:	4b3c      	ldr	r3, [pc, #240]	; (8003a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	2238      	movs	r2, #56	; 0x38
 800396c:	4013      	ands	r3, r2
 800396e:	d10f      	bne.n	8003990 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003970:	4b39      	ldr	r3, [pc, #228]	; (8003a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	0adb      	lsrs	r3, r3, #11
 8003976:	2207      	movs	r2, #7
 8003978:	4013      	ands	r3, r2
 800397a:	2201      	movs	r2, #1
 800397c:	409a      	lsls	r2, r3
 800397e:	0013      	movs	r3, r2
 8003980:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003982:	6839      	ldr	r1, [r7, #0]
 8003984:	4835      	ldr	r0, [pc, #212]	; (8003a5c <HAL_RCC_GetSysClockFreq+0xfc>)
 8003986:	f7fc fbbb 	bl	8000100 <__udivsi3>
 800398a:	0003      	movs	r3, r0
 800398c:	613b      	str	r3, [r7, #16]
 800398e:	e05d      	b.n	8003a4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003990:	4b31      	ldr	r3, [pc, #196]	; (8003a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	2238      	movs	r2, #56	; 0x38
 8003996:	4013      	ands	r3, r2
 8003998:	2b08      	cmp	r3, #8
 800399a:	d102      	bne.n	80039a2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800399c:	4b30      	ldr	r3, [pc, #192]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x100>)
 800399e:	613b      	str	r3, [r7, #16]
 80039a0:	e054      	b.n	8003a4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039a2:	4b2d      	ldr	r3, [pc, #180]	; (8003a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	2238      	movs	r2, #56	; 0x38
 80039a8:	4013      	ands	r3, r2
 80039aa:	2b10      	cmp	r3, #16
 80039ac:	d138      	bne.n	8003a20 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80039ae:	4b2a      	ldr	r3, [pc, #168]	; (8003a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	2203      	movs	r2, #3
 80039b4:	4013      	ands	r3, r2
 80039b6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039b8:	4b27      	ldr	r3, [pc, #156]	; (8003a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	091b      	lsrs	r3, r3, #4
 80039be:	2207      	movs	r2, #7
 80039c0:	4013      	ands	r3, r2
 80039c2:	3301      	adds	r3, #1
 80039c4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2b03      	cmp	r3, #3
 80039ca:	d10d      	bne.n	80039e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039cc:	68b9      	ldr	r1, [r7, #8]
 80039ce:	4824      	ldr	r0, [pc, #144]	; (8003a60 <HAL_RCC_GetSysClockFreq+0x100>)
 80039d0:	f7fc fb96 	bl	8000100 <__udivsi3>
 80039d4:	0003      	movs	r3, r0
 80039d6:	0019      	movs	r1, r3
 80039d8:	4b1f      	ldr	r3, [pc, #124]	; (8003a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	0a1b      	lsrs	r3, r3, #8
 80039de:	227f      	movs	r2, #127	; 0x7f
 80039e0:	4013      	ands	r3, r2
 80039e2:	434b      	muls	r3, r1
 80039e4:	617b      	str	r3, [r7, #20]
        break;
 80039e6:	e00d      	b.n	8003a04 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80039e8:	68b9      	ldr	r1, [r7, #8]
 80039ea:	481c      	ldr	r0, [pc, #112]	; (8003a5c <HAL_RCC_GetSysClockFreq+0xfc>)
 80039ec:	f7fc fb88 	bl	8000100 <__udivsi3>
 80039f0:	0003      	movs	r3, r0
 80039f2:	0019      	movs	r1, r3
 80039f4:	4b18      	ldr	r3, [pc, #96]	; (8003a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	0a1b      	lsrs	r3, r3, #8
 80039fa:	227f      	movs	r2, #127	; 0x7f
 80039fc:	4013      	ands	r3, r2
 80039fe:	434b      	muls	r3, r1
 8003a00:	617b      	str	r3, [r7, #20]
        break;
 8003a02:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003a04:	4b14      	ldr	r3, [pc, #80]	; (8003a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	0f5b      	lsrs	r3, r3, #29
 8003a0a:	2207      	movs	r2, #7
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	3301      	adds	r3, #1
 8003a10:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003a12:	6879      	ldr	r1, [r7, #4]
 8003a14:	6978      	ldr	r0, [r7, #20]
 8003a16:	f7fc fb73 	bl	8000100 <__udivsi3>
 8003a1a:	0003      	movs	r3, r0
 8003a1c:	613b      	str	r3, [r7, #16]
 8003a1e:	e015      	b.n	8003a4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003a20:	4b0d      	ldr	r3, [pc, #52]	; (8003a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	2238      	movs	r2, #56	; 0x38
 8003a26:	4013      	ands	r3, r2
 8003a28:	2b20      	cmp	r3, #32
 8003a2a:	d103      	bne.n	8003a34 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003a2c:	2380      	movs	r3, #128	; 0x80
 8003a2e:	021b      	lsls	r3, r3, #8
 8003a30:	613b      	str	r3, [r7, #16]
 8003a32:	e00b      	b.n	8003a4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003a34:	4b08      	ldr	r3, [pc, #32]	; (8003a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	2238      	movs	r2, #56	; 0x38
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	2b18      	cmp	r3, #24
 8003a3e:	d103      	bne.n	8003a48 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003a40:	23fa      	movs	r3, #250	; 0xfa
 8003a42:	01db      	lsls	r3, r3, #7
 8003a44:	613b      	str	r3, [r7, #16]
 8003a46:	e001      	b.n	8003a4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003a4c:	693b      	ldr	r3, [r7, #16]
}
 8003a4e:	0018      	movs	r0, r3
 8003a50:	46bd      	mov	sp, r7
 8003a52:	b006      	add	sp, #24
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	46c0      	nop			; (mov r8, r8)
 8003a58:	40021000 	.word	0x40021000
 8003a5c:	00f42400 	.word	0x00f42400
 8003a60:	007a1200 	.word	0x007a1200

08003a64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a68:	4b02      	ldr	r3, [pc, #8]	; (8003a74 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
}
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	46c0      	nop			; (mov r8, r8)
 8003a74:	20000000 	.word	0x20000000

08003a78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a78:	b5b0      	push	{r4, r5, r7, lr}
 8003a7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003a7c:	f7ff fff2 	bl	8003a64 <HAL_RCC_GetHCLKFreq>
 8003a80:	0004      	movs	r4, r0
 8003a82:	f7ff fb49 	bl	8003118 <LL_RCC_GetAPB1Prescaler>
 8003a86:	0003      	movs	r3, r0
 8003a88:	0b1a      	lsrs	r2, r3, #12
 8003a8a:	4b05      	ldr	r3, [pc, #20]	; (8003aa0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a8c:	0092      	lsls	r2, r2, #2
 8003a8e:	58d3      	ldr	r3, [r2, r3]
 8003a90:	221f      	movs	r2, #31
 8003a92:	4013      	ands	r3, r2
 8003a94:	40dc      	lsrs	r4, r3
 8003a96:	0023      	movs	r3, r4
}
 8003a98:	0018      	movs	r0, r3
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a9e:	46c0      	nop			; (mov r8, r8)
 8003aa0:	08006270 	.word	0x08006270

08003aa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e04a      	b.n	8003b4c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	223d      	movs	r2, #61	; 0x3d
 8003aba:	5c9b      	ldrb	r3, [r3, r2]
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d107      	bne.n	8003ad2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	223c      	movs	r2, #60	; 0x3c
 8003ac6:	2100      	movs	r1, #0
 8003ac8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	0018      	movs	r0, r3
 8003ace:	f7fe ff19 	bl	8002904 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	223d      	movs	r2, #61	; 0x3d
 8003ad6:	2102      	movs	r1, #2
 8003ad8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	3304      	adds	r3, #4
 8003ae2:	0019      	movs	r1, r3
 8003ae4:	0010      	movs	r0, r2
 8003ae6:	f000 fa81 	bl	8003fec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2248      	movs	r2, #72	; 0x48
 8003aee:	2101      	movs	r1, #1
 8003af0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	223e      	movs	r2, #62	; 0x3e
 8003af6:	2101      	movs	r1, #1
 8003af8:	5499      	strb	r1, [r3, r2]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	223f      	movs	r2, #63	; 0x3f
 8003afe:	2101      	movs	r1, #1
 8003b00:	5499      	strb	r1, [r3, r2]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2240      	movs	r2, #64	; 0x40
 8003b06:	2101      	movs	r1, #1
 8003b08:	5499      	strb	r1, [r3, r2]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2241      	movs	r2, #65	; 0x41
 8003b0e:	2101      	movs	r1, #1
 8003b10:	5499      	strb	r1, [r3, r2]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2242      	movs	r2, #66	; 0x42
 8003b16:	2101      	movs	r1, #1
 8003b18:	5499      	strb	r1, [r3, r2]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2243      	movs	r2, #67	; 0x43
 8003b1e:	2101      	movs	r1, #1
 8003b20:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2244      	movs	r2, #68	; 0x44
 8003b26:	2101      	movs	r1, #1
 8003b28:	5499      	strb	r1, [r3, r2]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2245      	movs	r2, #69	; 0x45
 8003b2e:	2101      	movs	r1, #1
 8003b30:	5499      	strb	r1, [r3, r2]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2246      	movs	r2, #70	; 0x46
 8003b36:	2101      	movs	r1, #1
 8003b38:	5499      	strb	r1, [r3, r2]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2247      	movs	r2, #71	; 0x47
 8003b3e:	2101      	movs	r1, #1
 8003b40:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	223d      	movs	r2, #61	; 0x3d
 8003b46:	2101      	movs	r1, #1
 8003b48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	b002      	add	sp, #8
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	223d      	movs	r2, #61	; 0x3d
 8003b60:	5c9b      	ldrb	r3, [r3, r2]
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d001      	beq.n	8003b6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e037      	b.n	8003bdc <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	223d      	movs	r2, #61	; 0x3d
 8003b70:	2102      	movs	r1, #2
 8003b72:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68da      	ldr	r2, [r3, #12]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2101      	movs	r1, #1
 8003b80:	430a      	orrs	r2, r1
 8003b82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a16      	ldr	r2, [pc, #88]	; (8003be4 <HAL_TIM_Base_Start_IT+0x90>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d004      	beq.n	8003b98 <HAL_TIM_Base_Start_IT+0x44>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a15      	ldr	r2, [pc, #84]	; (8003be8 <HAL_TIM_Base_Start_IT+0x94>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d116      	bne.n	8003bc6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	4a13      	ldr	r2, [pc, #76]	; (8003bec <HAL_TIM_Base_Start_IT+0x98>)
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2b06      	cmp	r3, #6
 8003ba8:	d016      	beq.n	8003bd8 <HAL_TIM_Base_Start_IT+0x84>
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	2380      	movs	r3, #128	; 0x80
 8003bae:	025b      	lsls	r3, r3, #9
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d011      	beq.n	8003bd8 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2101      	movs	r1, #1
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bc4:	e008      	b.n	8003bd8 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2101      	movs	r1, #1
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	601a      	str	r2, [r3, #0]
 8003bd6:	e000      	b.n	8003bda <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bd8:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003bda:	2300      	movs	r3, #0
}
 8003bdc:	0018      	movs	r0, r3
 8003bde:	46bd      	mov	sp, r7
 8003be0:	b004      	add	sp, #16
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	40012c00 	.word	0x40012c00
 8003be8:	40000400 	.word	0x40000400
 8003bec:	00010007 	.word	0x00010007

08003bf0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	d021      	beq.n	8003c54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2202      	movs	r2, #2
 8003c14:	4013      	ands	r3, r2
 8003c16:	d01d      	beq.n	8003c54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2203      	movs	r2, #3
 8003c1e:	4252      	negs	r2, r2
 8003c20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2201      	movs	r2, #1
 8003c26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	699b      	ldr	r3, [r3, #24]
 8003c2e:	2203      	movs	r2, #3
 8003c30:	4013      	ands	r3, r2
 8003c32:	d004      	beq.n	8003c3e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	0018      	movs	r0, r3
 8003c38:	f000 f9c0 	bl	8003fbc <HAL_TIM_IC_CaptureCallback>
 8003c3c:	e007      	b.n	8003c4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	0018      	movs	r0, r3
 8003c42:	f000 f9b3 	bl	8003fac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	0018      	movs	r0, r3
 8003c4a:	f000 f9bf 	bl	8003fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	2204      	movs	r2, #4
 8003c58:	4013      	ands	r3, r2
 8003c5a:	d022      	beq.n	8003ca2 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2204      	movs	r2, #4
 8003c60:	4013      	ands	r3, r2
 8003c62:	d01e      	beq.n	8003ca2 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2205      	movs	r2, #5
 8003c6a:	4252      	negs	r2, r2
 8003c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2202      	movs	r2, #2
 8003c72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	699a      	ldr	r2, [r3, #24]
 8003c7a:	23c0      	movs	r3, #192	; 0xc0
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	4013      	ands	r3, r2
 8003c80:	d004      	beq.n	8003c8c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	0018      	movs	r0, r3
 8003c86:	f000 f999 	bl	8003fbc <HAL_TIM_IC_CaptureCallback>
 8003c8a:	e007      	b.n	8003c9c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	0018      	movs	r0, r3
 8003c90:	f000 f98c 	bl	8003fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	0018      	movs	r0, r3
 8003c98:	f000 f998 	bl	8003fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	2208      	movs	r2, #8
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	d021      	beq.n	8003cee <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2208      	movs	r2, #8
 8003cae:	4013      	ands	r3, r2
 8003cb0:	d01d      	beq.n	8003cee <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2209      	movs	r2, #9
 8003cb8:	4252      	negs	r2, r2
 8003cba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2204      	movs	r2, #4
 8003cc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	2203      	movs	r2, #3
 8003cca:	4013      	ands	r3, r2
 8003ccc:	d004      	beq.n	8003cd8 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	0018      	movs	r0, r3
 8003cd2:	f000 f973 	bl	8003fbc <HAL_TIM_IC_CaptureCallback>
 8003cd6:	e007      	b.n	8003ce8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f000 f966 	bl	8003fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	f000 f972 	bl	8003fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2200      	movs	r2, #0
 8003cec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	2210      	movs	r2, #16
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	d022      	beq.n	8003d3c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2210      	movs	r2, #16
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	d01e      	beq.n	8003d3c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2211      	movs	r2, #17
 8003d04:	4252      	negs	r2, r2
 8003d06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2208      	movs	r2, #8
 8003d0c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	69da      	ldr	r2, [r3, #28]
 8003d14:	23c0      	movs	r3, #192	; 0xc0
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	4013      	ands	r3, r2
 8003d1a:	d004      	beq.n	8003d26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	0018      	movs	r0, r3
 8003d20:	f000 f94c 	bl	8003fbc <HAL_TIM_IC_CaptureCallback>
 8003d24:	e007      	b.n	8003d36 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	0018      	movs	r0, r3
 8003d2a:	f000 f93f 	bl	8003fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	0018      	movs	r0, r3
 8003d32:	f000 f94b 	bl	8003fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	4013      	ands	r3, r2
 8003d42:	d00c      	beq.n	8003d5e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2201      	movs	r2, #1
 8003d48:	4013      	ands	r3, r2
 8003d4a:	d008      	beq.n	8003d5e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2202      	movs	r2, #2
 8003d52:	4252      	negs	r2, r2
 8003d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	0018      	movs	r0, r3
 8003d5a:	f7fe f955 	bl	8002008 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	2280      	movs	r2, #128	; 0x80
 8003d62:	4013      	ands	r3, r2
 8003d64:	d104      	bne.n	8003d70 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003d66:	68ba      	ldr	r2, [r7, #8]
 8003d68:	2380      	movs	r3, #128	; 0x80
 8003d6a:	019b      	lsls	r3, r3, #6
 8003d6c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003d6e:	d00b      	beq.n	8003d88 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2280      	movs	r2, #128	; 0x80
 8003d74:	4013      	ands	r3, r2
 8003d76:	d007      	beq.n	8003d88 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a1e      	ldr	r2, [pc, #120]	; (8003df8 <HAL_TIM_IRQHandler+0x208>)
 8003d7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	0018      	movs	r0, r3
 8003d84:	f000 fab2 	bl	80042ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003d88:	68ba      	ldr	r2, [r7, #8]
 8003d8a:	2380      	movs	r3, #128	; 0x80
 8003d8c:	005b      	lsls	r3, r3, #1
 8003d8e:	4013      	ands	r3, r2
 8003d90:	d00b      	beq.n	8003daa <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2280      	movs	r2, #128	; 0x80
 8003d96:	4013      	ands	r3, r2
 8003d98:	d007      	beq.n	8003daa <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a17      	ldr	r2, [pc, #92]	; (8003dfc <HAL_TIM_IRQHandler+0x20c>)
 8003da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	0018      	movs	r0, r3
 8003da6:	f000 faa9 	bl	80042fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	2240      	movs	r2, #64	; 0x40
 8003dae:	4013      	ands	r3, r2
 8003db0:	d00c      	beq.n	8003dcc <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2240      	movs	r2, #64	; 0x40
 8003db6:	4013      	ands	r3, r2
 8003db8:	d008      	beq.n	8003dcc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	2241      	movs	r2, #65	; 0x41
 8003dc0:	4252      	negs	r2, r2
 8003dc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	0018      	movs	r0, r3
 8003dc8:	f000 f908 	bl	8003fdc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	2220      	movs	r2, #32
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	d00c      	beq.n	8003dee <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	4013      	ands	r3, r2
 8003dda:	d008      	beq.n	8003dee <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2221      	movs	r2, #33	; 0x21
 8003de2:	4252      	negs	r2, r2
 8003de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	0018      	movs	r0, r3
 8003dea:	f000 fa77 	bl	80042dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003dee:	46c0      	nop			; (mov r8, r8)
 8003df0:	46bd      	mov	sp, r7
 8003df2:	b004      	add	sp, #16
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	46c0      	nop			; (mov r8, r8)
 8003df8:	ffffdf7f 	.word	0xffffdf7f
 8003dfc:	fffffeff 	.word	0xfffffeff

08003e00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e0a:	230f      	movs	r3, #15
 8003e0c:	18fb      	adds	r3, r7, r3
 8003e0e:	2200      	movs	r2, #0
 8003e10:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	223c      	movs	r2, #60	; 0x3c
 8003e16:	5c9b      	ldrb	r3, [r3, r2]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d101      	bne.n	8003e20 <HAL_TIM_ConfigClockSource+0x20>
 8003e1c:	2302      	movs	r3, #2
 8003e1e:	e0bc      	b.n	8003f9a <HAL_TIM_ConfigClockSource+0x19a>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	223c      	movs	r2, #60	; 0x3c
 8003e24:	2101      	movs	r1, #1
 8003e26:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	223d      	movs	r2, #61	; 0x3d
 8003e2c:	2102      	movs	r1, #2
 8003e2e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	4a5a      	ldr	r2, [pc, #360]	; (8003fa4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	4a59      	ldr	r2, [pc, #356]	; (8003fa8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003e44:	4013      	ands	r3, r2
 8003e46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	68ba      	ldr	r2, [r7, #8]
 8003e4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2280      	movs	r2, #128	; 0x80
 8003e56:	0192      	lsls	r2, r2, #6
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d040      	beq.n	8003ede <HAL_TIM_ConfigClockSource+0xde>
 8003e5c:	2280      	movs	r2, #128	; 0x80
 8003e5e:	0192      	lsls	r2, r2, #6
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d900      	bls.n	8003e66 <HAL_TIM_ConfigClockSource+0x66>
 8003e64:	e088      	b.n	8003f78 <HAL_TIM_ConfigClockSource+0x178>
 8003e66:	2280      	movs	r2, #128	; 0x80
 8003e68:	0152      	lsls	r2, r2, #5
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d100      	bne.n	8003e70 <HAL_TIM_ConfigClockSource+0x70>
 8003e6e:	e088      	b.n	8003f82 <HAL_TIM_ConfigClockSource+0x182>
 8003e70:	2280      	movs	r2, #128	; 0x80
 8003e72:	0152      	lsls	r2, r2, #5
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d900      	bls.n	8003e7a <HAL_TIM_ConfigClockSource+0x7a>
 8003e78:	e07e      	b.n	8003f78 <HAL_TIM_ConfigClockSource+0x178>
 8003e7a:	2b70      	cmp	r3, #112	; 0x70
 8003e7c:	d018      	beq.n	8003eb0 <HAL_TIM_ConfigClockSource+0xb0>
 8003e7e:	d900      	bls.n	8003e82 <HAL_TIM_ConfigClockSource+0x82>
 8003e80:	e07a      	b.n	8003f78 <HAL_TIM_ConfigClockSource+0x178>
 8003e82:	2b60      	cmp	r3, #96	; 0x60
 8003e84:	d04f      	beq.n	8003f26 <HAL_TIM_ConfigClockSource+0x126>
 8003e86:	d900      	bls.n	8003e8a <HAL_TIM_ConfigClockSource+0x8a>
 8003e88:	e076      	b.n	8003f78 <HAL_TIM_ConfigClockSource+0x178>
 8003e8a:	2b50      	cmp	r3, #80	; 0x50
 8003e8c:	d03b      	beq.n	8003f06 <HAL_TIM_ConfigClockSource+0x106>
 8003e8e:	d900      	bls.n	8003e92 <HAL_TIM_ConfigClockSource+0x92>
 8003e90:	e072      	b.n	8003f78 <HAL_TIM_ConfigClockSource+0x178>
 8003e92:	2b40      	cmp	r3, #64	; 0x40
 8003e94:	d057      	beq.n	8003f46 <HAL_TIM_ConfigClockSource+0x146>
 8003e96:	d900      	bls.n	8003e9a <HAL_TIM_ConfigClockSource+0x9a>
 8003e98:	e06e      	b.n	8003f78 <HAL_TIM_ConfigClockSource+0x178>
 8003e9a:	2b30      	cmp	r3, #48	; 0x30
 8003e9c:	d063      	beq.n	8003f66 <HAL_TIM_ConfigClockSource+0x166>
 8003e9e:	d86b      	bhi.n	8003f78 <HAL_TIM_ConfigClockSource+0x178>
 8003ea0:	2b20      	cmp	r3, #32
 8003ea2:	d060      	beq.n	8003f66 <HAL_TIM_ConfigClockSource+0x166>
 8003ea4:	d868      	bhi.n	8003f78 <HAL_TIM_ConfigClockSource+0x178>
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d05d      	beq.n	8003f66 <HAL_TIM_ConfigClockSource+0x166>
 8003eaa:	2b10      	cmp	r3, #16
 8003eac:	d05b      	beq.n	8003f66 <HAL_TIM_ConfigClockSource+0x166>
 8003eae:	e063      	b.n	8003f78 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6818      	ldr	r0, [r3, #0]
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	6899      	ldr	r1, [r3, #8]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	f000 f98a 	bl	80041d8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	2277      	movs	r2, #119	; 0x77
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	609a      	str	r2, [r3, #8]
      break;
 8003edc:	e052      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6818      	ldr	r0, [r3, #0]
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	6899      	ldr	r1, [r3, #8]
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	685a      	ldr	r2, [r3, #4]
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	f000 f973 	bl	80041d8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	689a      	ldr	r2, [r3, #8]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2180      	movs	r1, #128	; 0x80
 8003efe:	01c9      	lsls	r1, r1, #7
 8003f00:	430a      	orrs	r2, r1
 8003f02:	609a      	str	r2, [r3, #8]
      break;
 8003f04:	e03e      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6818      	ldr	r0, [r3, #0]
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	6859      	ldr	r1, [r3, #4]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	001a      	movs	r2, r3
 8003f14:	f000 f8e4 	bl	80040e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2150      	movs	r1, #80	; 0x50
 8003f1e:	0018      	movs	r0, r3
 8003f20:	f000 f93e 	bl	80041a0 <TIM_ITRx_SetConfig>
      break;
 8003f24:	e02e      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6818      	ldr	r0, [r3, #0]
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	6859      	ldr	r1, [r3, #4]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	001a      	movs	r2, r3
 8003f34:	f000 f902 	bl	800413c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2160      	movs	r1, #96	; 0x60
 8003f3e:	0018      	movs	r0, r3
 8003f40:	f000 f92e 	bl	80041a0 <TIM_ITRx_SetConfig>
      break;
 8003f44:	e01e      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6818      	ldr	r0, [r3, #0]
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	6859      	ldr	r1, [r3, #4]
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	001a      	movs	r2, r3
 8003f54:	f000 f8c4 	bl	80040e0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2140      	movs	r1, #64	; 0x40
 8003f5e:	0018      	movs	r0, r3
 8003f60:	f000 f91e 	bl	80041a0 <TIM_ITRx_SetConfig>
      break;
 8003f64:	e00e      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	0019      	movs	r1, r3
 8003f70:	0010      	movs	r0, r2
 8003f72:	f000 f915 	bl	80041a0 <TIM_ITRx_SetConfig>
      break;
 8003f76:	e005      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003f78:	230f      	movs	r3, #15
 8003f7a:	18fb      	adds	r3, r7, r3
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	701a      	strb	r2, [r3, #0]
      break;
 8003f80:	e000      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003f82:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	223d      	movs	r2, #61	; 0x3d
 8003f88:	2101      	movs	r1, #1
 8003f8a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	223c      	movs	r2, #60	; 0x3c
 8003f90:	2100      	movs	r1, #0
 8003f92:	5499      	strb	r1, [r3, r2]

  return status;
 8003f94:	230f      	movs	r3, #15
 8003f96:	18fb      	adds	r3, r7, r3
 8003f98:	781b      	ldrb	r3, [r3, #0]
}
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	b004      	add	sp, #16
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	46c0      	nop			; (mov r8, r8)
 8003fa4:	ffceff88 	.word	0xffceff88
 8003fa8:	ffff00ff 	.word	0xffff00ff

08003fac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fb4:	46c0      	nop			; (mov r8, r8)
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	b002      	add	sp, #8
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003fc4:	46c0      	nop			; (mov r8, r8)
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	b002      	add	sp, #8
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003fd4:	46c0      	nop			; (mov r8, r8)
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	b002      	add	sp, #8
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003fe4:	46c0      	nop			; (mov r8, r8)
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	b002      	add	sp, #8
 8003fea:	bd80      	pop	{r7, pc}

08003fec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a32      	ldr	r2, [pc, #200]	; (80040c8 <TIM_Base_SetConfig+0xdc>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d003      	beq.n	800400c <TIM_Base_SetConfig+0x20>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a31      	ldr	r2, [pc, #196]	; (80040cc <TIM_Base_SetConfig+0xe0>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d108      	bne.n	800401e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2270      	movs	r2, #112	; 0x70
 8004010:	4393      	bics	r3, r2
 8004012:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	68fa      	ldr	r2, [r7, #12]
 800401a:	4313      	orrs	r3, r2
 800401c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a29      	ldr	r2, [pc, #164]	; (80040c8 <TIM_Base_SetConfig+0xdc>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d00f      	beq.n	8004046 <TIM_Base_SetConfig+0x5a>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a28      	ldr	r2, [pc, #160]	; (80040cc <TIM_Base_SetConfig+0xe0>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d00b      	beq.n	8004046 <TIM_Base_SetConfig+0x5a>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a27      	ldr	r2, [pc, #156]	; (80040d0 <TIM_Base_SetConfig+0xe4>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d007      	beq.n	8004046 <TIM_Base_SetConfig+0x5a>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a26      	ldr	r2, [pc, #152]	; (80040d4 <TIM_Base_SetConfig+0xe8>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d003      	beq.n	8004046 <TIM_Base_SetConfig+0x5a>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a25      	ldr	r2, [pc, #148]	; (80040d8 <TIM_Base_SetConfig+0xec>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d108      	bne.n	8004058 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	4a24      	ldr	r2, [pc, #144]	; (80040dc <TIM_Base_SetConfig+0xf0>)
 800404a:	4013      	ands	r3, r2
 800404c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	4313      	orrs	r3, r2
 8004056:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2280      	movs	r2, #128	; 0x80
 800405c:	4393      	bics	r3, r2
 800405e:	001a      	movs	r2, r3
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	4313      	orrs	r3, r2
 8004066:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	68fa      	ldr	r2, [r7, #12]
 800406c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	689a      	ldr	r2, [r3, #8]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a11      	ldr	r2, [pc, #68]	; (80040c8 <TIM_Base_SetConfig+0xdc>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d007      	beq.n	8004096 <TIM_Base_SetConfig+0xaa>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a12      	ldr	r2, [pc, #72]	; (80040d4 <TIM_Base_SetConfig+0xe8>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d003      	beq.n	8004096 <TIM_Base_SetConfig+0xaa>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a11      	ldr	r2, [pc, #68]	; (80040d8 <TIM_Base_SetConfig+0xec>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d103      	bne.n	800409e <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	691a      	ldr	r2, [r3, #16]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	2201      	movs	r2, #1
 80040aa:	4013      	ands	r3, r2
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d106      	bne.n	80040be <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	2201      	movs	r2, #1
 80040b6:	4393      	bics	r3, r2
 80040b8:	001a      	movs	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	611a      	str	r2, [r3, #16]
  }
}
 80040be:	46c0      	nop			; (mov r8, r8)
 80040c0:	46bd      	mov	sp, r7
 80040c2:	b004      	add	sp, #16
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	46c0      	nop			; (mov r8, r8)
 80040c8:	40012c00 	.word	0x40012c00
 80040cc:	40000400 	.word	0x40000400
 80040d0:	40002000 	.word	0x40002000
 80040d4:	40014400 	.word	0x40014400
 80040d8:	40014800 	.word	0x40014800
 80040dc:	fffffcff 	.word	0xfffffcff

080040e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6a1b      	ldr	r3, [r3, #32]
 80040f6:	2201      	movs	r2, #1
 80040f8:	4393      	bics	r3, r2
 80040fa:	001a      	movs	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	22f0      	movs	r2, #240	; 0xf0
 800410a:	4393      	bics	r3, r2
 800410c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	011b      	lsls	r3, r3, #4
 8004112:	693a      	ldr	r2, [r7, #16]
 8004114:	4313      	orrs	r3, r2
 8004116:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	220a      	movs	r2, #10
 800411c:	4393      	bics	r3, r2
 800411e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	4313      	orrs	r3, r2
 8004126:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	621a      	str	r2, [r3, #32]
}
 8004134:	46c0      	nop			; (mov r8, r8)
 8004136:	46bd      	mov	sp, r7
 8004138:	b006      	add	sp, #24
 800413a:	bd80      	pop	{r7, pc}

0800413c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6a1b      	ldr	r3, [r3, #32]
 800414c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6a1b      	ldr	r3, [r3, #32]
 8004152:	2210      	movs	r2, #16
 8004154:	4393      	bics	r3, r2
 8004156:	001a      	movs	r2, r3
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	4a0d      	ldr	r2, [pc, #52]	; (800419c <TIM_TI2_ConfigInputStage+0x60>)
 8004166:	4013      	ands	r3, r2
 8004168:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	031b      	lsls	r3, r3, #12
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	4313      	orrs	r3, r2
 8004172:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	22a0      	movs	r2, #160	; 0xa0
 8004178:	4393      	bics	r3, r2
 800417a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	011b      	lsls	r3, r3, #4
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	4313      	orrs	r3, r2
 8004184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	693a      	ldr	r2, [r7, #16]
 800418a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	621a      	str	r2, [r3, #32]
}
 8004192:	46c0      	nop			; (mov r8, r8)
 8004194:	46bd      	mov	sp, r7
 8004196:	b006      	add	sp, #24
 8004198:	bd80      	pop	{r7, pc}
 800419a:	46c0      	nop			; (mov r8, r8)
 800419c:	ffff0fff 	.word	0xffff0fff

080041a0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b084      	sub	sp, #16
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	4a08      	ldr	r2, [pc, #32]	; (80041d4 <TIM_ITRx_SetConfig+0x34>)
 80041b4:	4013      	ands	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041b8:	683a      	ldr	r2, [r7, #0]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	4313      	orrs	r3, r2
 80041be:	2207      	movs	r2, #7
 80041c0:	4313      	orrs	r3, r2
 80041c2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68fa      	ldr	r2, [r7, #12]
 80041c8:	609a      	str	r2, [r3, #8]
}
 80041ca:	46c0      	nop			; (mov r8, r8)
 80041cc:	46bd      	mov	sp, r7
 80041ce:	b004      	add	sp, #16
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	46c0      	nop			; (mov r8, r8)
 80041d4:	ffcfff8f 	.word	0xffcfff8f

080041d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	607a      	str	r2, [r7, #4]
 80041e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	4a09      	ldr	r2, [pc, #36]	; (8004214 <TIM_ETR_SetConfig+0x3c>)
 80041f0:	4013      	ands	r3, r2
 80041f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	021a      	lsls	r2, r3, #8
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	431a      	orrs	r2, r3
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	4313      	orrs	r3, r2
 8004200:	697a      	ldr	r2, [r7, #20]
 8004202:	4313      	orrs	r3, r2
 8004204:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	697a      	ldr	r2, [r7, #20]
 800420a:	609a      	str	r2, [r3, #8]
}
 800420c:	46c0      	nop			; (mov r8, r8)
 800420e:	46bd      	mov	sp, r7
 8004210:	b006      	add	sp, #24
 8004212:	bd80      	pop	{r7, pc}
 8004214:	ffff00ff 	.word	0xffff00ff

08004218 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	223c      	movs	r2, #60	; 0x3c
 8004226:	5c9b      	ldrb	r3, [r3, r2]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d101      	bne.n	8004230 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800422c:	2302      	movs	r3, #2
 800422e:	e04a      	b.n	80042c6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	223c      	movs	r2, #60	; 0x3c
 8004234:	2101      	movs	r1, #1
 8004236:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	223d      	movs	r2, #61	; 0x3d
 800423c:	2102      	movs	r1, #2
 800423e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a1e      	ldr	r2, [pc, #120]	; (80042d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d108      	bne.n	800426c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	4a1d      	ldr	r2, [pc, #116]	; (80042d4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800425e:	4013      	ands	r3, r2
 8004260:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	4313      	orrs	r3, r2
 800426a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2270      	movs	r2, #112	; 0x70
 8004270:	4393      	bics	r3, r2
 8004272:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	4313      	orrs	r3, r2
 800427c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a11      	ldr	r2, [pc, #68]	; (80042d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d004      	beq.n	800429a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a10      	ldr	r2, [pc, #64]	; (80042d8 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d10c      	bne.n	80042b4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	2280      	movs	r2, #128	; 0x80
 800429e:	4393      	bics	r3, r2
 80042a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	68ba      	ldr	r2, [r7, #8]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	223d      	movs	r2, #61	; 0x3d
 80042b8:	2101      	movs	r1, #1
 80042ba:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	223c      	movs	r2, #60	; 0x3c
 80042c0:	2100      	movs	r1, #0
 80042c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	0018      	movs	r0, r3
 80042c8:	46bd      	mov	sp, r7
 80042ca:	b004      	add	sp, #16
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	46c0      	nop			; (mov r8, r8)
 80042d0:	40012c00 	.word	0x40012c00
 80042d4:	ff0fffff 	.word	0xff0fffff
 80042d8:	40000400 	.word	0x40000400

080042dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042e4:	46c0      	nop			; (mov r8, r8)
 80042e6:	46bd      	mov	sp, r7
 80042e8:	b002      	add	sp, #8
 80042ea:	bd80      	pop	{r7, pc}

080042ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b082      	sub	sp, #8
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042f4:	46c0      	nop			; (mov r8, r8)
 80042f6:	46bd      	mov	sp, r7
 80042f8:	b002      	add	sp, #8
 80042fa:	bd80      	pop	{r7, pc}

080042fc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004304:	46c0      	nop			; (mov r8, r8)
 8004306:	46bd      	mov	sp, r7
 8004308:	b002      	add	sp, #8
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e046      	b.n	80043ac <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2288      	movs	r2, #136	; 0x88
 8004322:	589b      	ldr	r3, [r3, r2]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d107      	bne.n	8004338 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2284      	movs	r2, #132	; 0x84
 800432c:	2100      	movs	r1, #0
 800432e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	0018      	movs	r0, r3
 8004334:	f7fe fb0e 	bl	8002954 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2288      	movs	r2, #136	; 0x88
 800433c:	2124      	movs	r1, #36	; 0x24
 800433e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	2101      	movs	r1, #1
 800434c:	438a      	bics	r2, r1
 800434e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004354:	2b00      	cmp	r3, #0
 8004356:	d003      	beq.n	8004360 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	0018      	movs	r0, r3
 800435c:	f000 fa3a 	bl	80047d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	0018      	movs	r0, r3
 8004364:	f000 f8cc 	bl	8004500 <UART_SetConfig>
 8004368:	0003      	movs	r3, r0
 800436a:	2b01      	cmp	r3, #1
 800436c:	d101      	bne.n	8004372 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e01c      	b.n	80043ac <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	685a      	ldr	r2, [r3, #4]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	490d      	ldr	r1, [pc, #52]	; (80043b4 <HAL_UART_Init+0xa8>)
 800437e:	400a      	ands	r2, r1
 8004380:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	689a      	ldr	r2, [r3, #8]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	212a      	movs	r1, #42	; 0x2a
 800438e:	438a      	bics	r2, r1
 8004390:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2101      	movs	r1, #1
 800439e:	430a      	orrs	r2, r1
 80043a0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	0018      	movs	r0, r3
 80043a6:	f000 fac9 	bl	800493c <UART_CheckIdleState>
 80043aa:	0003      	movs	r3, r0
}
 80043ac:	0018      	movs	r0, r3
 80043ae:	46bd      	mov	sp, r7
 80043b0:	b002      	add	sp, #8
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	ffffb7ff 	.word	0xffffb7ff

080043b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08a      	sub	sp, #40	; 0x28
 80043bc:	af02      	add	r7, sp, #8
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	603b      	str	r3, [r7, #0]
 80043c4:	1dbb      	adds	r3, r7, #6
 80043c6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2288      	movs	r2, #136	; 0x88
 80043cc:	589b      	ldr	r3, [r3, r2]
 80043ce:	2b20      	cmp	r3, #32
 80043d0:	d000      	beq.n	80043d4 <HAL_UART_Transmit+0x1c>
 80043d2:	e090      	b.n	80044f6 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d003      	beq.n	80043e2 <HAL_UART_Transmit+0x2a>
 80043da:	1dbb      	adds	r3, r7, #6
 80043dc:	881b      	ldrh	r3, [r3, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e088      	b.n	80044f8 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	689a      	ldr	r2, [r3, #8]
 80043ea:	2380      	movs	r3, #128	; 0x80
 80043ec:	015b      	lsls	r3, r3, #5
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d109      	bne.n	8004406 <HAL_UART_Transmit+0x4e>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d105      	bne.n	8004406 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	2201      	movs	r2, #1
 80043fe:	4013      	ands	r3, r2
 8004400:	d001      	beq.n	8004406 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e078      	b.n	80044f8 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2290      	movs	r2, #144	; 0x90
 800440a:	2100      	movs	r1, #0
 800440c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2288      	movs	r2, #136	; 0x88
 8004412:	2121      	movs	r1, #33	; 0x21
 8004414:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004416:	f7fe fbb9 	bl	8002b8c <HAL_GetTick>
 800441a:	0003      	movs	r3, r0
 800441c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	1dba      	adds	r2, r7, #6
 8004422:	2154      	movs	r1, #84	; 0x54
 8004424:	8812      	ldrh	r2, [r2, #0]
 8004426:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	1dba      	adds	r2, r7, #6
 800442c:	2156      	movs	r1, #86	; 0x56
 800442e:	8812      	ldrh	r2, [r2, #0]
 8004430:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	689a      	ldr	r2, [r3, #8]
 8004436:	2380      	movs	r3, #128	; 0x80
 8004438:	015b      	lsls	r3, r3, #5
 800443a:	429a      	cmp	r2, r3
 800443c:	d108      	bne.n	8004450 <HAL_UART_Transmit+0x98>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d104      	bne.n	8004450 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004446:	2300      	movs	r3, #0
 8004448:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	61bb      	str	r3, [r7, #24]
 800444e:	e003      	b.n	8004458 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004454:	2300      	movs	r3, #0
 8004456:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004458:	e030      	b.n	80044bc <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800445a:	697a      	ldr	r2, [r7, #20]
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	9300      	str	r3, [sp, #0]
 8004462:	0013      	movs	r3, r2
 8004464:	2200      	movs	r2, #0
 8004466:	2180      	movs	r1, #128	; 0x80
 8004468:	f000 fb12 	bl	8004a90 <UART_WaitOnFlagUntilTimeout>
 800446c:	1e03      	subs	r3, r0, #0
 800446e:	d005      	beq.n	800447c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2288      	movs	r2, #136	; 0x88
 8004474:	2120      	movs	r1, #32
 8004476:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004478:	2303      	movs	r3, #3
 800447a:	e03d      	b.n	80044f8 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800447c:	69fb      	ldr	r3, [r7, #28]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d10b      	bne.n	800449a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	881b      	ldrh	r3, [r3, #0]
 8004486:	001a      	movs	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	05d2      	lsls	r2, r2, #23
 800448e:	0dd2      	lsrs	r2, r2, #23
 8004490:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	3302      	adds	r3, #2
 8004496:	61bb      	str	r3, [r7, #24]
 8004498:	e007      	b.n	80044aa <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	781a      	ldrb	r2, [r3, #0]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	3301      	adds	r3, #1
 80044a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2256      	movs	r2, #86	; 0x56
 80044ae:	5a9b      	ldrh	r3, [r3, r2]
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	3b01      	subs	r3, #1
 80044b4:	b299      	uxth	r1, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2256      	movs	r2, #86	; 0x56
 80044ba:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2256      	movs	r2, #86	; 0x56
 80044c0:	5a9b      	ldrh	r3, [r3, r2]
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1c8      	bne.n	800445a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044c8:	697a      	ldr	r2, [r7, #20]
 80044ca:	68f8      	ldr	r0, [r7, #12]
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	0013      	movs	r3, r2
 80044d2:	2200      	movs	r2, #0
 80044d4:	2140      	movs	r1, #64	; 0x40
 80044d6:	f000 fadb 	bl	8004a90 <UART_WaitOnFlagUntilTimeout>
 80044da:	1e03      	subs	r3, r0, #0
 80044dc:	d005      	beq.n	80044ea <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2288      	movs	r2, #136	; 0x88
 80044e2:	2120      	movs	r1, #32
 80044e4:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e006      	b.n	80044f8 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2288      	movs	r2, #136	; 0x88
 80044ee:	2120      	movs	r1, #32
 80044f0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80044f2:	2300      	movs	r3, #0
 80044f4:	e000      	b.n	80044f8 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80044f6:	2302      	movs	r3, #2
  }
}
 80044f8:	0018      	movs	r0, r3
 80044fa:	46bd      	mov	sp, r7
 80044fc:	b008      	add	sp, #32
 80044fe:	bd80      	pop	{r7, pc}

08004500 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b088      	sub	sp, #32
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004508:	231a      	movs	r3, #26
 800450a:	18fb      	adds	r3, r7, r3
 800450c:	2200      	movs	r2, #0
 800450e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	431a      	orrs	r2, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	431a      	orrs	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	69db      	ldr	r3, [r3, #28]
 8004524:	4313      	orrs	r3, r2
 8004526:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4aa1      	ldr	r2, [pc, #644]	; (80047b4 <UART_SetConfig+0x2b4>)
 8004530:	4013      	ands	r3, r2
 8004532:	0019      	movs	r1, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	69fa      	ldr	r2, [r7, #28]
 800453a:	430a      	orrs	r2, r1
 800453c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	4a9c      	ldr	r2, [pc, #624]	; (80047b8 <UART_SetConfig+0x2b8>)
 8004546:	4013      	ands	r3, r2
 8004548:	0019      	movs	r1, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	68da      	ldr	r2, [r3, #12]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	430a      	orrs	r2, r1
 8004554:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	69fa      	ldr	r2, [r7, #28]
 8004562:	4313      	orrs	r3, r2
 8004564:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	4a93      	ldr	r2, [pc, #588]	; (80047bc <UART_SetConfig+0x2bc>)
 800456e:	4013      	ands	r3, r2
 8004570:	0019      	movs	r1, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	69fa      	ldr	r2, [r7, #28]
 8004578:	430a      	orrs	r2, r1
 800457a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004582:	220f      	movs	r2, #15
 8004584:	4393      	bics	r3, r2
 8004586:	0019      	movs	r1, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	430a      	orrs	r2, r1
 8004592:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a89      	ldr	r2, [pc, #548]	; (80047c0 <UART_SetConfig+0x2c0>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d127      	bne.n	80045ee <UART_SetConfig+0xee>
 800459e:	4b89      	ldr	r3, [pc, #548]	; (80047c4 <UART_SetConfig+0x2c4>)
 80045a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a2:	2203      	movs	r2, #3
 80045a4:	4013      	ands	r3, r2
 80045a6:	2b03      	cmp	r3, #3
 80045a8:	d017      	beq.n	80045da <UART_SetConfig+0xda>
 80045aa:	d81b      	bhi.n	80045e4 <UART_SetConfig+0xe4>
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d00a      	beq.n	80045c6 <UART_SetConfig+0xc6>
 80045b0:	d818      	bhi.n	80045e4 <UART_SetConfig+0xe4>
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d002      	beq.n	80045bc <UART_SetConfig+0xbc>
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d00a      	beq.n	80045d0 <UART_SetConfig+0xd0>
 80045ba:	e013      	b.n	80045e4 <UART_SetConfig+0xe4>
 80045bc:	231b      	movs	r3, #27
 80045be:	18fb      	adds	r3, r7, r3
 80045c0:	2200      	movs	r2, #0
 80045c2:	701a      	strb	r2, [r3, #0]
 80045c4:	e021      	b.n	800460a <UART_SetConfig+0x10a>
 80045c6:	231b      	movs	r3, #27
 80045c8:	18fb      	adds	r3, r7, r3
 80045ca:	2202      	movs	r2, #2
 80045cc:	701a      	strb	r2, [r3, #0]
 80045ce:	e01c      	b.n	800460a <UART_SetConfig+0x10a>
 80045d0:	231b      	movs	r3, #27
 80045d2:	18fb      	adds	r3, r7, r3
 80045d4:	2204      	movs	r2, #4
 80045d6:	701a      	strb	r2, [r3, #0]
 80045d8:	e017      	b.n	800460a <UART_SetConfig+0x10a>
 80045da:	231b      	movs	r3, #27
 80045dc:	18fb      	adds	r3, r7, r3
 80045de:	2208      	movs	r2, #8
 80045e0:	701a      	strb	r2, [r3, #0]
 80045e2:	e012      	b.n	800460a <UART_SetConfig+0x10a>
 80045e4:	231b      	movs	r3, #27
 80045e6:	18fb      	adds	r3, r7, r3
 80045e8:	2210      	movs	r2, #16
 80045ea:	701a      	strb	r2, [r3, #0]
 80045ec:	e00d      	b.n	800460a <UART_SetConfig+0x10a>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a75      	ldr	r2, [pc, #468]	; (80047c8 <UART_SetConfig+0x2c8>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d104      	bne.n	8004602 <UART_SetConfig+0x102>
 80045f8:	231b      	movs	r3, #27
 80045fa:	18fb      	adds	r3, r7, r3
 80045fc:	2200      	movs	r2, #0
 80045fe:	701a      	strb	r2, [r3, #0]
 8004600:	e003      	b.n	800460a <UART_SetConfig+0x10a>
 8004602:	231b      	movs	r3, #27
 8004604:	18fb      	adds	r3, r7, r3
 8004606:	2210      	movs	r2, #16
 8004608:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	69da      	ldr	r2, [r3, #28]
 800460e:	2380      	movs	r3, #128	; 0x80
 8004610:	021b      	lsls	r3, r3, #8
 8004612:	429a      	cmp	r2, r3
 8004614:	d000      	beq.n	8004618 <UART_SetConfig+0x118>
 8004616:	e065      	b.n	80046e4 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8004618:	231b      	movs	r3, #27
 800461a:	18fb      	adds	r3, r7, r3
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	2b08      	cmp	r3, #8
 8004620:	d015      	beq.n	800464e <UART_SetConfig+0x14e>
 8004622:	dc18      	bgt.n	8004656 <UART_SetConfig+0x156>
 8004624:	2b04      	cmp	r3, #4
 8004626:	d00d      	beq.n	8004644 <UART_SetConfig+0x144>
 8004628:	dc15      	bgt.n	8004656 <UART_SetConfig+0x156>
 800462a:	2b00      	cmp	r3, #0
 800462c:	d002      	beq.n	8004634 <UART_SetConfig+0x134>
 800462e:	2b02      	cmp	r3, #2
 8004630:	d005      	beq.n	800463e <UART_SetConfig+0x13e>
 8004632:	e010      	b.n	8004656 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004634:	f7ff fa20 	bl	8003a78 <HAL_RCC_GetPCLK1Freq>
 8004638:	0003      	movs	r3, r0
 800463a:	617b      	str	r3, [r7, #20]
        break;
 800463c:	e012      	b.n	8004664 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800463e:	4b63      	ldr	r3, [pc, #396]	; (80047cc <UART_SetConfig+0x2cc>)
 8004640:	617b      	str	r3, [r7, #20]
        break;
 8004642:	e00f      	b.n	8004664 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004644:	f7ff f98c 	bl	8003960 <HAL_RCC_GetSysClockFreq>
 8004648:	0003      	movs	r3, r0
 800464a:	617b      	str	r3, [r7, #20]
        break;
 800464c:	e00a      	b.n	8004664 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800464e:	2380      	movs	r3, #128	; 0x80
 8004650:	021b      	lsls	r3, r3, #8
 8004652:	617b      	str	r3, [r7, #20]
        break;
 8004654:	e006      	b.n	8004664 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800465a:	231a      	movs	r3, #26
 800465c:	18fb      	adds	r3, r7, r3
 800465e:	2201      	movs	r2, #1
 8004660:	701a      	strb	r2, [r3, #0]
        break;
 8004662:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d100      	bne.n	800466c <UART_SetConfig+0x16c>
 800466a:	e08d      	b.n	8004788 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004670:	4b57      	ldr	r3, [pc, #348]	; (80047d0 <UART_SetConfig+0x2d0>)
 8004672:	0052      	lsls	r2, r2, #1
 8004674:	5ad3      	ldrh	r3, [r2, r3]
 8004676:	0019      	movs	r1, r3
 8004678:	6978      	ldr	r0, [r7, #20]
 800467a:	f7fb fd41 	bl	8000100 <__udivsi3>
 800467e:	0003      	movs	r3, r0
 8004680:	005a      	lsls	r2, r3, #1
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	085b      	lsrs	r3, r3, #1
 8004688:	18d2      	adds	r2, r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	0019      	movs	r1, r3
 8004690:	0010      	movs	r0, r2
 8004692:	f7fb fd35 	bl	8000100 <__udivsi3>
 8004696:	0003      	movs	r3, r0
 8004698:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	2b0f      	cmp	r3, #15
 800469e:	d91c      	bls.n	80046da <UART_SetConfig+0x1da>
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	2380      	movs	r3, #128	; 0x80
 80046a4:	025b      	lsls	r3, r3, #9
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d217      	bcs.n	80046da <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	b29a      	uxth	r2, r3
 80046ae:	200e      	movs	r0, #14
 80046b0:	183b      	adds	r3, r7, r0
 80046b2:	210f      	movs	r1, #15
 80046b4:	438a      	bics	r2, r1
 80046b6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	085b      	lsrs	r3, r3, #1
 80046bc:	b29b      	uxth	r3, r3
 80046be:	2207      	movs	r2, #7
 80046c0:	4013      	ands	r3, r2
 80046c2:	b299      	uxth	r1, r3
 80046c4:	183b      	adds	r3, r7, r0
 80046c6:	183a      	adds	r2, r7, r0
 80046c8:	8812      	ldrh	r2, [r2, #0]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	183a      	adds	r2, r7, r0
 80046d4:	8812      	ldrh	r2, [r2, #0]
 80046d6:	60da      	str	r2, [r3, #12]
 80046d8:	e056      	b.n	8004788 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 80046da:	231a      	movs	r3, #26
 80046dc:	18fb      	adds	r3, r7, r3
 80046de:	2201      	movs	r2, #1
 80046e0:	701a      	strb	r2, [r3, #0]
 80046e2:	e051      	b.n	8004788 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046e4:	231b      	movs	r3, #27
 80046e6:	18fb      	adds	r3, r7, r3
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	2b08      	cmp	r3, #8
 80046ec:	d015      	beq.n	800471a <UART_SetConfig+0x21a>
 80046ee:	dc18      	bgt.n	8004722 <UART_SetConfig+0x222>
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d00d      	beq.n	8004710 <UART_SetConfig+0x210>
 80046f4:	dc15      	bgt.n	8004722 <UART_SetConfig+0x222>
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d002      	beq.n	8004700 <UART_SetConfig+0x200>
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d005      	beq.n	800470a <UART_SetConfig+0x20a>
 80046fe:	e010      	b.n	8004722 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004700:	f7ff f9ba 	bl	8003a78 <HAL_RCC_GetPCLK1Freq>
 8004704:	0003      	movs	r3, r0
 8004706:	617b      	str	r3, [r7, #20]
        break;
 8004708:	e012      	b.n	8004730 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800470a:	4b30      	ldr	r3, [pc, #192]	; (80047cc <UART_SetConfig+0x2cc>)
 800470c:	617b      	str	r3, [r7, #20]
        break;
 800470e:	e00f      	b.n	8004730 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004710:	f7ff f926 	bl	8003960 <HAL_RCC_GetSysClockFreq>
 8004714:	0003      	movs	r3, r0
 8004716:	617b      	str	r3, [r7, #20]
        break;
 8004718:	e00a      	b.n	8004730 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800471a:	2380      	movs	r3, #128	; 0x80
 800471c:	021b      	lsls	r3, r3, #8
 800471e:	617b      	str	r3, [r7, #20]
        break;
 8004720:	e006      	b.n	8004730 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8004722:	2300      	movs	r3, #0
 8004724:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004726:	231a      	movs	r3, #26
 8004728:	18fb      	adds	r3, r7, r3
 800472a:	2201      	movs	r2, #1
 800472c:	701a      	strb	r2, [r3, #0]
        break;
 800472e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d028      	beq.n	8004788 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800473a:	4b25      	ldr	r3, [pc, #148]	; (80047d0 <UART_SetConfig+0x2d0>)
 800473c:	0052      	lsls	r2, r2, #1
 800473e:	5ad3      	ldrh	r3, [r2, r3]
 8004740:	0019      	movs	r1, r3
 8004742:	6978      	ldr	r0, [r7, #20]
 8004744:	f7fb fcdc 	bl	8000100 <__udivsi3>
 8004748:	0003      	movs	r3, r0
 800474a:	001a      	movs	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	085b      	lsrs	r3, r3, #1
 8004752:	18d2      	adds	r2, r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	0019      	movs	r1, r3
 800475a:	0010      	movs	r0, r2
 800475c:	f7fb fcd0 	bl	8000100 <__udivsi3>
 8004760:	0003      	movs	r3, r0
 8004762:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	2b0f      	cmp	r3, #15
 8004768:	d90a      	bls.n	8004780 <UART_SetConfig+0x280>
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	2380      	movs	r3, #128	; 0x80
 800476e:	025b      	lsls	r3, r3, #9
 8004770:	429a      	cmp	r2, r3
 8004772:	d205      	bcs.n	8004780 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	b29a      	uxth	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	60da      	str	r2, [r3, #12]
 800477e:	e003      	b.n	8004788 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8004780:	231a      	movs	r3, #26
 8004782:	18fb      	adds	r3, r7, r3
 8004784:	2201      	movs	r2, #1
 8004786:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	226a      	movs	r2, #106	; 0x6a
 800478c:	2101      	movs	r1, #1
 800478e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2268      	movs	r2, #104	; 0x68
 8004794:	2101      	movs	r1, #1
 8004796:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80047a4:	231a      	movs	r3, #26
 80047a6:	18fb      	adds	r3, r7, r3
 80047a8:	781b      	ldrb	r3, [r3, #0]
}
 80047aa:	0018      	movs	r0, r3
 80047ac:	46bd      	mov	sp, r7
 80047ae:	b008      	add	sp, #32
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	46c0      	nop			; (mov r8, r8)
 80047b4:	cfff69f3 	.word	0xcfff69f3
 80047b8:	ffffcfff 	.word	0xffffcfff
 80047bc:	11fff4ff 	.word	0x11fff4ff
 80047c0:	40013800 	.word	0x40013800
 80047c4:	40021000 	.word	0x40021000
 80047c8:	40004400 	.word	0x40004400
 80047cc:	00f42400 	.word	0x00f42400
 80047d0:	08006290 	.word	0x08006290

080047d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e0:	2208      	movs	r2, #8
 80047e2:	4013      	ands	r3, r2
 80047e4:	d00b      	beq.n	80047fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	4a4a      	ldr	r2, [pc, #296]	; (8004918 <UART_AdvFeatureConfig+0x144>)
 80047ee:	4013      	ands	r3, r2
 80047f0:	0019      	movs	r1, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004802:	2201      	movs	r2, #1
 8004804:	4013      	ands	r3, r2
 8004806:	d00b      	beq.n	8004820 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	4a43      	ldr	r2, [pc, #268]	; (800491c <UART_AdvFeatureConfig+0x148>)
 8004810:	4013      	ands	r3, r2
 8004812:	0019      	movs	r1, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	430a      	orrs	r2, r1
 800481e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004824:	2202      	movs	r2, #2
 8004826:	4013      	ands	r3, r2
 8004828:	d00b      	beq.n	8004842 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	4a3b      	ldr	r2, [pc, #236]	; (8004920 <UART_AdvFeatureConfig+0x14c>)
 8004832:	4013      	ands	r3, r2
 8004834:	0019      	movs	r1, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	430a      	orrs	r2, r1
 8004840:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004846:	2204      	movs	r2, #4
 8004848:	4013      	ands	r3, r2
 800484a:	d00b      	beq.n	8004864 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	4a34      	ldr	r2, [pc, #208]	; (8004924 <UART_AdvFeatureConfig+0x150>)
 8004854:	4013      	ands	r3, r2
 8004856:	0019      	movs	r1, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004868:	2210      	movs	r2, #16
 800486a:	4013      	ands	r3, r2
 800486c:	d00b      	beq.n	8004886 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	4a2c      	ldr	r2, [pc, #176]	; (8004928 <UART_AdvFeatureConfig+0x154>)
 8004876:	4013      	ands	r3, r2
 8004878:	0019      	movs	r1, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	430a      	orrs	r2, r1
 8004884:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800488a:	2220      	movs	r2, #32
 800488c:	4013      	ands	r3, r2
 800488e:	d00b      	beq.n	80048a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	4a25      	ldr	r2, [pc, #148]	; (800492c <UART_AdvFeatureConfig+0x158>)
 8004898:	4013      	ands	r3, r2
 800489a:	0019      	movs	r1, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ac:	2240      	movs	r2, #64	; 0x40
 80048ae:	4013      	ands	r3, r2
 80048b0:	d01d      	beq.n	80048ee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	4a1d      	ldr	r2, [pc, #116]	; (8004930 <UART_AdvFeatureConfig+0x15c>)
 80048ba:	4013      	ands	r3, r2
 80048bc:	0019      	movs	r1, r3
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	430a      	orrs	r2, r1
 80048c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048ce:	2380      	movs	r3, #128	; 0x80
 80048d0:	035b      	lsls	r3, r3, #13
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d10b      	bne.n	80048ee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	4a15      	ldr	r2, [pc, #84]	; (8004934 <UART_AdvFeatureConfig+0x160>)
 80048de:	4013      	ands	r3, r2
 80048e0:	0019      	movs	r1, r3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	430a      	orrs	r2, r1
 80048ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f2:	2280      	movs	r2, #128	; 0x80
 80048f4:	4013      	ands	r3, r2
 80048f6:	d00b      	beq.n	8004910 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	4a0e      	ldr	r2, [pc, #56]	; (8004938 <UART_AdvFeatureConfig+0x164>)
 8004900:	4013      	ands	r3, r2
 8004902:	0019      	movs	r1, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	430a      	orrs	r2, r1
 800490e:	605a      	str	r2, [r3, #4]
  }
}
 8004910:	46c0      	nop			; (mov r8, r8)
 8004912:	46bd      	mov	sp, r7
 8004914:	b002      	add	sp, #8
 8004916:	bd80      	pop	{r7, pc}
 8004918:	ffff7fff 	.word	0xffff7fff
 800491c:	fffdffff 	.word	0xfffdffff
 8004920:	fffeffff 	.word	0xfffeffff
 8004924:	fffbffff 	.word	0xfffbffff
 8004928:	ffffefff 	.word	0xffffefff
 800492c:	ffffdfff 	.word	0xffffdfff
 8004930:	ffefffff 	.word	0xffefffff
 8004934:	ff9fffff 	.word	0xff9fffff
 8004938:	fff7ffff 	.word	0xfff7ffff

0800493c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b092      	sub	sp, #72	; 0x48
 8004940:	af02      	add	r7, sp, #8
 8004942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2290      	movs	r2, #144	; 0x90
 8004948:	2100      	movs	r1, #0
 800494a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800494c:	f7fe f91e 	bl	8002b8c <HAL_GetTick>
 8004950:	0003      	movs	r3, r0
 8004952:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2208      	movs	r2, #8
 800495c:	4013      	ands	r3, r2
 800495e:	2b08      	cmp	r3, #8
 8004960:	d12d      	bne.n	80049be <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004962:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004964:	2280      	movs	r2, #128	; 0x80
 8004966:	0391      	lsls	r1, r2, #14
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	4a47      	ldr	r2, [pc, #284]	; (8004a88 <UART_CheckIdleState+0x14c>)
 800496c:	9200      	str	r2, [sp, #0]
 800496e:	2200      	movs	r2, #0
 8004970:	f000 f88e 	bl	8004a90 <UART_WaitOnFlagUntilTimeout>
 8004974:	1e03      	subs	r3, r0, #0
 8004976:	d022      	beq.n	80049be <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004978:	f3ef 8310 	mrs	r3, PRIMASK
 800497c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800497e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004980:	63bb      	str	r3, [r7, #56]	; 0x38
 8004982:	2301      	movs	r3, #1
 8004984:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004988:	f383 8810 	msr	PRIMASK, r3
}
 800498c:	46c0      	nop			; (mov r8, r8)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2180      	movs	r1, #128	; 0x80
 800499a:	438a      	bics	r2, r1
 800499c:	601a      	str	r2, [r3, #0]
 800499e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049a4:	f383 8810 	msr	PRIMASK, r3
}
 80049a8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2288      	movs	r2, #136	; 0x88
 80049ae:	2120      	movs	r1, #32
 80049b0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2284      	movs	r2, #132	; 0x84
 80049b6:	2100      	movs	r1, #0
 80049b8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e060      	b.n	8004a80 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2204      	movs	r2, #4
 80049c6:	4013      	ands	r3, r2
 80049c8:	2b04      	cmp	r3, #4
 80049ca:	d146      	bne.n	8004a5a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049ce:	2280      	movs	r2, #128	; 0x80
 80049d0:	03d1      	lsls	r1, r2, #15
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	4a2c      	ldr	r2, [pc, #176]	; (8004a88 <UART_CheckIdleState+0x14c>)
 80049d6:	9200      	str	r2, [sp, #0]
 80049d8:	2200      	movs	r2, #0
 80049da:	f000 f859 	bl	8004a90 <UART_WaitOnFlagUntilTimeout>
 80049de:	1e03      	subs	r3, r0, #0
 80049e0:	d03b      	beq.n	8004a5a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049e2:	f3ef 8310 	mrs	r3, PRIMASK
 80049e6:	60fb      	str	r3, [r7, #12]
  return(result);
 80049e8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80049ea:	637b      	str	r3, [r7, #52]	; 0x34
 80049ec:	2301      	movs	r3, #1
 80049ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	f383 8810 	msr	PRIMASK, r3
}
 80049f6:	46c0      	nop			; (mov r8, r8)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4922      	ldr	r1, [pc, #136]	; (8004a8c <UART_CheckIdleState+0x150>)
 8004a04:	400a      	ands	r2, r1
 8004a06:	601a      	str	r2, [r3, #0]
 8004a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	f383 8810 	msr	PRIMASK, r3
}
 8004a12:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a14:	f3ef 8310 	mrs	r3, PRIMASK
 8004a18:	61bb      	str	r3, [r7, #24]
  return(result);
 8004a1a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a1c:	633b      	str	r3, [r7, #48]	; 0x30
 8004a1e:	2301      	movs	r3, #1
 8004a20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	f383 8810 	msr	PRIMASK, r3
}
 8004a28:	46c0      	nop			; (mov r8, r8)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	689a      	ldr	r2, [r3, #8]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2101      	movs	r1, #1
 8004a36:	438a      	bics	r2, r1
 8004a38:	609a      	str	r2, [r3, #8]
 8004a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a3c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a3e:	6a3b      	ldr	r3, [r7, #32]
 8004a40:	f383 8810 	msr	PRIMASK, r3
}
 8004a44:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	228c      	movs	r2, #140	; 0x8c
 8004a4a:	2120      	movs	r1, #32
 8004a4c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2284      	movs	r2, #132	; 0x84
 8004a52:	2100      	movs	r1, #0
 8004a54:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e012      	b.n	8004a80 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2288      	movs	r2, #136	; 0x88
 8004a5e:	2120      	movs	r1, #32
 8004a60:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	228c      	movs	r2, #140	; 0x8c
 8004a66:	2120      	movs	r1, #32
 8004a68:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2284      	movs	r2, #132	; 0x84
 8004a7a:	2100      	movs	r1, #0
 8004a7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
}
 8004a80:	0018      	movs	r0, r3
 8004a82:	46bd      	mov	sp, r7
 8004a84:	b010      	add	sp, #64	; 0x40
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	01ffffff 	.word	0x01ffffff
 8004a8c:	fffffedf 	.word	0xfffffedf

08004a90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	603b      	str	r3, [r7, #0]
 8004a9c:	1dfb      	adds	r3, r7, #7
 8004a9e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004aa0:	e051      	b.n	8004b46 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	d04e      	beq.n	8004b46 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aa8:	f7fe f870 	bl	8002b8c <HAL_GetTick>
 8004aac:	0002      	movs	r2, r0
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	69ba      	ldr	r2, [r7, #24]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d302      	bcc.n	8004abe <UART_WaitOnFlagUntilTimeout+0x2e>
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d101      	bne.n	8004ac2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e051      	b.n	8004b66 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2204      	movs	r2, #4
 8004aca:	4013      	ands	r3, r2
 8004acc:	d03b      	beq.n	8004b46 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	2b80      	cmp	r3, #128	; 0x80
 8004ad2:	d038      	beq.n	8004b46 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	2b40      	cmp	r3, #64	; 0x40
 8004ad8:	d035      	beq.n	8004b46 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	69db      	ldr	r3, [r3, #28]
 8004ae0:	2208      	movs	r2, #8
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d111      	bne.n	8004b0c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2208      	movs	r2, #8
 8004aee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	0018      	movs	r0, r3
 8004af4:	f000 f83c 	bl	8004b70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2290      	movs	r2, #144	; 0x90
 8004afc:	2108      	movs	r1, #8
 8004afe:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2284      	movs	r2, #132	; 0x84
 8004b04:	2100      	movs	r1, #0
 8004b06:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e02c      	b.n	8004b66 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	69da      	ldr	r2, [r3, #28]
 8004b12:	2380      	movs	r3, #128	; 0x80
 8004b14:	011b      	lsls	r3, r3, #4
 8004b16:	401a      	ands	r2, r3
 8004b18:	2380      	movs	r3, #128	; 0x80
 8004b1a:	011b      	lsls	r3, r3, #4
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d112      	bne.n	8004b46 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2280      	movs	r2, #128	; 0x80
 8004b26:	0112      	lsls	r2, r2, #4
 8004b28:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	0018      	movs	r0, r3
 8004b2e:	f000 f81f 	bl	8004b70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2290      	movs	r2, #144	; 0x90
 8004b36:	2120      	movs	r1, #32
 8004b38:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2284      	movs	r2, #132	; 0x84
 8004b3e:	2100      	movs	r1, #0
 8004b40:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e00f      	b.n	8004b66 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	69db      	ldr	r3, [r3, #28]
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	4013      	ands	r3, r2
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	425a      	negs	r2, r3
 8004b56:	4153      	adcs	r3, r2
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	001a      	movs	r2, r3
 8004b5c:	1dfb      	adds	r3, r7, #7
 8004b5e:	781b      	ldrb	r3, [r3, #0]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d09e      	beq.n	8004aa2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	0018      	movs	r0, r3
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	b004      	add	sp, #16
 8004b6c:	bd80      	pop	{r7, pc}
	...

08004b70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b08e      	sub	sp, #56	; 0x38
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b78:	f3ef 8310 	mrs	r3, PRIMASK
 8004b7c:	617b      	str	r3, [r7, #20]
  return(result);
 8004b7e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b80:	637b      	str	r3, [r7, #52]	; 0x34
 8004b82:	2301      	movs	r3, #1
 8004b84:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	f383 8810 	msr	PRIMASK, r3
}
 8004b8c:	46c0      	nop			; (mov r8, r8)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4926      	ldr	r1, [pc, #152]	; (8004c34 <UART_EndRxTransfer+0xc4>)
 8004b9a:	400a      	ands	r2, r1
 8004b9c:	601a      	str	r2, [r3, #0]
 8004b9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ba0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	f383 8810 	msr	PRIMASK, r3
}
 8004ba8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004baa:	f3ef 8310 	mrs	r3, PRIMASK
 8004bae:	623b      	str	r3, [r7, #32]
  return(result);
 8004bb0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004bb2:	633b      	str	r3, [r7, #48]	; 0x30
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bba:	f383 8810 	msr	PRIMASK, r3
}
 8004bbe:	46c0      	nop			; (mov r8, r8)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	689a      	ldr	r2, [r3, #8]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	491b      	ldr	r1, [pc, #108]	; (8004c38 <UART_EndRxTransfer+0xc8>)
 8004bcc:	400a      	ands	r2, r1
 8004bce:	609a      	str	r2, [r3, #8]
 8004bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bd2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd6:	f383 8810 	msr	PRIMASK, r3
}
 8004bda:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d118      	bne.n	8004c16 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004be4:	f3ef 8310 	mrs	r3, PRIMASK
 8004be8:	60bb      	str	r3, [r7, #8]
  return(result);
 8004bea:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bee:	2301      	movs	r3, #1
 8004bf0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f383 8810 	msr	PRIMASK, r3
}
 8004bf8:	46c0      	nop			; (mov r8, r8)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2110      	movs	r1, #16
 8004c06:	438a      	bics	r2, r1
 8004c08:	601a      	str	r2, [r3, #0]
 8004c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	f383 8810 	msr	PRIMASK, r3
}
 8004c14:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	228c      	movs	r2, #140	; 0x8c
 8004c1a:	2120      	movs	r1, #32
 8004c1c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004c2a:	46c0      	nop			; (mov r8, r8)
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	b00e      	add	sp, #56	; 0x38
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	46c0      	nop			; (mov r8, r8)
 8004c34:	fffffedf 	.word	0xfffffedf
 8004c38:	effffffe 	.word	0xeffffffe

08004c3c <__libc_init_array>:
 8004c3c:	b570      	push	{r4, r5, r6, lr}
 8004c3e:	2600      	movs	r6, #0
 8004c40:	4d0c      	ldr	r5, [pc, #48]	; (8004c74 <__libc_init_array+0x38>)
 8004c42:	4c0d      	ldr	r4, [pc, #52]	; (8004c78 <__libc_init_array+0x3c>)
 8004c44:	1b64      	subs	r4, r4, r5
 8004c46:	10a4      	asrs	r4, r4, #2
 8004c48:	42a6      	cmp	r6, r4
 8004c4a:	d109      	bne.n	8004c60 <__libc_init_array+0x24>
 8004c4c:	2600      	movs	r6, #0
 8004c4e:	f001 faa1 	bl	8006194 <_init>
 8004c52:	4d0a      	ldr	r5, [pc, #40]	; (8004c7c <__libc_init_array+0x40>)
 8004c54:	4c0a      	ldr	r4, [pc, #40]	; (8004c80 <__libc_init_array+0x44>)
 8004c56:	1b64      	subs	r4, r4, r5
 8004c58:	10a4      	asrs	r4, r4, #2
 8004c5a:	42a6      	cmp	r6, r4
 8004c5c:	d105      	bne.n	8004c6a <__libc_init_array+0x2e>
 8004c5e:	bd70      	pop	{r4, r5, r6, pc}
 8004c60:	00b3      	lsls	r3, r6, #2
 8004c62:	58eb      	ldr	r3, [r5, r3]
 8004c64:	4798      	blx	r3
 8004c66:	3601      	adds	r6, #1
 8004c68:	e7ee      	b.n	8004c48 <__libc_init_array+0xc>
 8004c6a:	00b3      	lsls	r3, r6, #2
 8004c6c:	58eb      	ldr	r3, [r5, r3]
 8004c6e:	4798      	blx	r3
 8004c70:	3601      	adds	r6, #1
 8004c72:	e7f2      	b.n	8004c5a <__libc_init_array+0x1e>
 8004c74:	080064f0 	.word	0x080064f0
 8004c78:	080064f0 	.word	0x080064f0
 8004c7c:	080064f0 	.word	0x080064f0
 8004c80:	080064f4 	.word	0x080064f4

08004c84 <memset>:
 8004c84:	0003      	movs	r3, r0
 8004c86:	1882      	adds	r2, r0, r2
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d100      	bne.n	8004c8e <memset+0xa>
 8004c8c:	4770      	bx	lr
 8004c8e:	7019      	strb	r1, [r3, #0]
 8004c90:	3301      	adds	r3, #1
 8004c92:	e7f9      	b.n	8004c88 <memset+0x4>

08004c94 <cos>:
 8004c94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c96:	4a1e      	ldr	r2, [pc, #120]	; (8004d10 <cos+0x7c>)
 8004c98:	004b      	lsls	r3, r1, #1
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	085b      	lsrs	r3, r3, #1
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	dc04      	bgt.n	8004cac <cos+0x18>
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	f000 fb1d 	bl	80052e4 <__kernel_cos>
 8004caa:	e006      	b.n	8004cba <cos+0x26>
 8004cac:	4a19      	ldr	r2, [pc, #100]	; (8004d14 <cos+0x80>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	dd05      	ble.n	8004cbe <cos+0x2a>
 8004cb2:	0002      	movs	r2, r0
 8004cb4:	000b      	movs	r3, r1
 8004cb6:	f7fc fd81 	bl	80017bc <__aeabi_dsub>
 8004cba:	b007      	add	sp, #28
 8004cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cbe:	aa02      	add	r2, sp, #8
 8004cc0:	f000 f920 	bl	8004f04 <__ieee754_rem_pio2>
 8004cc4:	9c04      	ldr	r4, [sp, #16]
 8004cc6:	9d05      	ldr	r5, [sp, #20]
 8004cc8:	2303      	movs	r3, #3
 8004cca:	4003      	ands	r3, r0
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d008      	beq.n	8004ce2 <cos+0x4e>
 8004cd0:	9802      	ldr	r0, [sp, #8]
 8004cd2:	9903      	ldr	r1, [sp, #12]
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d00f      	beq.n	8004cf8 <cos+0x64>
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d112      	bne.n	8004d02 <cos+0x6e>
 8004cdc:	0022      	movs	r2, r4
 8004cde:	002b      	movs	r3, r5
 8004ce0:	e7e1      	b.n	8004ca6 <cos+0x12>
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	0022      	movs	r2, r4
 8004ce6:	9802      	ldr	r0, [sp, #8]
 8004ce8:	9903      	ldr	r1, [sp, #12]
 8004cea:	002b      	movs	r3, r5
 8004cec:	f000 ff24 	bl	8005b38 <__kernel_sin>
 8004cf0:	2380      	movs	r3, #128	; 0x80
 8004cf2:	061b      	lsls	r3, r3, #24
 8004cf4:	18c9      	adds	r1, r1, r3
 8004cf6:	e7e0      	b.n	8004cba <cos+0x26>
 8004cf8:	0022      	movs	r2, r4
 8004cfa:	002b      	movs	r3, r5
 8004cfc:	f000 faf2 	bl	80052e4 <__kernel_cos>
 8004d00:	e7f6      	b.n	8004cf0 <cos+0x5c>
 8004d02:	2301      	movs	r3, #1
 8004d04:	0022      	movs	r2, r4
 8004d06:	9300      	str	r3, [sp, #0]
 8004d08:	002b      	movs	r3, r5
 8004d0a:	f000 ff15 	bl	8005b38 <__kernel_sin>
 8004d0e:	e7d4      	b.n	8004cba <cos+0x26>
 8004d10:	3fe921fb 	.word	0x3fe921fb
 8004d14:	7fefffff 	.word	0x7fefffff

08004d18 <sin>:
 8004d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d1a:	4a20      	ldr	r2, [pc, #128]	; (8004d9c <sin+0x84>)
 8004d1c:	004b      	lsls	r3, r1, #1
 8004d1e:	b087      	sub	sp, #28
 8004d20:	085b      	lsrs	r3, r3, #1
 8004d22:	4293      	cmp	r3, r2
 8004d24:	dc06      	bgt.n	8004d34 <sin+0x1c>
 8004d26:	2300      	movs	r3, #0
 8004d28:	2200      	movs	r2, #0
 8004d2a:	9300      	str	r3, [sp, #0]
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	f000 ff03 	bl	8005b38 <__kernel_sin>
 8004d32:	e006      	b.n	8004d42 <sin+0x2a>
 8004d34:	4a1a      	ldr	r2, [pc, #104]	; (8004da0 <sin+0x88>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	dd05      	ble.n	8004d46 <sin+0x2e>
 8004d3a:	0002      	movs	r2, r0
 8004d3c:	000b      	movs	r3, r1
 8004d3e:	f7fc fd3d 	bl	80017bc <__aeabi_dsub>
 8004d42:	b007      	add	sp, #28
 8004d44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d46:	aa02      	add	r2, sp, #8
 8004d48:	f000 f8dc 	bl	8004f04 <__ieee754_rem_pio2>
 8004d4c:	9c04      	ldr	r4, [sp, #16]
 8004d4e:	9d05      	ldr	r5, [sp, #20]
 8004d50:	2303      	movs	r3, #3
 8004d52:	4003      	ands	r3, r0
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d00a      	beq.n	8004d6e <sin+0x56>
 8004d58:	9802      	ldr	r0, [sp, #8]
 8004d5a:	9903      	ldr	r1, [sp, #12]
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d00d      	beq.n	8004d7c <sin+0x64>
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d115      	bne.n	8004d90 <sin+0x78>
 8004d64:	3301      	adds	r3, #1
 8004d66:	9300      	str	r3, [sp, #0]
 8004d68:	0022      	movs	r2, r4
 8004d6a:	002b      	movs	r3, r5
 8004d6c:	e7df      	b.n	8004d2e <sin+0x16>
 8004d6e:	0022      	movs	r2, r4
 8004d70:	9802      	ldr	r0, [sp, #8]
 8004d72:	9903      	ldr	r1, [sp, #12]
 8004d74:	002b      	movs	r3, r5
 8004d76:	f000 fab5 	bl	80052e4 <__kernel_cos>
 8004d7a:	e7e2      	b.n	8004d42 <sin+0x2a>
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	0022      	movs	r2, r4
 8004d80:	9300      	str	r3, [sp, #0]
 8004d82:	002b      	movs	r3, r5
 8004d84:	f000 fed8 	bl	8005b38 <__kernel_sin>
 8004d88:	2380      	movs	r3, #128	; 0x80
 8004d8a:	061b      	lsls	r3, r3, #24
 8004d8c:	18c9      	adds	r1, r1, r3
 8004d8e:	e7d8      	b.n	8004d42 <sin+0x2a>
 8004d90:	0022      	movs	r2, r4
 8004d92:	002b      	movs	r3, r5
 8004d94:	f000 faa6 	bl	80052e4 <__kernel_cos>
 8004d98:	e7f6      	b.n	8004d88 <sin+0x70>
 8004d9a:	46c0      	nop			; (mov r8, r8)
 8004d9c:	3fe921fb 	.word	0x3fe921fb
 8004da0:	7fefffff 	.word	0x7fefffff

08004da4 <atan2>:
 8004da4:	b510      	push	{r4, lr}
 8004da6:	f000 f801 	bl	8004dac <__ieee754_atan2>
 8004daa:	bd10      	pop	{r4, pc}

08004dac <__ieee754_atan2>:
 8004dac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004dae:	0016      	movs	r6, r2
 8004db0:	001d      	movs	r5, r3
 8004db2:	005a      	lsls	r2, r3, #1
 8004db4:	9300      	str	r3, [sp, #0]
 8004db6:	4273      	negs	r3, r6
 8004db8:	4333      	orrs	r3, r6
 8004dba:	4f46      	ldr	r7, [pc, #280]	; (8004ed4 <__ieee754_atan2+0x128>)
 8004dbc:	0852      	lsrs	r2, r2, #1
 8004dbe:	0fdb      	lsrs	r3, r3, #31
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	42bb      	cmp	r3, r7
 8004dc4:	d809      	bhi.n	8004dda <__ieee754_atan2+0x2e>
 8004dc6:	4244      	negs	r4, r0
 8004dc8:	004b      	lsls	r3, r1, #1
 8004dca:	4304      	orrs	r4, r0
 8004dcc:	085b      	lsrs	r3, r3, #1
 8004dce:	0fe4      	lsrs	r4, r4, #31
 8004dd0:	9100      	str	r1, [sp, #0]
 8004dd2:	9001      	str	r0, [sp, #4]
 8004dd4:	431c      	orrs	r4, r3
 8004dd6:	42bc      	cmp	r4, r7
 8004dd8:	d905      	bls.n	8004de6 <__ieee754_atan2+0x3a>
 8004dda:	0032      	movs	r2, r6
 8004ddc:	002b      	movs	r3, r5
 8004dde:	f7fb fb43 	bl	8000468 <__aeabi_dadd>
 8004de2:	b003      	add	sp, #12
 8004de4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004de6:	4c3c      	ldr	r4, [pc, #240]	; (8004ed8 <__ieee754_atan2+0x12c>)
 8004de8:	192c      	adds	r4, r5, r4
 8004dea:	4334      	orrs	r4, r6
 8004dec:	d102      	bne.n	8004df4 <__ieee754_atan2+0x48>
 8004dee:	f000 ff4f 	bl	8005c90 <atan>
 8004df2:	e7f6      	b.n	8004de2 <__ieee754_atan2+0x36>
 8004df4:	17ac      	asrs	r4, r5, #30
 8004df6:	46a4      	mov	ip, r4
 8004df8:	2402      	movs	r4, #2
 8004dfa:	4667      	mov	r7, ip
 8004dfc:	403c      	ands	r4, r7
 8004dfe:	9f00      	ldr	r7, [sp, #0]
 8004e00:	0fff      	lsrs	r7, r7, #31
 8004e02:	433c      	orrs	r4, r7
 8004e04:	9f01      	ldr	r7, [sp, #4]
 8004e06:	431f      	orrs	r7, r3
 8004e08:	d106      	bne.n	8004e18 <__ieee754_atan2+0x6c>
 8004e0a:	2c02      	cmp	r4, #2
 8004e0c:	d056      	beq.n	8004ebc <__ieee754_atan2+0x110>
 8004e0e:	2c03      	cmp	r4, #3
 8004e10:	d1e7      	bne.n	8004de2 <__ieee754_atan2+0x36>
 8004e12:	4832      	ldr	r0, [pc, #200]	; (8004edc <__ieee754_atan2+0x130>)
 8004e14:	4932      	ldr	r1, [pc, #200]	; (8004ee0 <__ieee754_atan2+0x134>)
 8004e16:	e7e4      	b.n	8004de2 <__ieee754_atan2+0x36>
 8004e18:	0017      	movs	r7, r2
 8004e1a:	4337      	orrs	r7, r6
 8004e1c:	d105      	bne.n	8004e2a <__ieee754_atan2+0x7e>
 8004e1e:	9b00      	ldr	r3, [sp, #0]
 8004e20:	482e      	ldr	r0, [pc, #184]	; (8004edc <__ieee754_atan2+0x130>)
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	da53      	bge.n	8004ece <__ieee754_atan2+0x122>
 8004e26:	492f      	ldr	r1, [pc, #188]	; (8004ee4 <__ieee754_atan2+0x138>)
 8004e28:	e7db      	b.n	8004de2 <__ieee754_atan2+0x36>
 8004e2a:	4f2a      	ldr	r7, [pc, #168]	; (8004ed4 <__ieee754_atan2+0x128>)
 8004e2c:	42ba      	cmp	r2, r7
 8004e2e:	d10f      	bne.n	8004e50 <__ieee754_atan2+0xa4>
 8004e30:	3c01      	subs	r4, #1
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d107      	bne.n	8004e46 <__ieee754_atan2+0x9a>
 8004e36:	2c02      	cmp	r4, #2
 8004e38:	d843      	bhi.n	8004ec2 <__ieee754_atan2+0x116>
 8004e3a:	4b2b      	ldr	r3, [pc, #172]	; (8004ee8 <__ieee754_atan2+0x13c>)
 8004e3c:	00e4      	lsls	r4, r4, #3
 8004e3e:	191c      	adds	r4, r3, r4
 8004e40:	6820      	ldr	r0, [r4, #0]
 8004e42:	6861      	ldr	r1, [r4, #4]
 8004e44:	e7cd      	b.n	8004de2 <__ieee754_atan2+0x36>
 8004e46:	2c02      	cmp	r4, #2
 8004e48:	d83e      	bhi.n	8004ec8 <__ieee754_atan2+0x11c>
 8004e4a:	4b28      	ldr	r3, [pc, #160]	; (8004eec <__ieee754_atan2+0x140>)
 8004e4c:	00e4      	lsls	r4, r4, #3
 8004e4e:	e7f6      	b.n	8004e3e <__ieee754_atan2+0x92>
 8004e50:	4f20      	ldr	r7, [pc, #128]	; (8004ed4 <__ieee754_atan2+0x128>)
 8004e52:	42bb      	cmp	r3, r7
 8004e54:	d0e3      	beq.n	8004e1e <__ieee754_atan2+0x72>
 8004e56:	1a9b      	subs	r3, r3, r2
 8004e58:	151b      	asrs	r3, r3, #20
 8004e5a:	2b3c      	cmp	r3, #60	; 0x3c
 8004e5c:	dc18      	bgt.n	8004e90 <__ieee754_atan2+0xe4>
 8004e5e:	2d00      	cmp	r5, #0
 8004e60:	da01      	bge.n	8004e66 <__ieee754_atan2+0xba>
 8004e62:	333c      	adds	r3, #60	; 0x3c
 8004e64:	db17      	blt.n	8004e96 <__ieee754_atan2+0xea>
 8004e66:	0032      	movs	r2, r6
 8004e68:	002b      	movs	r3, r5
 8004e6a:	f7fb fe39 	bl	8000ae0 <__aeabi_ddiv>
 8004e6e:	f001 f88f 	bl	8005f90 <fabs>
 8004e72:	f000 ff0d 	bl	8005c90 <atan>
 8004e76:	2c01      	cmp	r4, #1
 8004e78:	d010      	beq.n	8004e9c <__ieee754_atan2+0xf0>
 8004e7a:	2c02      	cmp	r4, #2
 8004e7c:	d013      	beq.n	8004ea6 <__ieee754_atan2+0xfa>
 8004e7e:	2c00      	cmp	r4, #0
 8004e80:	d0af      	beq.n	8004de2 <__ieee754_atan2+0x36>
 8004e82:	4a1b      	ldr	r2, [pc, #108]	; (8004ef0 <__ieee754_atan2+0x144>)
 8004e84:	4b1b      	ldr	r3, [pc, #108]	; (8004ef4 <__ieee754_atan2+0x148>)
 8004e86:	f7fc fc99 	bl	80017bc <__aeabi_dsub>
 8004e8a:	4a14      	ldr	r2, [pc, #80]	; (8004edc <__ieee754_atan2+0x130>)
 8004e8c:	4b1a      	ldr	r3, [pc, #104]	; (8004ef8 <__ieee754_atan2+0x14c>)
 8004e8e:	e012      	b.n	8004eb6 <__ieee754_atan2+0x10a>
 8004e90:	4812      	ldr	r0, [pc, #72]	; (8004edc <__ieee754_atan2+0x130>)
 8004e92:	491a      	ldr	r1, [pc, #104]	; (8004efc <__ieee754_atan2+0x150>)
 8004e94:	e7ef      	b.n	8004e76 <__ieee754_atan2+0xca>
 8004e96:	2000      	movs	r0, #0
 8004e98:	2100      	movs	r1, #0
 8004e9a:	e7ec      	b.n	8004e76 <__ieee754_atan2+0xca>
 8004e9c:	2480      	movs	r4, #128	; 0x80
 8004e9e:	0624      	lsls	r4, r4, #24
 8004ea0:	190b      	adds	r3, r1, r4
 8004ea2:	0019      	movs	r1, r3
 8004ea4:	e79d      	b.n	8004de2 <__ieee754_atan2+0x36>
 8004ea6:	4a12      	ldr	r2, [pc, #72]	; (8004ef0 <__ieee754_atan2+0x144>)
 8004ea8:	4b12      	ldr	r3, [pc, #72]	; (8004ef4 <__ieee754_atan2+0x148>)
 8004eaa:	f7fc fc87 	bl	80017bc <__aeabi_dsub>
 8004eae:	0002      	movs	r2, r0
 8004eb0:	000b      	movs	r3, r1
 8004eb2:	480a      	ldr	r0, [pc, #40]	; (8004edc <__ieee754_atan2+0x130>)
 8004eb4:	4910      	ldr	r1, [pc, #64]	; (8004ef8 <__ieee754_atan2+0x14c>)
 8004eb6:	f7fc fc81 	bl	80017bc <__aeabi_dsub>
 8004eba:	e792      	b.n	8004de2 <__ieee754_atan2+0x36>
 8004ebc:	4807      	ldr	r0, [pc, #28]	; (8004edc <__ieee754_atan2+0x130>)
 8004ebe:	490e      	ldr	r1, [pc, #56]	; (8004ef8 <__ieee754_atan2+0x14c>)
 8004ec0:	e78f      	b.n	8004de2 <__ieee754_atan2+0x36>
 8004ec2:	4806      	ldr	r0, [pc, #24]	; (8004edc <__ieee754_atan2+0x130>)
 8004ec4:	490e      	ldr	r1, [pc, #56]	; (8004f00 <__ieee754_atan2+0x154>)
 8004ec6:	e78c      	b.n	8004de2 <__ieee754_atan2+0x36>
 8004ec8:	2000      	movs	r0, #0
 8004eca:	2100      	movs	r1, #0
 8004ecc:	e789      	b.n	8004de2 <__ieee754_atan2+0x36>
 8004ece:	490b      	ldr	r1, [pc, #44]	; (8004efc <__ieee754_atan2+0x150>)
 8004ed0:	e787      	b.n	8004de2 <__ieee754_atan2+0x36>
 8004ed2:	46c0      	nop			; (mov r8, r8)
 8004ed4:	7ff00000 	.word	0x7ff00000
 8004ed8:	c0100000 	.word	0xc0100000
 8004edc:	54442d18 	.word	0x54442d18
 8004ee0:	c00921fb 	.word	0xc00921fb
 8004ee4:	bff921fb 	.word	0xbff921fb
 8004ee8:	080062a8 	.word	0x080062a8
 8004eec:	080062c0 	.word	0x080062c0
 8004ef0:	33145c07 	.word	0x33145c07
 8004ef4:	3ca1a626 	.word	0x3ca1a626
 8004ef8:	400921fb 	.word	0x400921fb
 8004efc:	3ff921fb 	.word	0x3ff921fb
 8004f00:	3fe921fb 	.word	0x3fe921fb

08004f04 <__ieee754_rem_pio2>:
 8004f04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f06:	004b      	lsls	r3, r1, #1
 8004f08:	b091      	sub	sp, #68	; 0x44
 8004f0a:	085b      	lsrs	r3, r3, #1
 8004f0c:	9302      	str	r3, [sp, #8]
 8004f0e:	0017      	movs	r7, r2
 8004f10:	4bb6      	ldr	r3, [pc, #728]	; (80051ec <__ieee754_rem_pio2+0x2e8>)
 8004f12:	9a02      	ldr	r2, [sp, #8]
 8004f14:	0004      	movs	r4, r0
 8004f16:	000d      	movs	r5, r1
 8004f18:	9109      	str	r1, [sp, #36]	; 0x24
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	dc09      	bgt.n	8004f32 <__ieee754_rem_pio2+0x2e>
 8004f1e:	0002      	movs	r2, r0
 8004f20:	000b      	movs	r3, r1
 8004f22:	603a      	str	r2, [r7, #0]
 8004f24:	607b      	str	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	2300      	movs	r3, #0
 8004f2a:	60ba      	str	r2, [r7, #8]
 8004f2c:	60fb      	str	r3, [r7, #12]
 8004f2e:	2600      	movs	r6, #0
 8004f30:	e025      	b.n	8004f7e <__ieee754_rem_pio2+0x7a>
 8004f32:	4baf      	ldr	r3, [pc, #700]	; (80051f0 <__ieee754_rem_pio2+0x2ec>)
 8004f34:	9a02      	ldr	r2, [sp, #8]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	dd00      	ble.n	8004f3c <__ieee754_rem_pio2+0x38>
 8004f3a:	e06e      	b.n	800501a <__ieee754_rem_pio2+0x116>
 8004f3c:	4ead      	ldr	r6, [pc, #692]	; (80051f4 <__ieee754_rem_pio2+0x2f0>)
 8004f3e:	4aae      	ldr	r2, [pc, #696]	; (80051f8 <__ieee754_rem_pio2+0x2f4>)
 8004f40:	2d00      	cmp	r5, #0
 8004f42:	dd35      	ble.n	8004fb0 <__ieee754_rem_pio2+0xac>
 8004f44:	0020      	movs	r0, r4
 8004f46:	0029      	movs	r1, r5
 8004f48:	4baa      	ldr	r3, [pc, #680]	; (80051f4 <__ieee754_rem_pio2+0x2f0>)
 8004f4a:	f7fc fc37 	bl	80017bc <__aeabi_dsub>
 8004f4e:	9b02      	ldr	r3, [sp, #8]
 8004f50:	0004      	movs	r4, r0
 8004f52:	000d      	movs	r5, r1
 8004f54:	42b3      	cmp	r3, r6
 8004f56:	d015      	beq.n	8004f84 <__ieee754_rem_pio2+0x80>
 8004f58:	4aa8      	ldr	r2, [pc, #672]	; (80051fc <__ieee754_rem_pio2+0x2f8>)
 8004f5a:	4ba9      	ldr	r3, [pc, #676]	; (8005200 <__ieee754_rem_pio2+0x2fc>)
 8004f5c:	f7fc fc2e 	bl	80017bc <__aeabi_dsub>
 8004f60:	0002      	movs	r2, r0
 8004f62:	000b      	movs	r3, r1
 8004f64:	0020      	movs	r0, r4
 8004f66:	603a      	str	r2, [r7, #0]
 8004f68:	607b      	str	r3, [r7, #4]
 8004f6a:	0029      	movs	r1, r5
 8004f6c:	f7fc fc26 	bl	80017bc <__aeabi_dsub>
 8004f70:	4aa2      	ldr	r2, [pc, #648]	; (80051fc <__ieee754_rem_pio2+0x2f8>)
 8004f72:	4ba3      	ldr	r3, [pc, #652]	; (8005200 <__ieee754_rem_pio2+0x2fc>)
 8004f74:	f7fc fc22 	bl	80017bc <__aeabi_dsub>
 8004f78:	2601      	movs	r6, #1
 8004f7a:	60b8      	str	r0, [r7, #8]
 8004f7c:	60f9      	str	r1, [r7, #12]
 8004f7e:	0030      	movs	r0, r6
 8004f80:	b011      	add	sp, #68	; 0x44
 8004f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f84:	22d3      	movs	r2, #211	; 0xd3
 8004f86:	4b9e      	ldr	r3, [pc, #632]	; (8005200 <__ieee754_rem_pio2+0x2fc>)
 8004f88:	0552      	lsls	r2, r2, #21
 8004f8a:	f7fc fc17 	bl	80017bc <__aeabi_dsub>
 8004f8e:	4a9d      	ldr	r2, [pc, #628]	; (8005204 <__ieee754_rem_pio2+0x300>)
 8004f90:	4b9d      	ldr	r3, [pc, #628]	; (8005208 <__ieee754_rem_pio2+0x304>)
 8004f92:	0004      	movs	r4, r0
 8004f94:	000d      	movs	r5, r1
 8004f96:	f7fc fc11 	bl	80017bc <__aeabi_dsub>
 8004f9a:	0002      	movs	r2, r0
 8004f9c:	000b      	movs	r3, r1
 8004f9e:	0020      	movs	r0, r4
 8004fa0:	603a      	str	r2, [r7, #0]
 8004fa2:	607b      	str	r3, [r7, #4]
 8004fa4:	0029      	movs	r1, r5
 8004fa6:	f7fc fc09 	bl	80017bc <__aeabi_dsub>
 8004faa:	4a96      	ldr	r2, [pc, #600]	; (8005204 <__ieee754_rem_pio2+0x300>)
 8004fac:	4b96      	ldr	r3, [pc, #600]	; (8005208 <__ieee754_rem_pio2+0x304>)
 8004fae:	e7e1      	b.n	8004f74 <__ieee754_rem_pio2+0x70>
 8004fb0:	0020      	movs	r0, r4
 8004fb2:	0029      	movs	r1, r5
 8004fb4:	4b8f      	ldr	r3, [pc, #572]	; (80051f4 <__ieee754_rem_pio2+0x2f0>)
 8004fb6:	f7fb fa57 	bl	8000468 <__aeabi_dadd>
 8004fba:	9b02      	ldr	r3, [sp, #8]
 8004fbc:	0004      	movs	r4, r0
 8004fbe:	000d      	movs	r5, r1
 8004fc0:	42b3      	cmp	r3, r6
 8004fc2:	d014      	beq.n	8004fee <__ieee754_rem_pio2+0xea>
 8004fc4:	4a8d      	ldr	r2, [pc, #564]	; (80051fc <__ieee754_rem_pio2+0x2f8>)
 8004fc6:	4b8e      	ldr	r3, [pc, #568]	; (8005200 <__ieee754_rem_pio2+0x2fc>)
 8004fc8:	f7fb fa4e 	bl	8000468 <__aeabi_dadd>
 8004fcc:	0002      	movs	r2, r0
 8004fce:	000b      	movs	r3, r1
 8004fd0:	0020      	movs	r0, r4
 8004fd2:	603a      	str	r2, [r7, #0]
 8004fd4:	607b      	str	r3, [r7, #4]
 8004fd6:	0029      	movs	r1, r5
 8004fd8:	f7fc fbf0 	bl	80017bc <__aeabi_dsub>
 8004fdc:	4a87      	ldr	r2, [pc, #540]	; (80051fc <__ieee754_rem_pio2+0x2f8>)
 8004fde:	4b88      	ldr	r3, [pc, #544]	; (8005200 <__ieee754_rem_pio2+0x2fc>)
 8004fe0:	f7fb fa42 	bl	8000468 <__aeabi_dadd>
 8004fe4:	2601      	movs	r6, #1
 8004fe6:	60b8      	str	r0, [r7, #8]
 8004fe8:	60f9      	str	r1, [r7, #12]
 8004fea:	4276      	negs	r6, r6
 8004fec:	e7c7      	b.n	8004f7e <__ieee754_rem_pio2+0x7a>
 8004fee:	22d3      	movs	r2, #211	; 0xd3
 8004ff0:	4b83      	ldr	r3, [pc, #524]	; (8005200 <__ieee754_rem_pio2+0x2fc>)
 8004ff2:	0552      	lsls	r2, r2, #21
 8004ff4:	f7fb fa38 	bl	8000468 <__aeabi_dadd>
 8004ff8:	4a82      	ldr	r2, [pc, #520]	; (8005204 <__ieee754_rem_pio2+0x300>)
 8004ffa:	4b83      	ldr	r3, [pc, #524]	; (8005208 <__ieee754_rem_pio2+0x304>)
 8004ffc:	0004      	movs	r4, r0
 8004ffe:	000d      	movs	r5, r1
 8005000:	f7fb fa32 	bl	8000468 <__aeabi_dadd>
 8005004:	0002      	movs	r2, r0
 8005006:	000b      	movs	r3, r1
 8005008:	0020      	movs	r0, r4
 800500a:	603a      	str	r2, [r7, #0]
 800500c:	607b      	str	r3, [r7, #4]
 800500e:	0029      	movs	r1, r5
 8005010:	f7fc fbd4 	bl	80017bc <__aeabi_dsub>
 8005014:	4a7b      	ldr	r2, [pc, #492]	; (8005204 <__ieee754_rem_pio2+0x300>)
 8005016:	4b7c      	ldr	r3, [pc, #496]	; (8005208 <__ieee754_rem_pio2+0x304>)
 8005018:	e7e2      	b.n	8004fe0 <__ieee754_rem_pio2+0xdc>
 800501a:	4b7c      	ldr	r3, [pc, #496]	; (800520c <__ieee754_rem_pio2+0x308>)
 800501c:	9a02      	ldr	r2, [sp, #8]
 800501e:	429a      	cmp	r2, r3
 8005020:	dd00      	ble.n	8005024 <__ieee754_rem_pio2+0x120>
 8005022:	e0d3      	b.n	80051cc <__ieee754_rem_pio2+0x2c8>
 8005024:	0020      	movs	r0, r4
 8005026:	0029      	movs	r1, r5
 8005028:	f000 ffb2 	bl	8005f90 <fabs>
 800502c:	4a78      	ldr	r2, [pc, #480]	; (8005210 <__ieee754_rem_pio2+0x30c>)
 800502e:	4b79      	ldr	r3, [pc, #484]	; (8005214 <__ieee754_rem_pio2+0x310>)
 8005030:	0004      	movs	r4, r0
 8005032:	000d      	movs	r5, r1
 8005034:	f7fc f956 	bl	80012e4 <__aeabi_dmul>
 8005038:	2200      	movs	r2, #0
 800503a:	4b77      	ldr	r3, [pc, #476]	; (8005218 <__ieee754_rem_pio2+0x314>)
 800503c:	f7fb fa14 	bl	8000468 <__aeabi_dadd>
 8005040:	f7fc ff4e 	bl	8001ee0 <__aeabi_d2iz>
 8005044:	0006      	movs	r6, r0
 8005046:	f7fc ff81 	bl	8001f4c <__aeabi_i2d>
 800504a:	4a6b      	ldr	r2, [pc, #428]	; (80051f8 <__ieee754_rem_pio2+0x2f4>)
 800504c:	4b69      	ldr	r3, [pc, #420]	; (80051f4 <__ieee754_rem_pio2+0x2f0>)
 800504e:	9006      	str	r0, [sp, #24]
 8005050:	9107      	str	r1, [sp, #28]
 8005052:	f7fc f947 	bl	80012e4 <__aeabi_dmul>
 8005056:	0002      	movs	r2, r0
 8005058:	000b      	movs	r3, r1
 800505a:	0020      	movs	r0, r4
 800505c:	0029      	movs	r1, r5
 800505e:	f7fc fbad 	bl	80017bc <__aeabi_dsub>
 8005062:	4a66      	ldr	r2, [pc, #408]	; (80051fc <__ieee754_rem_pio2+0x2f8>)
 8005064:	9004      	str	r0, [sp, #16]
 8005066:	9105      	str	r1, [sp, #20]
 8005068:	9806      	ldr	r0, [sp, #24]
 800506a:	9907      	ldr	r1, [sp, #28]
 800506c:	4b64      	ldr	r3, [pc, #400]	; (8005200 <__ieee754_rem_pio2+0x2fc>)
 800506e:	f7fc f939 	bl	80012e4 <__aeabi_dmul>
 8005072:	0004      	movs	r4, r0
 8005074:	000d      	movs	r5, r1
 8005076:	2e1f      	cmp	r6, #31
 8005078:	dc0f      	bgt.n	800509a <__ieee754_rem_pio2+0x196>
 800507a:	4a68      	ldr	r2, [pc, #416]	; (800521c <__ieee754_rem_pio2+0x318>)
 800507c:	1e73      	subs	r3, r6, #1
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	589b      	ldr	r3, [r3, r2]
 8005082:	9a02      	ldr	r2, [sp, #8]
 8005084:	4293      	cmp	r3, r2
 8005086:	d008      	beq.n	800509a <__ieee754_rem_pio2+0x196>
 8005088:	9804      	ldr	r0, [sp, #16]
 800508a:	9905      	ldr	r1, [sp, #20]
 800508c:	0022      	movs	r2, r4
 800508e:	002b      	movs	r3, r5
 8005090:	f7fc fb94 	bl	80017bc <__aeabi_dsub>
 8005094:	6038      	str	r0, [r7, #0]
 8005096:	6079      	str	r1, [r7, #4]
 8005098:	e012      	b.n	80050c0 <__ieee754_rem_pio2+0x1bc>
 800509a:	0022      	movs	r2, r4
 800509c:	9804      	ldr	r0, [sp, #16]
 800509e:	9905      	ldr	r1, [sp, #20]
 80050a0:	002b      	movs	r3, r5
 80050a2:	f7fc fb8b 	bl	80017bc <__aeabi_dsub>
 80050a6:	9b02      	ldr	r3, [sp, #8]
 80050a8:	151b      	asrs	r3, r3, #20
 80050aa:	9308      	str	r3, [sp, #32]
 80050ac:	9a08      	ldr	r2, [sp, #32]
 80050ae:	004b      	lsls	r3, r1, #1
 80050b0:	0d5b      	lsrs	r3, r3, #21
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	2b10      	cmp	r3, #16
 80050b6:	dc21      	bgt.n	80050fc <__ieee754_rem_pio2+0x1f8>
 80050b8:	0002      	movs	r2, r0
 80050ba:	000b      	movs	r3, r1
 80050bc:	603a      	str	r2, [r7, #0]
 80050be:	607b      	str	r3, [r7, #4]
 80050c0:	9804      	ldr	r0, [sp, #16]
 80050c2:	9905      	ldr	r1, [sp, #20]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	9302      	str	r3, [sp, #8]
 80050ca:	9b02      	ldr	r3, [sp, #8]
 80050cc:	f7fc fb76 	bl	80017bc <__aeabi_dsub>
 80050d0:	0022      	movs	r2, r4
 80050d2:	002b      	movs	r3, r5
 80050d4:	f7fc fb72 	bl	80017bc <__aeabi_dsub>
 80050d8:	000b      	movs	r3, r1
 80050da:	0002      	movs	r2, r0
 80050dc:	60ba      	str	r2, [r7, #8]
 80050de:	60fb      	str	r3, [r7, #12]
 80050e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	db00      	blt.n	80050e8 <__ieee754_rem_pio2+0x1e4>
 80050e6:	e74a      	b.n	8004f7e <__ieee754_rem_pio2+0x7a>
 80050e8:	2380      	movs	r3, #128	; 0x80
 80050ea:	061b      	lsls	r3, r3, #24
 80050ec:	469c      	mov	ip, r3
 80050ee:	9c02      	ldr	r4, [sp, #8]
 80050f0:	18c9      	adds	r1, r1, r3
 80050f2:	4464      	add	r4, ip
 80050f4:	607c      	str	r4, [r7, #4]
 80050f6:	60b8      	str	r0, [r7, #8]
 80050f8:	60f9      	str	r1, [r7, #12]
 80050fa:	e776      	b.n	8004fea <__ieee754_rem_pio2+0xe6>
 80050fc:	22d3      	movs	r2, #211	; 0xd3
 80050fe:	9806      	ldr	r0, [sp, #24]
 8005100:	9907      	ldr	r1, [sp, #28]
 8005102:	4b3f      	ldr	r3, [pc, #252]	; (8005200 <__ieee754_rem_pio2+0x2fc>)
 8005104:	0552      	lsls	r2, r2, #21
 8005106:	f7fc f8ed 	bl	80012e4 <__aeabi_dmul>
 800510a:	0004      	movs	r4, r0
 800510c:	000d      	movs	r5, r1
 800510e:	0002      	movs	r2, r0
 8005110:	000b      	movs	r3, r1
 8005112:	9804      	ldr	r0, [sp, #16]
 8005114:	9905      	ldr	r1, [sp, #20]
 8005116:	f7fc fb51 	bl	80017bc <__aeabi_dsub>
 800511a:	0002      	movs	r2, r0
 800511c:	000b      	movs	r3, r1
 800511e:	9002      	str	r0, [sp, #8]
 8005120:	9103      	str	r1, [sp, #12]
 8005122:	9804      	ldr	r0, [sp, #16]
 8005124:	9905      	ldr	r1, [sp, #20]
 8005126:	f7fc fb49 	bl	80017bc <__aeabi_dsub>
 800512a:	0022      	movs	r2, r4
 800512c:	002b      	movs	r3, r5
 800512e:	f7fc fb45 	bl	80017bc <__aeabi_dsub>
 8005132:	0004      	movs	r4, r0
 8005134:	000d      	movs	r5, r1
 8005136:	9806      	ldr	r0, [sp, #24]
 8005138:	9907      	ldr	r1, [sp, #28]
 800513a:	4a32      	ldr	r2, [pc, #200]	; (8005204 <__ieee754_rem_pio2+0x300>)
 800513c:	4b32      	ldr	r3, [pc, #200]	; (8005208 <__ieee754_rem_pio2+0x304>)
 800513e:	f7fc f8d1 	bl	80012e4 <__aeabi_dmul>
 8005142:	0022      	movs	r2, r4
 8005144:	002b      	movs	r3, r5
 8005146:	f7fc fb39 	bl	80017bc <__aeabi_dsub>
 800514a:	0002      	movs	r2, r0
 800514c:	000b      	movs	r3, r1
 800514e:	0004      	movs	r4, r0
 8005150:	000d      	movs	r5, r1
 8005152:	9802      	ldr	r0, [sp, #8]
 8005154:	9903      	ldr	r1, [sp, #12]
 8005156:	f7fc fb31 	bl	80017bc <__aeabi_dsub>
 800515a:	9a08      	ldr	r2, [sp, #32]
 800515c:	004b      	lsls	r3, r1, #1
 800515e:	0d5b      	lsrs	r3, r3, #21
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	2b31      	cmp	r3, #49	; 0x31
 8005164:	dc08      	bgt.n	8005178 <__ieee754_rem_pio2+0x274>
 8005166:	0002      	movs	r2, r0
 8005168:	000b      	movs	r3, r1
 800516a:	603a      	str	r2, [r7, #0]
 800516c:	607b      	str	r3, [r7, #4]
 800516e:	9a02      	ldr	r2, [sp, #8]
 8005170:	9b03      	ldr	r3, [sp, #12]
 8005172:	9204      	str	r2, [sp, #16]
 8005174:	9305      	str	r3, [sp, #20]
 8005176:	e7a3      	b.n	80050c0 <__ieee754_rem_pio2+0x1bc>
 8005178:	22b8      	movs	r2, #184	; 0xb8
 800517a:	9806      	ldr	r0, [sp, #24]
 800517c:	9907      	ldr	r1, [sp, #28]
 800517e:	4b22      	ldr	r3, [pc, #136]	; (8005208 <__ieee754_rem_pio2+0x304>)
 8005180:	0592      	lsls	r2, r2, #22
 8005182:	f7fc f8af 	bl	80012e4 <__aeabi_dmul>
 8005186:	0004      	movs	r4, r0
 8005188:	000d      	movs	r5, r1
 800518a:	0002      	movs	r2, r0
 800518c:	000b      	movs	r3, r1
 800518e:	9802      	ldr	r0, [sp, #8]
 8005190:	9903      	ldr	r1, [sp, #12]
 8005192:	f7fc fb13 	bl	80017bc <__aeabi_dsub>
 8005196:	0002      	movs	r2, r0
 8005198:	000b      	movs	r3, r1
 800519a:	9004      	str	r0, [sp, #16]
 800519c:	9105      	str	r1, [sp, #20]
 800519e:	9802      	ldr	r0, [sp, #8]
 80051a0:	9903      	ldr	r1, [sp, #12]
 80051a2:	f7fc fb0b 	bl	80017bc <__aeabi_dsub>
 80051a6:	0022      	movs	r2, r4
 80051a8:	002b      	movs	r3, r5
 80051aa:	f7fc fb07 	bl	80017bc <__aeabi_dsub>
 80051ae:	0004      	movs	r4, r0
 80051b0:	000d      	movs	r5, r1
 80051b2:	9806      	ldr	r0, [sp, #24]
 80051b4:	9907      	ldr	r1, [sp, #28]
 80051b6:	4a1a      	ldr	r2, [pc, #104]	; (8005220 <__ieee754_rem_pio2+0x31c>)
 80051b8:	4b1a      	ldr	r3, [pc, #104]	; (8005224 <__ieee754_rem_pio2+0x320>)
 80051ba:	f7fc f893 	bl	80012e4 <__aeabi_dmul>
 80051be:	0022      	movs	r2, r4
 80051c0:	002b      	movs	r3, r5
 80051c2:	f7fc fafb 	bl	80017bc <__aeabi_dsub>
 80051c6:	0004      	movs	r4, r0
 80051c8:	000d      	movs	r5, r1
 80051ca:	e75d      	b.n	8005088 <__ieee754_rem_pio2+0x184>
 80051cc:	4b16      	ldr	r3, [pc, #88]	; (8005228 <__ieee754_rem_pio2+0x324>)
 80051ce:	9a02      	ldr	r2, [sp, #8]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	dd2b      	ble.n	800522c <__ieee754_rem_pio2+0x328>
 80051d4:	0022      	movs	r2, r4
 80051d6:	002b      	movs	r3, r5
 80051d8:	0020      	movs	r0, r4
 80051da:	0029      	movs	r1, r5
 80051dc:	f7fc faee 	bl	80017bc <__aeabi_dsub>
 80051e0:	60b8      	str	r0, [r7, #8]
 80051e2:	60f9      	str	r1, [r7, #12]
 80051e4:	6038      	str	r0, [r7, #0]
 80051e6:	6079      	str	r1, [r7, #4]
 80051e8:	e6a1      	b.n	8004f2e <__ieee754_rem_pio2+0x2a>
 80051ea:	46c0      	nop			; (mov r8, r8)
 80051ec:	3fe921fb 	.word	0x3fe921fb
 80051f0:	4002d97b 	.word	0x4002d97b
 80051f4:	3ff921fb 	.word	0x3ff921fb
 80051f8:	54400000 	.word	0x54400000
 80051fc:	1a626331 	.word	0x1a626331
 8005200:	3dd0b461 	.word	0x3dd0b461
 8005204:	2e037073 	.word	0x2e037073
 8005208:	3ba3198a 	.word	0x3ba3198a
 800520c:	413921fb 	.word	0x413921fb
 8005210:	6dc9c883 	.word	0x6dc9c883
 8005214:	3fe45f30 	.word	0x3fe45f30
 8005218:	3fe00000 	.word	0x3fe00000
 800521c:	080062d8 	.word	0x080062d8
 8005220:	252049c1 	.word	0x252049c1
 8005224:	397b839a 	.word	0x397b839a
 8005228:	7fefffff 	.word	0x7fefffff
 800522c:	9a02      	ldr	r2, [sp, #8]
 800522e:	0020      	movs	r0, r4
 8005230:	1516      	asrs	r6, r2, #20
 8005232:	4a29      	ldr	r2, [pc, #164]	; (80052d8 <__ieee754_rem_pio2+0x3d4>)
 8005234:	18b6      	adds	r6, r6, r2
 8005236:	9a02      	ldr	r2, [sp, #8]
 8005238:	0533      	lsls	r3, r6, #20
 800523a:	1ad5      	subs	r5, r2, r3
 800523c:	0029      	movs	r1, r5
 800523e:	f7fc fe4f 	bl	8001ee0 <__aeabi_d2iz>
 8005242:	f7fc fe83 	bl	8001f4c <__aeabi_i2d>
 8005246:	0002      	movs	r2, r0
 8005248:	000b      	movs	r3, r1
 800524a:	0020      	movs	r0, r4
 800524c:	0029      	movs	r1, r5
 800524e:	920a      	str	r2, [sp, #40]	; 0x28
 8005250:	930b      	str	r3, [sp, #44]	; 0x2c
 8005252:	f7fc fab3 	bl	80017bc <__aeabi_dsub>
 8005256:	2200      	movs	r2, #0
 8005258:	4b20      	ldr	r3, [pc, #128]	; (80052dc <__ieee754_rem_pio2+0x3d8>)
 800525a:	f7fc f843 	bl	80012e4 <__aeabi_dmul>
 800525e:	000d      	movs	r5, r1
 8005260:	0004      	movs	r4, r0
 8005262:	f7fc fe3d 	bl	8001ee0 <__aeabi_d2iz>
 8005266:	f7fc fe71 	bl	8001f4c <__aeabi_i2d>
 800526a:	0002      	movs	r2, r0
 800526c:	000b      	movs	r3, r1
 800526e:	0020      	movs	r0, r4
 8005270:	0029      	movs	r1, r5
 8005272:	920c      	str	r2, [sp, #48]	; 0x30
 8005274:	930d      	str	r3, [sp, #52]	; 0x34
 8005276:	f7fc faa1 	bl	80017bc <__aeabi_dsub>
 800527a:	2200      	movs	r2, #0
 800527c:	4b17      	ldr	r3, [pc, #92]	; (80052dc <__ieee754_rem_pio2+0x3d8>)
 800527e:	f7fc f831 	bl	80012e4 <__aeabi_dmul>
 8005282:	2503      	movs	r5, #3
 8005284:	900e      	str	r0, [sp, #56]	; 0x38
 8005286:	910f      	str	r1, [sp, #60]	; 0x3c
 8005288:	ac0a      	add	r4, sp, #40	; 0x28
 800528a:	2200      	movs	r2, #0
 800528c:	6920      	ldr	r0, [r4, #16]
 800528e:	6961      	ldr	r1, [r4, #20]
 8005290:	2300      	movs	r3, #0
 8005292:	9502      	str	r5, [sp, #8]
 8005294:	3c08      	subs	r4, #8
 8005296:	3d01      	subs	r5, #1
 8005298:	f7fb f8b8 	bl	800040c <__aeabi_dcmpeq>
 800529c:	2800      	cmp	r0, #0
 800529e:	d1f4      	bne.n	800528a <__ieee754_rem_pio2+0x386>
 80052a0:	4b0f      	ldr	r3, [pc, #60]	; (80052e0 <__ieee754_rem_pio2+0x3dc>)
 80052a2:	0032      	movs	r2, r6
 80052a4:	9301      	str	r3, [sp, #4]
 80052a6:	2302      	movs	r3, #2
 80052a8:	0039      	movs	r1, r7
 80052aa:	9300      	str	r3, [sp, #0]
 80052ac:	a80a      	add	r0, sp, #40	; 0x28
 80052ae:	9b02      	ldr	r3, [sp, #8]
 80052b0:	f000 f8d8 	bl	8005464 <__kernel_rem_pio2>
 80052b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052b6:	0006      	movs	r6, r0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	db00      	blt.n	80052be <__ieee754_rem_pio2+0x3ba>
 80052bc:	e65f      	b.n	8004f7e <__ieee754_rem_pio2+0x7a>
 80052be:	2180      	movs	r1, #128	; 0x80
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	683a      	ldr	r2, [r7, #0]
 80052c4:	0609      	lsls	r1, r1, #24
 80052c6:	1843      	adds	r3, r0, r1
 80052c8:	68f8      	ldr	r0, [r7, #12]
 80052ca:	603a      	str	r2, [r7, #0]
 80052cc:	607b      	str	r3, [r7, #4]
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	1843      	adds	r3, r0, r1
 80052d2:	60ba      	str	r2, [r7, #8]
 80052d4:	60fb      	str	r3, [r7, #12]
 80052d6:	e688      	b.n	8004fea <__ieee754_rem_pio2+0xe6>
 80052d8:	fffffbea 	.word	0xfffffbea
 80052dc:	41700000 	.word	0x41700000
 80052e0:	08006358 	.word	0x08006358

080052e4 <__kernel_cos>:
 80052e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052e6:	b087      	sub	sp, #28
 80052e8:	9204      	str	r2, [sp, #16]
 80052ea:	9305      	str	r3, [sp, #20]
 80052ec:	004b      	lsls	r3, r1, #1
 80052ee:	085b      	lsrs	r3, r3, #1
 80052f0:	9300      	str	r3, [sp, #0]
 80052f2:	23f9      	movs	r3, #249	; 0xf9
 80052f4:	9a00      	ldr	r2, [sp, #0]
 80052f6:	0007      	movs	r7, r0
 80052f8:	000e      	movs	r6, r1
 80052fa:	059b      	lsls	r3, r3, #22
 80052fc:	429a      	cmp	r2, r3
 80052fe:	da04      	bge.n	800530a <__kernel_cos+0x26>
 8005300:	f7fc fdee 	bl	8001ee0 <__aeabi_d2iz>
 8005304:	2800      	cmp	r0, #0
 8005306:	d100      	bne.n	800530a <__kernel_cos+0x26>
 8005308:	e084      	b.n	8005414 <__kernel_cos+0x130>
 800530a:	003a      	movs	r2, r7
 800530c:	0033      	movs	r3, r6
 800530e:	0038      	movs	r0, r7
 8005310:	0031      	movs	r1, r6
 8005312:	f7fb ffe7 	bl	80012e4 <__aeabi_dmul>
 8005316:	2200      	movs	r2, #0
 8005318:	4b40      	ldr	r3, [pc, #256]	; (800541c <__kernel_cos+0x138>)
 800531a:	0004      	movs	r4, r0
 800531c:	000d      	movs	r5, r1
 800531e:	f7fb ffe1 	bl	80012e4 <__aeabi_dmul>
 8005322:	4a3f      	ldr	r2, [pc, #252]	; (8005420 <__kernel_cos+0x13c>)
 8005324:	9002      	str	r0, [sp, #8]
 8005326:	9103      	str	r1, [sp, #12]
 8005328:	4b3e      	ldr	r3, [pc, #248]	; (8005424 <__kernel_cos+0x140>)
 800532a:	0020      	movs	r0, r4
 800532c:	0029      	movs	r1, r5
 800532e:	f7fb ffd9 	bl	80012e4 <__aeabi_dmul>
 8005332:	4a3d      	ldr	r2, [pc, #244]	; (8005428 <__kernel_cos+0x144>)
 8005334:	4b3d      	ldr	r3, [pc, #244]	; (800542c <__kernel_cos+0x148>)
 8005336:	f7fb f897 	bl	8000468 <__aeabi_dadd>
 800533a:	0022      	movs	r2, r4
 800533c:	002b      	movs	r3, r5
 800533e:	f7fb ffd1 	bl	80012e4 <__aeabi_dmul>
 8005342:	4a3b      	ldr	r2, [pc, #236]	; (8005430 <__kernel_cos+0x14c>)
 8005344:	4b3b      	ldr	r3, [pc, #236]	; (8005434 <__kernel_cos+0x150>)
 8005346:	f7fc fa39 	bl	80017bc <__aeabi_dsub>
 800534a:	0022      	movs	r2, r4
 800534c:	002b      	movs	r3, r5
 800534e:	f7fb ffc9 	bl	80012e4 <__aeabi_dmul>
 8005352:	4a39      	ldr	r2, [pc, #228]	; (8005438 <__kernel_cos+0x154>)
 8005354:	4b39      	ldr	r3, [pc, #228]	; (800543c <__kernel_cos+0x158>)
 8005356:	f7fb f887 	bl	8000468 <__aeabi_dadd>
 800535a:	0022      	movs	r2, r4
 800535c:	002b      	movs	r3, r5
 800535e:	f7fb ffc1 	bl	80012e4 <__aeabi_dmul>
 8005362:	4a37      	ldr	r2, [pc, #220]	; (8005440 <__kernel_cos+0x15c>)
 8005364:	4b37      	ldr	r3, [pc, #220]	; (8005444 <__kernel_cos+0x160>)
 8005366:	f7fc fa29 	bl	80017bc <__aeabi_dsub>
 800536a:	0022      	movs	r2, r4
 800536c:	002b      	movs	r3, r5
 800536e:	f7fb ffb9 	bl	80012e4 <__aeabi_dmul>
 8005372:	4a35      	ldr	r2, [pc, #212]	; (8005448 <__kernel_cos+0x164>)
 8005374:	4b35      	ldr	r3, [pc, #212]	; (800544c <__kernel_cos+0x168>)
 8005376:	f7fb f877 	bl	8000468 <__aeabi_dadd>
 800537a:	0022      	movs	r2, r4
 800537c:	002b      	movs	r3, r5
 800537e:	f7fb ffb1 	bl	80012e4 <__aeabi_dmul>
 8005382:	0022      	movs	r2, r4
 8005384:	002b      	movs	r3, r5
 8005386:	f7fb ffad 	bl	80012e4 <__aeabi_dmul>
 800538a:	9a04      	ldr	r2, [sp, #16]
 800538c:	9b05      	ldr	r3, [sp, #20]
 800538e:	0004      	movs	r4, r0
 8005390:	000d      	movs	r5, r1
 8005392:	0038      	movs	r0, r7
 8005394:	0031      	movs	r1, r6
 8005396:	f7fb ffa5 	bl	80012e4 <__aeabi_dmul>
 800539a:	0002      	movs	r2, r0
 800539c:	000b      	movs	r3, r1
 800539e:	0020      	movs	r0, r4
 80053a0:	0029      	movs	r1, r5
 80053a2:	f7fc fa0b 	bl	80017bc <__aeabi_dsub>
 80053a6:	4b2a      	ldr	r3, [pc, #168]	; (8005450 <__kernel_cos+0x16c>)
 80053a8:	9a00      	ldr	r2, [sp, #0]
 80053aa:	0004      	movs	r4, r0
 80053ac:	000d      	movs	r5, r1
 80053ae:	429a      	cmp	r2, r3
 80053b0:	dc0d      	bgt.n	80053ce <__kernel_cos+0xea>
 80053b2:	0002      	movs	r2, r0
 80053b4:	000b      	movs	r3, r1
 80053b6:	9802      	ldr	r0, [sp, #8]
 80053b8:	9903      	ldr	r1, [sp, #12]
 80053ba:	f7fc f9ff 	bl	80017bc <__aeabi_dsub>
 80053be:	0002      	movs	r2, r0
 80053c0:	2000      	movs	r0, #0
 80053c2:	000b      	movs	r3, r1
 80053c4:	4923      	ldr	r1, [pc, #140]	; (8005454 <__kernel_cos+0x170>)
 80053c6:	f7fc f9f9 	bl	80017bc <__aeabi_dsub>
 80053ca:	b007      	add	sp, #28
 80053cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053ce:	4b22      	ldr	r3, [pc, #136]	; (8005458 <__kernel_cos+0x174>)
 80053d0:	9a00      	ldr	r2, [sp, #0]
 80053d2:	2600      	movs	r6, #0
 80053d4:	429a      	cmp	r2, r3
 80053d6:	dc1b      	bgt.n	8005410 <__kernel_cos+0x12c>
 80053d8:	0013      	movs	r3, r2
 80053da:	4a20      	ldr	r2, [pc, #128]	; (800545c <__kernel_cos+0x178>)
 80053dc:	4694      	mov	ip, r2
 80053de:	4463      	add	r3, ip
 80053e0:	001f      	movs	r7, r3
 80053e2:	0032      	movs	r2, r6
 80053e4:	003b      	movs	r3, r7
 80053e6:	2000      	movs	r0, #0
 80053e8:	491a      	ldr	r1, [pc, #104]	; (8005454 <__kernel_cos+0x170>)
 80053ea:	f7fc f9e7 	bl	80017bc <__aeabi_dsub>
 80053ee:	0032      	movs	r2, r6
 80053f0:	003b      	movs	r3, r7
 80053f2:	9000      	str	r0, [sp, #0]
 80053f4:	9101      	str	r1, [sp, #4]
 80053f6:	9802      	ldr	r0, [sp, #8]
 80053f8:	9903      	ldr	r1, [sp, #12]
 80053fa:	f7fc f9df 	bl	80017bc <__aeabi_dsub>
 80053fe:	0022      	movs	r2, r4
 8005400:	002b      	movs	r3, r5
 8005402:	f7fc f9db 	bl	80017bc <__aeabi_dsub>
 8005406:	0002      	movs	r2, r0
 8005408:	000b      	movs	r3, r1
 800540a:	9800      	ldr	r0, [sp, #0]
 800540c:	9901      	ldr	r1, [sp, #4]
 800540e:	e7da      	b.n	80053c6 <__kernel_cos+0xe2>
 8005410:	4f13      	ldr	r7, [pc, #76]	; (8005460 <__kernel_cos+0x17c>)
 8005412:	e7e6      	b.n	80053e2 <__kernel_cos+0xfe>
 8005414:	2000      	movs	r0, #0
 8005416:	490f      	ldr	r1, [pc, #60]	; (8005454 <__kernel_cos+0x170>)
 8005418:	e7d7      	b.n	80053ca <__kernel_cos+0xe6>
 800541a:	46c0      	nop			; (mov r8, r8)
 800541c:	3fe00000 	.word	0x3fe00000
 8005420:	be8838d4 	.word	0xbe8838d4
 8005424:	bda8fae9 	.word	0xbda8fae9
 8005428:	bdb4b1c4 	.word	0xbdb4b1c4
 800542c:	3e21ee9e 	.word	0x3e21ee9e
 8005430:	809c52ad 	.word	0x809c52ad
 8005434:	3e927e4f 	.word	0x3e927e4f
 8005438:	19cb1590 	.word	0x19cb1590
 800543c:	3efa01a0 	.word	0x3efa01a0
 8005440:	16c15177 	.word	0x16c15177
 8005444:	3f56c16c 	.word	0x3f56c16c
 8005448:	5555554c 	.word	0x5555554c
 800544c:	3fa55555 	.word	0x3fa55555
 8005450:	3fd33332 	.word	0x3fd33332
 8005454:	3ff00000 	.word	0x3ff00000
 8005458:	3fe90000 	.word	0x3fe90000
 800545c:	ffe00000 	.word	0xffe00000
 8005460:	3fd20000 	.word	0x3fd20000

08005464 <__kernel_rem_pio2>:
 8005464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005466:	4ccb      	ldr	r4, [pc, #812]	; (8005794 <__kernel_rem_pio2+0x330>)
 8005468:	44a5      	add	sp, r4
 800546a:	930d      	str	r3, [sp, #52]	; 0x34
 800546c:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800546e:	0014      	movs	r4, r2
 8005470:	009a      	lsls	r2, r3, #2
 8005472:	4bc9      	ldr	r3, [pc, #804]	; (8005798 <__kernel_rem_pio2+0x334>)
 8005474:	900e      	str	r0, [sp, #56]	; 0x38
 8005476:	58d3      	ldr	r3, [r2, r3]
 8005478:	9107      	str	r1, [sp, #28]
 800547a:	930a      	str	r3, [sp, #40]	; 0x28
 800547c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800547e:	3b01      	subs	r3, #1
 8005480:	930c      	str	r3, [sp, #48]	; 0x30
 8005482:	2300      	movs	r3, #0
 8005484:	9300      	str	r3, [sp, #0]
 8005486:	0023      	movs	r3, r4
 8005488:	3314      	adds	r3, #20
 800548a:	db04      	blt.n	8005496 <__kernel_rem_pio2+0x32>
 800548c:	2118      	movs	r1, #24
 800548e:	1ee0      	subs	r0, r4, #3
 8005490:	f7fa fec0 	bl	8000214 <__divsi3>
 8005494:	9000      	str	r0, [sp, #0]
 8005496:	2218      	movs	r2, #24
 8005498:	9b00      	ldr	r3, [sp, #0]
 800549a:	4252      	negs	r2, r2
 800549c:	3301      	adds	r3, #1
 800549e:	435a      	muls	r2, r3
 80054a0:	1913      	adds	r3, r2, r4
 80054a2:	9302      	str	r3, [sp, #8]
 80054a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054a6:	9b00      	ldr	r3, [sp, #0]
 80054a8:	ae26      	add	r6, sp, #152	; 0x98
 80054aa:	1a9d      	subs	r5, r3, r2
 80054ac:	002c      	movs	r4, r5
 80054ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054b0:	189f      	adds	r7, r3, r2
 80054b2:	1b63      	subs	r3, r4, r5
 80054b4:	429f      	cmp	r7, r3
 80054b6:	da0f      	bge.n	80054d8 <__kernel_rem_pio2+0x74>
 80054b8:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80054ba:	af76      	add	r7, sp, #472	; 0x1d8
 80054bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80054be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054c0:	1af3      	subs	r3, r6, r3
 80054c2:	429a      	cmp	r2, r3
 80054c4:	db30      	blt.n	8005528 <__kernel_rem_pio2+0xc4>
 80054c6:	ab26      	add	r3, sp, #152	; 0x98
 80054c8:	00f4      	lsls	r4, r6, #3
 80054ca:	2200      	movs	r2, #0
 80054cc:	18e4      	adds	r4, r4, r3
 80054ce:	2300      	movs	r3, #0
 80054d0:	2500      	movs	r5, #0
 80054d2:	9204      	str	r2, [sp, #16]
 80054d4:	9305      	str	r3, [sp, #20]
 80054d6:	e01e      	b.n	8005516 <__kernel_rem_pio2+0xb2>
 80054d8:	2c00      	cmp	r4, #0
 80054da:	db07      	blt.n	80054ec <__kernel_rem_pio2+0x88>
 80054dc:	9aa5      	ldr	r2, [sp, #660]	; 0x294
 80054de:	00a3      	lsls	r3, r4, #2
 80054e0:	58d0      	ldr	r0, [r2, r3]
 80054e2:	f7fc fd33 	bl	8001f4c <__aeabi_i2d>
 80054e6:	c603      	stmia	r6!, {r0, r1}
 80054e8:	3401      	adds	r4, #1
 80054ea:	e7e2      	b.n	80054b2 <__kernel_rem_pio2+0x4e>
 80054ec:	2000      	movs	r0, #0
 80054ee:	2100      	movs	r1, #0
 80054f0:	e7f9      	b.n	80054e6 <__kernel_rem_pio2+0x82>
 80054f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054f4:	00e9      	lsls	r1, r5, #3
 80054f6:	1859      	adds	r1, r3, r1
 80054f8:	6808      	ldr	r0, [r1, #0]
 80054fa:	6849      	ldr	r1, [r1, #4]
 80054fc:	6822      	ldr	r2, [r4, #0]
 80054fe:	6863      	ldr	r3, [r4, #4]
 8005500:	f7fb fef0 	bl	80012e4 <__aeabi_dmul>
 8005504:	0002      	movs	r2, r0
 8005506:	000b      	movs	r3, r1
 8005508:	9804      	ldr	r0, [sp, #16]
 800550a:	9905      	ldr	r1, [sp, #20]
 800550c:	f7fa ffac 	bl	8000468 <__aeabi_dadd>
 8005510:	9004      	str	r0, [sp, #16]
 8005512:	9105      	str	r1, [sp, #20]
 8005514:	3501      	adds	r5, #1
 8005516:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005518:	3c08      	subs	r4, #8
 800551a:	429d      	cmp	r5, r3
 800551c:	dde9      	ble.n	80054f2 <__kernel_rem_pio2+0x8e>
 800551e:	9b04      	ldr	r3, [sp, #16]
 8005520:	9c05      	ldr	r4, [sp, #20]
 8005522:	3601      	adds	r6, #1
 8005524:	c718      	stmia	r7!, {r3, r4}
 8005526:	e7c9      	b.n	80054bc <__kernel_rem_pio2+0x58>
 8005528:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800552a:	aa12      	add	r2, sp, #72	; 0x48
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	189b      	adds	r3, r3, r2
 8005530:	9310      	str	r3, [sp, #64]	; 0x40
 8005532:	9b00      	ldr	r3, [sp, #0]
 8005534:	0098      	lsls	r0, r3, #2
 8005536:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8005538:	181b      	adds	r3, r3, r0
 800553a:	930f      	str	r3, [sp, #60]	; 0x3c
 800553c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800553e:	9304      	str	r3, [sp, #16]
 8005540:	9b04      	ldr	r3, [sp, #16]
 8005542:	aa76      	add	r2, sp, #472	; 0x1d8
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	18d3      	adds	r3, r2, r3
 8005548:	681c      	ldr	r4, [r3, #0]
 800554a:	685d      	ldr	r5, [r3, #4]
 800554c:	ab12      	add	r3, sp, #72	; 0x48
 800554e:	9300      	str	r3, [sp, #0]
 8005550:	9309      	str	r3, [sp, #36]	; 0x24
 8005552:	9b04      	ldr	r3, [sp, #16]
 8005554:	9211      	str	r2, [sp, #68]	; 0x44
 8005556:	9308      	str	r3, [sp, #32]
 8005558:	9b08      	ldr	r3, [sp, #32]
 800555a:	2b00      	cmp	r3, #0
 800555c:	dc74      	bgt.n	8005648 <__kernel_rem_pio2+0x1e4>
 800555e:	0020      	movs	r0, r4
 8005560:	0029      	movs	r1, r5
 8005562:	9a02      	ldr	r2, [sp, #8]
 8005564:	f000 fda2 	bl	80060ac <scalbn>
 8005568:	23ff      	movs	r3, #255	; 0xff
 800556a:	2200      	movs	r2, #0
 800556c:	059b      	lsls	r3, r3, #22
 800556e:	0004      	movs	r4, r0
 8005570:	000d      	movs	r5, r1
 8005572:	f7fb feb7 	bl	80012e4 <__aeabi_dmul>
 8005576:	f000 fd0f 	bl	8005f98 <floor>
 800557a:	2200      	movs	r2, #0
 800557c:	4b87      	ldr	r3, [pc, #540]	; (800579c <__kernel_rem_pio2+0x338>)
 800557e:	f7fb feb1 	bl	80012e4 <__aeabi_dmul>
 8005582:	0002      	movs	r2, r0
 8005584:	000b      	movs	r3, r1
 8005586:	0020      	movs	r0, r4
 8005588:	0029      	movs	r1, r5
 800558a:	f7fc f917 	bl	80017bc <__aeabi_dsub>
 800558e:	000d      	movs	r5, r1
 8005590:	0004      	movs	r4, r0
 8005592:	f7fc fca5 	bl	8001ee0 <__aeabi_d2iz>
 8005596:	9009      	str	r0, [sp, #36]	; 0x24
 8005598:	f7fc fcd8 	bl	8001f4c <__aeabi_i2d>
 800559c:	000b      	movs	r3, r1
 800559e:	0002      	movs	r2, r0
 80055a0:	0029      	movs	r1, r5
 80055a2:	0020      	movs	r0, r4
 80055a4:	f7fc f90a 	bl	80017bc <__aeabi_dsub>
 80055a8:	9b02      	ldr	r3, [sp, #8]
 80055aa:	0006      	movs	r6, r0
 80055ac:	000f      	movs	r7, r1
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	dd74      	ble.n	800569c <__kernel_rem_pio2+0x238>
 80055b2:	2118      	movs	r1, #24
 80055b4:	9b04      	ldr	r3, [sp, #16]
 80055b6:	aa12      	add	r2, sp, #72	; 0x48
 80055b8:	3b01      	subs	r3, #1
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	589a      	ldr	r2, [r3, r2]
 80055be:	9802      	ldr	r0, [sp, #8]
 80055c0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80055c2:	1a09      	subs	r1, r1, r0
 80055c4:	0010      	movs	r0, r2
 80055c6:	4108      	asrs	r0, r1
 80055c8:	1824      	adds	r4, r4, r0
 80055ca:	4088      	lsls	r0, r1
 80055cc:	a912      	add	r1, sp, #72	; 0x48
 80055ce:	1a12      	subs	r2, r2, r0
 80055d0:	505a      	str	r2, [r3, r1]
 80055d2:	2317      	movs	r3, #23
 80055d4:	9902      	ldr	r1, [sp, #8]
 80055d6:	9409      	str	r4, [sp, #36]	; 0x24
 80055d8:	1a5b      	subs	r3, r3, r1
 80055da:	411a      	asrs	r2, r3
 80055dc:	9208      	str	r2, [sp, #32]
 80055de:	9b08      	ldr	r3, [sp, #32]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	dd6d      	ble.n	80056c0 <__kernel_rem_pio2+0x25c>
 80055e4:	2200      	movs	r2, #0
 80055e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055e8:	2080      	movs	r0, #128	; 0x80
 80055ea:	3301      	adds	r3, #1
 80055ec:	9309      	str	r3, [sp, #36]	; 0x24
 80055ee:	4b6c      	ldr	r3, [pc, #432]	; (80057a0 <__kernel_rem_pio2+0x33c>)
 80055f0:	0014      	movs	r4, r2
 80055f2:	469c      	mov	ip, r3
 80055f4:	2501      	movs	r5, #1
 80055f6:	0440      	lsls	r0, r0, #17
 80055f8:	9b04      	ldr	r3, [sp, #16]
 80055fa:	4293      	cmp	r3, r2
 80055fc:	dd00      	ble.n	8005600 <__kernel_rem_pio2+0x19c>
 80055fe:	e099      	b.n	8005734 <__kernel_rem_pio2+0x2d0>
 8005600:	9b02      	ldr	r3, [sp, #8]
 8005602:	2b00      	cmp	r3, #0
 8005604:	dd05      	ble.n	8005612 <__kernel_rem_pio2+0x1ae>
 8005606:	2b01      	cmp	r3, #1
 8005608:	d100      	bne.n	800560c <__kernel_rem_pio2+0x1a8>
 800560a:	e0a9      	b.n	8005760 <__kernel_rem_pio2+0x2fc>
 800560c:	2b02      	cmp	r3, #2
 800560e:	d100      	bne.n	8005612 <__kernel_rem_pio2+0x1ae>
 8005610:	e0b1      	b.n	8005776 <__kernel_rem_pio2+0x312>
 8005612:	9b08      	ldr	r3, [sp, #32]
 8005614:	2b02      	cmp	r3, #2
 8005616:	d153      	bne.n	80056c0 <__kernel_rem_pio2+0x25c>
 8005618:	0032      	movs	r2, r6
 800561a:	003b      	movs	r3, r7
 800561c:	2000      	movs	r0, #0
 800561e:	4961      	ldr	r1, [pc, #388]	; (80057a4 <__kernel_rem_pio2+0x340>)
 8005620:	f7fc f8cc 	bl	80017bc <__aeabi_dsub>
 8005624:	0006      	movs	r6, r0
 8005626:	000f      	movs	r7, r1
 8005628:	2c00      	cmp	r4, #0
 800562a:	d049      	beq.n	80056c0 <__kernel_rem_pio2+0x25c>
 800562c:	9a02      	ldr	r2, [sp, #8]
 800562e:	2000      	movs	r0, #0
 8005630:	495c      	ldr	r1, [pc, #368]	; (80057a4 <__kernel_rem_pio2+0x340>)
 8005632:	f000 fd3b 	bl	80060ac <scalbn>
 8005636:	0002      	movs	r2, r0
 8005638:	000b      	movs	r3, r1
 800563a:	0030      	movs	r0, r6
 800563c:	0039      	movs	r1, r7
 800563e:	f7fc f8bd 	bl	80017bc <__aeabi_dsub>
 8005642:	0006      	movs	r6, r0
 8005644:	000f      	movs	r7, r1
 8005646:	e03b      	b.n	80056c0 <__kernel_rem_pio2+0x25c>
 8005648:	2200      	movs	r2, #0
 800564a:	4b57      	ldr	r3, [pc, #348]	; (80057a8 <__kernel_rem_pio2+0x344>)
 800564c:	0020      	movs	r0, r4
 800564e:	0029      	movs	r1, r5
 8005650:	f7fb fe48 	bl	80012e4 <__aeabi_dmul>
 8005654:	f7fc fc44 	bl	8001ee0 <__aeabi_d2iz>
 8005658:	f7fc fc78 	bl	8001f4c <__aeabi_i2d>
 800565c:	2200      	movs	r2, #0
 800565e:	4b53      	ldr	r3, [pc, #332]	; (80057ac <__kernel_rem_pio2+0x348>)
 8005660:	0006      	movs	r6, r0
 8005662:	000f      	movs	r7, r1
 8005664:	f7fb fe3e 	bl	80012e4 <__aeabi_dmul>
 8005668:	0002      	movs	r2, r0
 800566a:	000b      	movs	r3, r1
 800566c:	0020      	movs	r0, r4
 800566e:	0029      	movs	r1, r5
 8005670:	f7fc f8a4 	bl	80017bc <__aeabi_dsub>
 8005674:	f7fc fc34 	bl	8001ee0 <__aeabi_d2iz>
 8005678:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800567a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800567c:	c301      	stmia	r3!, {r0}
 800567e:	9309      	str	r3, [sp, #36]	; 0x24
 8005680:	9b08      	ldr	r3, [sp, #32]
 8005682:	0030      	movs	r0, r6
 8005684:	3b01      	subs	r3, #1
 8005686:	9308      	str	r3, [sp, #32]
 8005688:	00db      	lsls	r3, r3, #3
 800568a:	18d3      	adds	r3, r2, r3
 800568c:	0039      	movs	r1, r7
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f7fa fee9 	bl	8000468 <__aeabi_dadd>
 8005696:	0004      	movs	r4, r0
 8005698:	000d      	movs	r5, r1
 800569a:	e75d      	b.n	8005558 <__kernel_rem_pio2+0xf4>
 800569c:	9b02      	ldr	r3, [sp, #8]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d107      	bne.n	80056b2 <__kernel_rem_pio2+0x24e>
 80056a2:	9b04      	ldr	r3, [sp, #16]
 80056a4:	aa12      	add	r2, sp, #72	; 0x48
 80056a6:	3b01      	subs	r3, #1
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	5898      	ldr	r0, [r3, r2]
 80056ac:	15c3      	asrs	r3, r0, #23
 80056ae:	9308      	str	r3, [sp, #32]
 80056b0:	e795      	b.n	80055de <__kernel_rem_pio2+0x17a>
 80056b2:	2200      	movs	r2, #0
 80056b4:	4b3e      	ldr	r3, [pc, #248]	; (80057b0 <__kernel_rem_pio2+0x34c>)
 80056b6:	f7fa fecd 	bl	8000454 <__aeabi_dcmpge>
 80056ba:	2800      	cmp	r0, #0
 80056bc:	d137      	bne.n	800572e <__kernel_rem_pio2+0x2ca>
 80056be:	9008      	str	r0, [sp, #32]
 80056c0:	2200      	movs	r2, #0
 80056c2:	2300      	movs	r3, #0
 80056c4:	0030      	movs	r0, r6
 80056c6:	0039      	movs	r1, r7
 80056c8:	f7fa fea0 	bl	800040c <__aeabi_dcmpeq>
 80056cc:	2800      	cmp	r0, #0
 80056ce:	d100      	bne.n	80056d2 <__kernel_rem_pio2+0x26e>
 80056d0:	e0b9      	b.n	8005846 <__kernel_rem_pio2+0x3e2>
 80056d2:	2200      	movs	r2, #0
 80056d4:	9b04      	ldr	r3, [sp, #16]
 80056d6:	3b01      	subs	r3, #1
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	990a      	ldr	r1, [sp, #40]	; 0x28
 80056dc:	428b      	cmp	r3, r1
 80056de:	da53      	bge.n	8005788 <__kernel_rem_pio2+0x324>
 80056e0:	2a00      	cmp	r2, #0
 80056e2:	d100      	bne.n	80056e6 <__kernel_rem_pio2+0x282>
 80056e4:	e095      	b.n	8005812 <__kernel_rem_pio2+0x3ae>
 80056e6:	9b02      	ldr	r3, [sp, #8]
 80056e8:	aa12      	add	r2, sp, #72	; 0x48
 80056ea:	3b18      	subs	r3, #24
 80056ec:	9302      	str	r3, [sp, #8]
 80056ee:	9b00      	ldr	r3, [sp, #0]
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	589b      	ldr	r3, [r3, r2]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d100      	bne.n	80056fa <__kernel_rem_pio2+0x296>
 80056f8:	e0a1      	b.n	800583e <__kernel_rem_pio2+0x3da>
 80056fa:	2000      	movs	r0, #0
 80056fc:	9a02      	ldr	r2, [sp, #8]
 80056fe:	4929      	ldr	r1, [pc, #164]	; (80057a4 <__kernel_rem_pio2+0x340>)
 8005700:	f000 fcd4 	bl	80060ac <scalbn>
 8005704:	0006      	movs	r6, r0
 8005706:	000f      	movs	r7, r1
 8005708:	9c00      	ldr	r4, [sp, #0]
 800570a:	2c00      	cmp	r4, #0
 800570c:	db00      	blt.n	8005710 <__kernel_rem_pio2+0x2ac>
 800570e:	e0d9      	b.n	80058c4 <__kernel_rem_pio2+0x460>
 8005710:	9c00      	ldr	r4, [sp, #0]
 8005712:	2c00      	cmp	r4, #0
 8005714:	da00      	bge.n	8005718 <__kernel_rem_pio2+0x2b4>
 8005716:	e10c      	b.n	8005932 <__kernel_rem_pio2+0x4ce>
 8005718:	ab76      	add	r3, sp, #472	; 0x1d8
 800571a:	00e6      	lsls	r6, r4, #3
 800571c:	2200      	movs	r2, #0
 800571e:	18f6      	adds	r6, r6, r3
 8005720:	2300      	movs	r3, #0
 8005722:	9202      	str	r2, [sp, #8]
 8005724:	9303      	str	r3, [sp, #12]
 8005726:	9b00      	ldr	r3, [sp, #0]
 8005728:	2500      	movs	r5, #0
 800572a:	1b1f      	subs	r7, r3, r4
 800572c:	e0f3      	b.n	8005916 <__kernel_rem_pio2+0x4b2>
 800572e:	2302      	movs	r3, #2
 8005730:	9308      	str	r3, [sp, #32]
 8005732:	e757      	b.n	80055e4 <__kernel_rem_pio2+0x180>
 8005734:	9b00      	ldr	r3, [sp, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	2c00      	cmp	r4, #0
 800573a:	d10b      	bne.n	8005754 <__kernel_rem_pio2+0x2f0>
 800573c:	2b00      	cmp	r3, #0
 800573e:	d003      	beq.n	8005748 <__kernel_rem_pio2+0x2e4>
 8005740:	9c00      	ldr	r4, [sp, #0]
 8005742:	1ac3      	subs	r3, r0, r3
 8005744:	6023      	str	r3, [r4, #0]
 8005746:	002b      	movs	r3, r5
 8005748:	9c00      	ldr	r4, [sp, #0]
 800574a:	3201      	adds	r2, #1
 800574c:	3404      	adds	r4, #4
 800574e:	9400      	str	r4, [sp, #0]
 8005750:	001c      	movs	r4, r3
 8005752:	e751      	b.n	80055f8 <__kernel_rem_pio2+0x194>
 8005754:	4661      	mov	r1, ip
 8005756:	1acb      	subs	r3, r1, r3
 8005758:	9900      	ldr	r1, [sp, #0]
 800575a:	600b      	str	r3, [r1, #0]
 800575c:	0023      	movs	r3, r4
 800575e:	e7f3      	b.n	8005748 <__kernel_rem_pio2+0x2e4>
 8005760:	9b04      	ldr	r3, [sp, #16]
 8005762:	aa12      	add	r2, sp, #72	; 0x48
 8005764:	3b01      	subs	r3, #1
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	589a      	ldr	r2, [r3, r2]
 800576a:	9200      	str	r2, [sp, #0]
 800576c:	0252      	lsls	r2, r2, #9
 800576e:	0a52      	lsrs	r2, r2, #9
 8005770:	a912      	add	r1, sp, #72	; 0x48
 8005772:	505a      	str	r2, [r3, r1]
 8005774:	e74d      	b.n	8005612 <__kernel_rem_pio2+0x1ae>
 8005776:	9b04      	ldr	r3, [sp, #16]
 8005778:	aa12      	add	r2, sp, #72	; 0x48
 800577a:	3b01      	subs	r3, #1
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	589a      	ldr	r2, [r3, r2]
 8005780:	9200      	str	r2, [sp, #0]
 8005782:	0292      	lsls	r2, r2, #10
 8005784:	0a92      	lsrs	r2, r2, #10
 8005786:	e7f3      	b.n	8005770 <__kernel_rem_pio2+0x30c>
 8005788:	0099      	lsls	r1, r3, #2
 800578a:	a812      	add	r0, sp, #72	; 0x48
 800578c:	5809      	ldr	r1, [r1, r0]
 800578e:	3b01      	subs	r3, #1
 8005790:	430a      	orrs	r2, r1
 8005792:	e7a2      	b.n	80056da <__kernel_rem_pio2+0x276>
 8005794:	fffffd84 	.word	0xfffffd84
 8005798:	080064a0 	.word	0x080064a0
 800579c:	40200000 	.word	0x40200000
 80057a0:	00ffffff 	.word	0x00ffffff
 80057a4:	3ff00000 	.word	0x3ff00000
 80057a8:	3e700000 	.word	0x3e700000
 80057ac:	41700000 	.word	0x41700000
 80057b0:	3fe00000 	.word	0x3fe00000
 80057b4:	3301      	adds	r3, #1
 80057b6:	9910      	ldr	r1, [sp, #64]	; 0x40
 80057b8:	009a      	lsls	r2, r3, #2
 80057ba:	4252      	negs	r2, r2
 80057bc:	588a      	ldr	r2, [r1, r2]
 80057be:	2a00      	cmp	r2, #0
 80057c0:	d0f8      	beq.n	80057b4 <__kernel_rem_pio2+0x350>
 80057c2:	9a04      	ldr	r2, [sp, #16]
 80057c4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80057c6:	1c57      	adds	r7, r2, #1
 80057c8:	1854      	adds	r4, r2, r1
 80057ca:	00e4      	lsls	r4, r4, #3
 80057cc:	aa26      	add	r2, sp, #152	; 0x98
 80057ce:	1914      	adds	r4, r2, r4
 80057d0:	9a04      	ldr	r2, [sp, #16]
 80057d2:	18d3      	adds	r3, r2, r3
 80057d4:	9304      	str	r3, [sp, #16]
 80057d6:	9b04      	ldr	r3, [sp, #16]
 80057d8:	42bb      	cmp	r3, r7
 80057da:	da00      	bge.n	80057de <__kernel_rem_pio2+0x37a>
 80057dc:	e6b0      	b.n	8005540 <__kernel_rem_pio2+0xdc>
 80057de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80057e0:	00bb      	lsls	r3, r7, #2
 80057e2:	58d0      	ldr	r0, [r2, r3]
 80057e4:	f7fc fbb2 	bl	8001f4c <__aeabi_i2d>
 80057e8:	2200      	movs	r2, #0
 80057ea:	2300      	movs	r3, #0
 80057ec:	0026      	movs	r6, r4
 80057ee:	2500      	movs	r5, #0
 80057f0:	6020      	str	r0, [r4, #0]
 80057f2:	6061      	str	r1, [r4, #4]
 80057f4:	9200      	str	r2, [sp, #0]
 80057f6:	9301      	str	r3, [sp, #4]
 80057f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057fa:	429d      	cmp	r5, r3
 80057fc:	dd0b      	ble.n	8005816 <__kernel_rem_pio2+0x3b2>
 80057fe:	00fb      	lsls	r3, r7, #3
 8005800:	aa76      	add	r2, sp, #472	; 0x1d8
 8005802:	18d3      	adds	r3, r2, r3
 8005804:	3701      	adds	r7, #1
 8005806:	9900      	ldr	r1, [sp, #0]
 8005808:	9a01      	ldr	r2, [sp, #4]
 800580a:	3408      	adds	r4, #8
 800580c:	6019      	str	r1, [r3, #0]
 800580e:	605a      	str	r2, [r3, #4]
 8005810:	e7e1      	b.n	80057d6 <__kernel_rem_pio2+0x372>
 8005812:	2301      	movs	r3, #1
 8005814:	e7cf      	b.n	80057b6 <__kernel_rem_pio2+0x352>
 8005816:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005818:	00e9      	lsls	r1, r5, #3
 800581a:	1859      	adds	r1, r3, r1
 800581c:	6808      	ldr	r0, [r1, #0]
 800581e:	6849      	ldr	r1, [r1, #4]
 8005820:	6832      	ldr	r2, [r6, #0]
 8005822:	6873      	ldr	r3, [r6, #4]
 8005824:	f7fb fd5e 	bl	80012e4 <__aeabi_dmul>
 8005828:	0002      	movs	r2, r0
 800582a:	000b      	movs	r3, r1
 800582c:	9800      	ldr	r0, [sp, #0]
 800582e:	9901      	ldr	r1, [sp, #4]
 8005830:	f7fa fe1a 	bl	8000468 <__aeabi_dadd>
 8005834:	3501      	adds	r5, #1
 8005836:	9000      	str	r0, [sp, #0]
 8005838:	9101      	str	r1, [sp, #4]
 800583a:	3e08      	subs	r6, #8
 800583c:	e7dc      	b.n	80057f8 <__kernel_rem_pio2+0x394>
 800583e:	9b00      	ldr	r3, [sp, #0]
 8005840:	3b01      	subs	r3, #1
 8005842:	9300      	str	r3, [sp, #0]
 8005844:	e74f      	b.n	80056e6 <__kernel_rem_pio2+0x282>
 8005846:	9b02      	ldr	r3, [sp, #8]
 8005848:	0030      	movs	r0, r6
 800584a:	425a      	negs	r2, r3
 800584c:	0039      	movs	r1, r7
 800584e:	f000 fc2d 	bl	80060ac <scalbn>
 8005852:	2200      	movs	r2, #0
 8005854:	4bb5      	ldr	r3, [pc, #724]	; (8005b2c <__kernel_rem_pio2+0x6c8>)
 8005856:	0004      	movs	r4, r0
 8005858:	000d      	movs	r5, r1
 800585a:	f7fa fdfb 	bl	8000454 <__aeabi_dcmpge>
 800585e:	2800      	cmp	r0, #0
 8005860:	d025      	beq.n	80058ae <__kernel_rem_pio2+0x44a>
 8005862:	2200      	movs	r2, #0
 8005864:	4bb2      	ldr	r3, [pc, #712]	; (8005b30 <__kernel_rem_pio2+0x6cc>)
 8005866:	0020      	movs	r0, r4
 8005868:	0029      	movs	r1, r5
 800586a:	f7fb fd3b 	bl	80012e4 <__aeabi_dmul>
 800586e:	f7fc fb37 	bl	8001ee0 <__aeabi_d2iz>
 8005872:	9b04      	ldr	r3, [sp, #16]
 8005874:	0006      	movs	r6, r0
 8005876:	009f      	lsls	r7, r3, #2
 8005878:	f7fc fb68 	bl	8001f4c <__aeabi_i2d>
 800587c:	2200      	movs	r2, #0
 800587e:	4bab      	ldr	r3, [pc, #684]	; (8005b2c <__kernel_rem_pio2+0x6c8>)
 8005880:	f7fb fd30 	bl	80012e4 <__aeabi_dmul>
 8005884:	0002      	movs	r2, r0
 8005886:	000b      	movs	r3, r1
 8005888:	0020      	movs	r0, r4
 800588a:	0029      	movs	r1, r5
 800588c:	f7fb ff96 	bl	80017bc <__aeabi_dsub>
 8005890:	f7fc fb26 	bl	8001ee0 <__aeabi_d2iz>
 8005894:	ab12      	add	r3, sp, #72	; 0x48
 8005896:	51d8      	str	r0, [r3, r7]
 8005898:	9b04      	ldr	r3, [sp, #16]
 800589a:	aa12      	add	r2, sp, #72	; 0x48
 800589c:	3301      	adds	r3, #1
 800589e:	9300      	str	r3, [sp, #0]
 80058a0:	9b02      	ldr	r3, [sp, #8]
 80058a2:	3318      	adds	r3, #24
 80058a4:	9302      	str	r3, [sp, #8]
 80058a6:	9b00      	ldr	r3, [sp, #0]
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	509e      	str	r6, [r3, r2]
 80058ac:	e725      	b.n	80056fa <__kernel_rem_pio2+0x296>
 80058ae:	9b04      	ldr	r3, [sp, #16]
 80058b0:	0020      	movs	r0, r4
 80058b2:	0029      	movs	r1, r5
 80058b4:	009e      	lsls	r6, r3, #2
 80058b6:	f7fc fb13 	bl	8001ee0 <__aeabi_d2iz>
 80058ba:	ab12      	add	r3, sp, #72	; 0x48
 80058bc:	5198      	str	r0, [r3, r6]
 80058be:	9b04      	ldr	r3, [sp, #16]
 80058c0:	9300      	str	r3, [sp, #0]
 80058c2:	e71a      	b.n	80056fa <__kernel_rem_pio2+0x296>
 80058c4:	00e5      	lsls	r5, r4, #3
 80058c6:	ab76      	add	r3, sp, #472	; 0x1d8
 80058c8:	aa12      	add	r2, sp, #72	; 0x48
 80058ca:	195d      	adds	r5, r3, r5
 80058cc:	00a3      	lsls	r3, r4, #2
 80058ce:	5898      	ldr	r0, [r3, r2]
 80058d0:	f7fc fb3c 	bl	8001f4c <__aeabi_i2d>
 80058d4:	0032      	movs	r2, r6
 80058d6:	003b      	movs	r3, r7
 80058d8:	f7fb fd04 	bl	80012e4 <__aeabi_dmul>
 80058dc:	2200      	movs	r2, #0
 80058de:	6028      	str	r0, [r5, #0]
 80058e0:	6069      	str	r1, [r5, #4]
 80058e2:	4b93      	ldr	r3, [pc, #588]	; (8005b30 <__kernel_rem_pio2+0x6cc>)
 80058e4:	0030      	movs	r0, r6
 80058e6:	0039      	movs	r1, r7
 80058e8:	f7fb fcfc 	bl	80012e4 <__aeabi_dmul>
 80058ec:	3c01      	subs	r4, #1
 80058ee:	0006      	movs	r6, r0
 80058f0:	000f      	movs	r7, r1
 80058f2:	e70a      	b.n	800570a <__kernel_rem_pio2+0x2a6>
 80058f4:	4b8f      	ldr	r3, [pc, #572]	; (8005b34 <__kernel_rem_pio2+0x6d0>)
 80058f6:	00e9      	lsls	r1, r5, #3
 80058f8:	1859      	adds	r1, r3, r1
 80058fa:	6808      	ldr	r0, [r1, #0]
 80058fc:	6849      	ldr	r1, [r1, #4]
 80058fe:	ce0c      	ldmia	r6!, {r2, r3}
 8005900:	f7fb fcf0 	bl	80012e4 <__aeabi_dmul>
 8005904:	0002      	movs	r2, r0
 8005906:	000b      	movs	r3, r1
 8005908:	9802      	ldr	r0, [sp, #8]
 800590a:	9903      	ldr	r1, [sp, #12]
 800590c:	f7fa fdac 	bl	8000468 <__aeabi_dadd>
 8005910:	9002      	str	r0, [sp, #8]
 8005912:	9103      	str	r1, [sp, #12]
 8005914:	3501      	adds	r5, #1
 8005916:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005918:	429d      	cmp	r5, r3
 800591a:	dc01      	bgt.n	8005920 <__kernel_rem_pio2+0x4bc>
 800591c:	42bd      	cmp	r5, r7
 800591e:	dde9      	ble.n	80058f4 <__kernel_rem_pio2+0x490>
 8005920:	ab4e      	add	r3, sp, #312	; 0x138
 8005922:	00ff      	lsls	r7, r7, #3
 8005924:	19df      	adds	r7, r3, r7
 8005926:	3c01      	subs	r4, #1
 8005928:	9a02      	ldr	r2, [sp, #8]
 800592a:	9b03      	ldr	r3, [sp, #12]
 800592c:	603a      	str	r2, [r7, #0]
 800592e:	607b      	str	r3, [r7, #4]
 8005930:	e6ef      	b.n	8005712 <__kernel_rem_pio2+0x2ae>
 8005932:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8005934:	2b02      	cmp	r3, #2
 8005936:	dc0e      	bgt.n	8005956 <__kernel_rem_pio2+0x4f2>
 8005938:	2b00      	cmp	r3, #0
 800593a:	dd00      	ble.n	800593e <__kernel_rem_pio2+0x4da>
 800593c:	e08c      	b.n	8005a58 <__kernel_rem_pio2+0x5f4>
 800593e:	2500      	movs	r5, #0
 8005940:	002c      	movs	r4, r5
 8005942:	42ab      	cmp	r3, r5
 8005944:	d046      	beq.n	80059d4 <__kernel_rem_pio2+0x570>
 8005946:	2007      	movs	r0, #7
 8005948:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800594a:	4003      	ands	r3, r0
 800594c:	0018      	movs	r0, r3
 800594e:	239f      	movs	r3, #159	; 0x9f
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	449d      	add	sp, r3
 8005954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005956:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8005958:	2b03      	cmp	r3, #3
 800595a:	d1f4      	bne.n	8005946 <__kernel_rem_pio2+0x4e2>
 800595c:	9b00      	ldr	r3, [sp, #0]
 800595e:	00dc      	lsls	r4, r3, #3
 8005960:	ab4e      	add	r3, sp, #312	; 0x138
 8005962:	191c      	adds	r4, r3, r4
 8005964:	0025      	movs	r5, r4
 8005966:	9b00      	ldr	r3, [sp, #0]
 8005968:	9302      	str	r3, [sp, #8]
 800596a:	9b02      	ldr	r3, [sp, #8]
 800596c:	3d08      	subs	r5, #8
 800596e:	2b00      	cmp	r3, #0
 8005970:	dd00      	ble.n	8005974 <__kernel_rem_pio2+0x510>
 8005972:	e07f      	b.n	8005a74 <__kernel_rem_pio2+0x610>
 8005974:	9d00      	ldr	r5, [sp, #0]
 8005976:	3c08      	subs	r4, #8
 8005978:	2d01      	cmp	r5, #1
 800597a:	dd00      	ble.n	800597e <__kernel_rem_pio2+0x51a>
 800597c:	e09c      	b.n	8005ab8 <__kernel_rem_pio2+0x654>
 800597e:	2400      	movs	r4, #0
 8005980:	0021      	movs	r1, r4
 8005982:	9b00      	ldr	r3, [sp, #0]
 8005984:	2b01      	cmp	r3, #1
 8005986:	dd00      	ble.n	800598a <__kernel_rem_pio2+0x526>
 8005988:	e0b4      	b.n	8005af4 <__kernel_rem_pio2+0x690>
 800598a:	9b08      	ldr	r3, [sp, #32]
 800598c:	9f4e      	ldr	r7, [sp, #312]	; 0x138
 800598e:	9e4f      	ldr	r6, [sp, #316]	; 0x13c
 8005990:	9d50      	ldr	r5, [sp, #320]	; 0x140
 8005992:	9851      	ldr	r0, [sp, #324]	; 0x144
 8005994:	2b00      	cmp	r3, #0
 8005996:	d000      	beq.n	800599a <__kernel_rem_pio2+0x536>
 8005998:	e0ba      	b.n	8005b10 <__kernel_rem_pio2+0x6ac>
 800599a:	0033      	movs	r3, r6
 800599c:	003a      	movs	r2, r7
 800599e:	9e07      	ldr	r6, [sp, #28]
 80059a0:	6032      	str	r2, [r6, #0]
 80059a2:	6073      	str	r3, [r6, #4]
 80059a4:	002a      	movs	r2, r5
 80059a6:	0003      	movs	r3, r0
 80059a8:	60b2      	str	r2, [r6, #8]
 80059aa:	60f3      	str	r3, [r6, #12]
 80059ac:	0022      	movs	r2, r4
 80059ae:	000b      	movs	r3, r1
 80059b0:	6132      	str	r2, [r6, #16]
 80059b2:	6173      	str	r3, [r6, #20]
 80059b4:	e7c7      	b.n	8005946 <__kernel_rem_pio2+0x4e2>
 80059b6:	9b00      	ldr	r3, [sp, #0]
 80059b8:	aa4e      	add	r2, sp, #312	; 0x138
 80059ba:	00db      	lsls	r3, r3, #3
 80059bc:	18d3      	adds	r3, r2, r3
 80059be:	0028      	movs	r0, r5
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	0021      	movs	r1, r4
 80059c6:	f7fa fd4f 	bl	8000468 <__aeabi_dadd>
 80059ca:	0005      	movs	r5, r0
 80059cc:	000c      	movs	r4, r1
 80059ce:	9b00      	ldr	r3, [sp, #0]
 80059d0:	3b01      	subs	r3, #1
 80059d2:	9300      	str	r3, [sp, #0]
 80059d4:	9b00      	ldr	r3, [sp, #0]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	daed      	bge.n	80059b6 <__kernel_rem_pio2+0x552>
 80059da:	9b08      	ldr	r3, [sp, #32]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d002      	beq.n	80059e6 <__kernel_rem_pio2+0x582>
 80059e0:	2380      	movs	r3, #128	; 0x80
 80059e2:	061b      	lsls	r3, r3, #24
 80059e4:	18e4      	adds	r4, r4, r3
 80059e6:	002a      	movs	r2, r5
 80059e8:	0023      	movs	r3, r4
 80059ea:	9907      	ldr	r1, [sp, #28]
 80059ec:	600a      	str	r2, [r1, #0]
 80059ee:	604b      	str	r3, [r1, #4]
 80059f0:	e7a9      	b.n	8005946 <__kernel_rem_pio2+0x4e2>
 80059f2:	00e3      	lsls	r3, r4, #3
 80059f4:	aa4e      	add	r2, sp, #312	; 0x138
 80059f6:	18d3      	adds	r3, r2, r3
 80059f8:	0030      	movs	r0, r6
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	0029      	movs	r1, r5
 8005a00:	f7fa fd32 	bl	8000468 <__aeabi_dadd>
 8005a04:	0006      	movs	r6, r0
 8005a06:	000d      	movs	r5, r1
 8005a08:	3c01      	subs	r4, #1
 8005a0a:	2c00      	cmp	r4, #0
 8005a0c:	daf1      	bge.n	80059f2 <__kernel_rem_pio2+0x58e>
 8005a0e:	9b08      	ldr	r3, [sp, #32]
 8005a10:	0029      	movs	r1, r5
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d002      	beq.n	8005a1c <__kernel_rem_pio2+0x5b8>
 8005a16:	2380      	movs	r3, #128	; 0x80
 8005a18:	061b      	lsls	r3, r3, #24
 8005a1a:	18e9      	adds	r1, r5, r3
 8005a1c:	0032      	movs	r2, r6
 8005a1e:	000b      	movs	r3, r1
 8005a20:	9907      	ldr	r1, [sp, #28]
 8005a22:	2401      	movs	r4, #1
 8005a24:	600a      	str	r2, [r1, #0]
 8005a26:	604b      	str	r3, [r1, #4]
 8005a28:	984e      	ldr	r0, [sp, #312]	; 0x138
 8005a2a:	994f      	ldr	r1, [sp, #316]	; 0x13c
 8005a2c:	002b      	movs	r3, r5
 8005a2e:	f7fb fec5 	bl	80017bc <__aeabi_dsub>
 8005a32:	0007      	movs	r7, r0
 8005a34:	000e      	movs	r6, r1
 8005a36:	ad4e      	add	r5, sp, #312	; 0x138
 8005a38:	9b00      	ldr	r3, [sp, #0]
 8005a3a:	3508      	adds	r5, #8
 8005a3c:	42a3      	cmp	r3, r4
 8005a3e:	da0f      	bge.n	8005a60 <__kernel_rem_pio2+0x5fc>
 8005a40:	9b08      	ldr	r3, [sp, #32]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d002      	beq.n	8005a4c <__kernel_rem_pio2+0x5e8>
 8005a46:	2380      	movs	r3, #128	; 0x80
 8005a48:	061b      	lsls	r3, r3, #24
 8005a4a:	18f6      	adds	r6, r6, r3
 8005a4c:	003a      	movs	r2, r7
 8005a4e:	0033      	movs	r3, r6
 8005a50:	9907      	ldr	r1, [sp, #28]
 8005a52:	608a      	str	r2, [r1, #8]
 8005a54:	60cb      	str	r3, [r1, #12]
 8005a56:	e776      	b.n	8005946 <__kernel_rem_pio2+0x4e2>
 8005a58:	2600      	movs	r6, #0
 8005a5a:	9c00      	ldr	r4, [sp, #0]
 8005a5c:	0035      	movs	r5, r6
 8005a5e:	e7d4      	b.n	8005a0a <__kernel_rem_pio2+0x5a6>
 8005a60:	0038      	movs	r0, r7
 8005a62:	682a      	ldr	r2, [r5, #0]
 8005a64:	686b      	ldr	r3, [r5, #4]
 8005a66:	0031      	movs	r1, r6
 8005a68:	f7fa fcfe 	bl	8000468 <__aeabi_dadd>
 8005a6c:	3401      	adds	r4, #1
 8005a6e:	0007      	movs	r7, r0
 8005a70:	000e      	movs	r6, r1
 8005a72:	e7e1      	b.n	8005a38 <__kernel_rem_pio2+0x5d4>
 8005a74:	9b02      	ldr	r3, [sp, #8]
 8005a76:	68ae      	ldr	r6, [r5, #8]
 8005a78:	68ef      	ldr	r7, [r5, #12]
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	9302      	str	r3, [sp, #8]
 8005a7e:	682a      	ldr	r2, [r5, #0]
 8005a80:	686b      	ldr	r3, [r5, #4]
 8005a82:	9204      	str	r2, [sp, #16]
 8005a84:	9305      	str	r3, [sp, #20]
 8005a86:	9804      	ldr	r0, [sp, #16]
 8005a88:	9905      	ldr	r1, [sp, #20]
 8005a8a:	0032      	movs	r2, r6
 8005a8c:	003b      	movs	r3, r7
 8005a8e:	f7fa fceb 	bl	8000468 <__aeabi_dadd>
 8005a92:	0002      	movs	r2, r0
 8005a94:	000b      	movs	r3, r1
 8005a96:	900a      	str	r0, [sp, #40]	; 0x28
 8005a98:	910b      	str	r1, [sp, #44]	; 0x2c
 8005a9a:	9804      	ldr	r0, [sp, #16]
 8005a9c:	9905      	ldr	r1, [sp, #20]
 8005a9e:	f7fb fe8d 	bl	80017bc <__aeabi_dsub>
 8005aa2:	0032      	movs	r2, r6
 8005aa4:	003b      	movs	r3, r7
 8005aa6:	f7fa fcdf 	bl	8000468 <__aeabi_dadd>
 8005aaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005aac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005aae:	60a8      	str	r0, [r5, #8]
 8005ab0:	60e9      	str	r1, [r5, #12]
 8005ab2:	602a      	str	r2, [r5, #0]
 8005ab4:	606b      	str	r3, [r5, #4]
 8005ab6:	e758      	b.n	800596a <__kernel_rem_pio2+0x506>
 8005ab8:	6826      	ldr	r6, [r4, #0]
 8005aba:	6867      	ldr	r7, [r4, #4]
 8005abc:	68a2      	ldr	r2, [r4, #8]
 8005abe:	68e3      	ldr	r3, [r4, #12]
 8005ac0:	0030      	movs	r0, r6
 8005ac2:	0039      	movs	r1, r7
 8005ac4:	9202      	str	r2, [sp, #8]
 8005ac6:	9303      	str	r3, [sp, #12]
 8005ac8:	f7fa fcce 	bl	8000468 <__aeabi_dadd>
 8005acc:	0002      	movs	r2, r0
 8005ace:	000b      	movs	r3, r1
 8005ad0:	9004      	str	r0, [sp, #16]
 8005ad2:	9105      	str	r1, [sp, #20]
 8005ad4:	0030      	movs	r0, r6
 8005ad6:	0039      	movs	r1, r7
 8005ad8:	f7fb fe70 	bl	80017bc <__aeabi_dsub>
 8005adc:	9a02      	ldr	r2, [sp, #8]
 8005ade:	9b03      	ldr	r3, [sp, #12]
 8005ae0:	f7fa fcc2 	bl	8000468 <__aeabi_dadd>
 8005ae4:	9a04      	ldr	r2, [sp, #16]
 8005ae6:	9b05      	ldr	r3, [sp, #20]
 8005ae8:	60a0      	str	r0, [r4, #8]
 8005aea:	60e1      	str	r1, [r4, #12]
 8005aec:	6022      	str	r2, [r4, #0]
 8005aee:	6063      	str	r3, [r4, #4]
 8005af0:	3d01      	subs	r5, #1
 8005af2:	e740      	b.n	8005976 <__kernel_rem_pio2+0x512>
 8005af4:	9b00      	ldr	r3, [sp, #0]
 8005af6:	aa4e      	add	r2, sp, #312	; 0x138
 8005af8:	00db      	lsls	r3, r3, #3
 8005afa:	18d3      	adds	r3, r2, r3
 8005afc:	0020      	movs	r0, r4
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f7fa fcb1 	bl	8000468 <__aeabi_dadd>
 8005b06:	9b00      	ldr	r3, [sp, #0]
 8005b08:	0004      	movs	r4, r0
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	e738      	b.n	8005982 <__kernel_rem_pio2+0x51e>
 8005b10:	9b07      	ldr	r3, [sp, #28]
 8005b12:	9a07      	ldr	r2, [sp, #28]
 8005b14:	601f      	str	r7, [r3, #0]
 8005b16:	2380      	movs	r3, #128	; 0x80
 8005b18:	061b      	lsls	r3, r3, #24
 8005b1a:	18f6      	adds	r6, r6, r3
 8005b1c:	18c0      	adds	r0, r0, r3
 8005b1e:	18c9      	adds	r1, r1, r3
 8005b20:	6056      	str	r6, [r2, #4]
 8005b22:	6095      	str	r5, [r2, #8]
 8005b24:	60d0      	str	r0, [r2, #12]
 8005b26:	6114      	str	r4, [r2, #16]
 8005b28:	6151      	str	r1, [r2, #20]
 8005b2a:	e70c      	b.n	8005946 <__kernel_rem_pio2+0x4e2>
 8005b2c:	41700000 	.word	0x41700000
 8005b30:	3e700000 	.word	0x3e700000
 8005b34:	08006460 	.word	0x08006460

08005b38 <__kernel_sin>:
 8005b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b3a:	b089      	sub	sp, #36	; 0x24
 8005b3c:	9202      	str	r2, [sp, #8]
 8005b3e:	9303      	str	r3, [sp, #12]
 8005b40:	22f9      	movs	r2, #249	; 0xf9
 8005b42:	004b      	lsls	r3, r1, #1
 8005b44:	0007      	movs	r7, r0
 8005b46:	000e      	movs	r6, r1
 8005b48:	085b      	lsrs	r3, r3, #1
 8005b4a:	0592      	lsls	r2, r2, #22
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	da03      	bge.n	8005b58 <__kernel_sin+0x20>
 8005b50:	f7fc f9c6 	bl	8001ee0 <__aeabi_d2iz>
 8005b54:	2800      	cmp	r0, #0
 8005b56:	d04c      	beq.n	8005bf2 <__kernel_sin+0xba>
 8005b58:	003a      	movs	r2, r7
 8005b5a:	0033      	movs	r3, r6
 8005b5c:	0038      	movs	r0, r7
 8005b5e:	0031      	movs	r1, r6
 8005b60:	f7fb fbc0 	bl	80012e4 <__aeabi_dmul>
 8005b64:	0004      	movs	r4, r0
 8005b66:	000d      	movs	r5, r1
 8005b68:	0002      	movs	r2, r0
 8005b6a:	000b      	movs	r3, r1
 8005b6c:	0038      	movs	r0, r7
 8005b6e:	0031      	movs	r1, r6
 8005b70:	f7fb fbb8 	bl	80012e4 <__aeabi_dmul>
 8005b74:	4a39      	ldr	r2, [pc, #228]	; (8005c5c <__kernel_sin+0x124>)
 8005b76:	9000      	str	r0, [sp, #0]
 8005b78:	9101      	str	r1, [sp, #4]
 8005b7a:	4b39      	ldr	r3, [pc, #228]	; (8005c60 <__kernel_sin+0x128>)
 8005b7c:	0020      	movs	r0, r4
 8005b7e:	0029      	movs	r1, r5
 8005b80:	f7fb fbb0 	bl	80012e4 <__aeabi_dmul>
 8005b84:	4a37      	ldr	r2, [pc, #220]	; (8005c64 <__kernel_sin+0x12c>)
 8005b86:	4b38      	ldr	r3, [pc, #224]	; (8005c68 <__kernel_sin+0x130>)
 8005b88:	f7fb fe18 	bl	80017bc <__aeabi_dsub>
 8005b8c:	0022      	movs	r2, r4
 8005b8e:	002b      	movs	r3, r5
 8005b90:	f7fb fba8 	bl	80012e4 <__aeabi_dmul>
 8005b94:	4a35      	ldr	r2, [pc, #212]	; (8005c6c <__kernel_sin+0x134>)
 8005b96:	4b36      	ldr	r3, [pc, #216]	; (8005c70 <__kernel_sin+0x138>)
 8005b98:	f7fa fc66 	bl	8000468 <__aeabi_dadd>
 8005b9c:	0022      	movs	r2, r4
 8005b9e:	002b      	movs	r3, r5
 8005ba0:	f7fb fba0 	bl	80012e4 <__aeabi_dmul>
 8005ba4:	4a33      	ldr	r2, [pc, #204]	; (8005c74 <__kernel_sin+0x13c>)
 8005ba6:	4b34      	ldr	r3, [pc, #208]	; (8005c78 <__kernel_sin+0x140>)
 8005ba8:	f7fb fe08 	bl	80017bc <__aeabi_dsub>
 8005bac:	0022      	movs	r2, r4
 8005bae:	002b      	movs	r3, r5
 8005bb0:	f7fb fb98 	bl	80012e4 <__aeabi_dmul>
 8005bb4:	4b31      	ldr	r3, [pc, #196]	; (8005c7c <__kernel_sin+0x144>)
 8005bb6:	4a32      	ldr	r2, [pc, #200]	; (8005c80 <__kernel_sin+0x148>)
 8005bb8:	f7fa fc56 	bl	8000468 <__aeabi_dadd>
 8005bbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005bbe:	9004      	str	r0, [sp, #16]
 8005bc0:	9105      	str	r1, [sp, #20]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d119      	bne.n	8005bfa <__kernel_sin+0xc2>
 8005bc6:	0002      	movs	r2, r0
 8005bc8:	000b      	movs	r3, r1
 8005bca:	0020      	movs	r0, r4
 8005bcc:	0029      	movs	r1, r5
 8005bce:	f7fb fb89 	bl	80012e4 <__aeabi_dmul>
 8005bd2:	4a2c      	ldr	r2, [pc, #176]	; (8005c84 <__kernel_sin+0x14c>)
 8005bd4:	4b2c      	ldr	r3, [pc, #176]	; (8005c88 <__kernel_sin+0x150>)
 8005bd6:	f7fb fdf1 	bl	80017bc <__aeabi_dsub>
 8005bda:	9a00      	ldr	r2, [sp, #0]
 8005bdc:	9b01      	ldr	r3, [sp, #4]
 8005bde:	f7fb fb81 	bl	80012e4 <__aeabi_dmul>
 8005be2:	0002      	movs	r2, r0
 8005be4:	000b      	movs	r3, r1
 8005be6:	0038      	movs	r0, r7
 8005be8:	0031      	movs	r1, r6
 8005bea:	f7fa fc3d 	bl	8000468 <__aeabi_dadd>
 8005bee:	0007      	movs	r7, r0
 8005bf0:	000e      	movs	r6, r1
 8005bf2:	0038      	movs	r0, r7
 8005bf4:	0031      	movs	r1, r6
 8005bf6:	b009      	add	sp, #36	; 0x24
 8005bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	9802      	ldr	r0, [sp, #8]
 8005bfe:	9903      	ldr	r1, [sp, #12]
 8005c00:	4b22      	ldr	r3, [pc, #136]	; (8005c8c <__kernel_sin+0x154>)
 8005c02:	f7fb fb6f 	bl	80012e4 <__aeabi_dmul>
 8005c06:	9a04      	ldr	r2, [sp, #16]
 8005c08:	9b05      	ldr	r3, [sp, #20]
 8005c0a:	9006      	str	r0, [sp, #24]
 8005c0c:	9107      	str	r1, [sp, #28]
 8005c0e:	9800      	ldr	r0, [sp, #0]
 8005c10:	9901      	ldr	r1, [sp, #4]
 8005c12:	f7fb fb67 	bl	80012e4 <__aeabi_dmul>
 8005c16:	0002      	movs	r2, r0
 8005c18:	000b      	movs	r3, r1
 8005c1a:	9806      	ldr	r0, [sp, #24]
 8005c1c:	9907      	ldr	r1, [sp, #28]
 8005c1e:	f7fb fdcd 	bl	80017bc <__aeabi_dsub>
 8005c22:	0022      	movs	r2, r4
 8005c24:	002b      	movs	r3, r5
 8005c26:	f7fb fb5d 	bl	80012e4 <__aeabi_dmul>
 8005c2a:	9a02      	ldr	r2, [sp, #8]
 8005c2c:	9b03      	ldr	r3, [sp, #12]
 8005c2e:	f7fb fdc5 	bl	80017bc <__aeabi_dsub>
 8005c32:	4a14      	ldr	r2, [pc, #80]	; (8005c84 <__kernel_sin+0x14c>)
 8005c34:	0004      	movs	r4, r0
 8005c36:	000d      	movs	r5, r1
 8005c38:	9800      	ldr	r0, [sp, #0]
 8005c3a:	9901      	ldr	r1, [sp, #4]
 8005c3c:	4b12      	ldr	r3, [pc, #72]	; (8005c88 <__kernel_sin+0x150>)
 8005c3e:	f7fb fb51 	bl	80012e4 <__aeabi_dmul>
 8005c42:	0002      	movs	r2, r0
 8005c44:	000b      	movs	r3, r1
 8005c46:	0020      	movs	r0, r4
 8005c48:	0029      	movs	r1, r5
 8005c4a:	f7fa fc0d 	bl	8000468 <__aeabi_dadd>
 8005c4e:	0002      	movs	r2, r0
 8005c50:	000b      	movs	r3, r1
 8005c52:	0038      	movs	r0, r7
 8005c54:	0031      	movs	r1, r6
 8005c56:	f7fb fdb1 	bl	80017bc <__aeabi_dsub>
 8005c5a:	e7c8      	b.n	8005bee <__kernel_sin+0xb6>
 8005c5c:	5acfd57c 	.word	0x5acfd57c
 8005c60:	3de5d93a 	.word	0x3de5d93a
 8005c64:	8a2b9ceb 	.word	0x8a2b9ceb
 8005c68:	3e5ae5e6 	.word	0x3e5ae5e6
 8005c6c:	57b1fe7d 	.word	0x57b1fe7d
 8005c70:	3ec71de3 	.word	0x3ec71de3
 8005c74:	19c161d5 	.word	0x19c161d5
 8005c78:	3f2a01a0 	.word	0x3f2a01a0
 8005c7c:	3f811111 	.word	0x3f811111
 8005c80:	1110f8a6 	.word	0x1110f8a6
 8005c84:	55555549 	.word	0x55555549
 8005c88:	3fc55555 	.word	0x3fc55555
 8005c8c:	3fe00000 	.word	0x3fe00000

08005c90 <atan>:
 8005c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c92:	4b98      	ldr	r3, [pc, #608]	; (8005ef4 <atan+0x264>)
 8005c94:	b085      	sub	sp, #20
 8005c96:	004e      	lsls	r6, r1, #1
 8005c98:	0004      	movs	r4, r0
 8005c9a:	000d      	movs	r5, r1
 8005c9c:	9103      	str	r1, [sp, #12]
 8005c9e:	0876      	lsrs	r6, r6, #1
 8005ca0:	429e      	cmp	r6, r3
 8005ca2:	dd18      	ble.n	8005cd6 <atan+0x46>
 8005ca4:	4b94      	ldr	r3, [pc, #592]	; (8005ef8 <atan+0x268>)
 8005ca6:	429e      	cmp	r6, r3
 8005ca8:	dc02      	bgt.n	8005cb0 <atan+0x20>
 8005caa:	d10a      	bne.n	8005cc2 <atan+0x32>
 8005cac:	2800      	cmp	r0, #0
 8005cae:	d008      	beq.n	8005cc2 <atan+0x32>
 8005cb0:	0022      	movs	r2, r4
 8005cb2:	002b      	movs	r3, r5
 8005cb4:	0020      	movs	r0, r4
 8005cb6:	0029      	movs	r1, r5
 8005cb8:	f7fa fbd6 	bl	8000468 <__aeabi_dadd>
 8005cbc:	0004      	movs	r4, r0
 8005cbe:	000d      	movs	r5, r1
 8005cc0:	e005      	b.n	8005cce <atan+0x3e>
 8005cc2:	9b03      	ldr	r3, [sp, #12]
 8005cc4:	4c8d      	ldr	r4, [pc, #564]	; (8005efc <atan+0x26c>)
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	dd00      	ble.n	8005ccc <atan+0x3c>
 8005cca:	e110      	b.n	8005eee <atan+0x25e>
 8005ccc:	4d8c      	ldr	r5, [pc, #560]	; (8005f00 <atan+0x270>)
 8005cce:	0020      	movs	r0, r4
 8005cd0:	0029      	movs	r1, r5
 8005cd2:	b005      	add	sp, #20
 8005cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cd6:	4b8b      	ldr	r3, [pc, #556]	; (8005f04 <atan+0x274>)
 8005cd8:	429e      	cmp	r6, r3
 8005cda:	dc0f      	bgt.n	8005cfc <atan+0x6c>
 8005cdc:	4b8a      	ldr	r3, [pc, #552]	; (8005f08 <atan+0x278>)
 8005cde:	429e      	cmp	r6, r3
 8005ce0:	dc09      	bgt.n	8005cf6 <atan+0x66>
 8005ce2:	4a8a      	ldr	r2, [pc, #552]	; (8005f0c <atan+0x27c>)
 8005ce4:	4b8a      	ldr	r3, [pc, #552]	; (8005f10 <atan+0x280>)
 8005ce6:	f7fa fbbf 	bl	8000468 <__aeabi_dadd>
 8005cea:	2200      	movs	r2, #0
 8005cec:	4b89      	ldr	r3, [pc, #548]	; (8005f14 <atan+0x284>)
 8005cee:	f7fa fba7 	bl	8000440 <__aeabi_dcmpgt>
 8005cf2:	2800      	cmp	r0, #0
 8005cf4:	d1eb      	bne.n	8005cce <atan+0x3e>
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	425b      	negs	r3, r3
 8005cfa:	e025      	b.n	8005d48 <atan+0xb8>
 8005cfc:	f000 f948 	bl	8005f90 <fabs>
 8005d00:	4b85      	ldr	r3, [pc, #532]	; (8005f18 <atan+0x288>)
 8005d02:	0004      	movs	r4, r0
 8005d04:	000d      	movs	r5, r1
 8005d06:	429e      	cmp	r6, r3
 8005d08:	dd00      	ble.n	8005d0c <atan+0x7c>
 8005d0a:	e0aa      	b.n	8005e62 <atan+0x1d2>
 8005d0c:	4b83      	ldr	r3, [pc, #524]	; (8005f1c <atan+0x28c>)
 8005d0e:	429e      	cmp	r6, r3
 8005d10:	dd00      	ble.n	8005d14 <atan+0x84>
 8005d12:	e090      	b.n	8005e36 <atan+0x1a6>
 8005d14:	0002      	movs	r2, r0
 8005d16:	000b      	movs	r3, r1
 8005d18:	f7fa fba6 	bl	8000468 <__aeabi_dadd>
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	4b7d      	ldr	r3, [pc, #500]	; (8005f14 <atan+0x284>)
 8005d20:	f7fb fd4c 	bl	80017bc <__aeabi_dsub>
 8005d24:	2380      	movs	r3, #128	; 0x80
 8005d26:	0006      	movs	r6, r0
 8005d28:	000f      	movs	r7, r1
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	0020      	movs	r0, r4
 8005d2e:	0029      	movs	r1, r5
 8005d30:	05db      	lsls	r3, r3, #23
 8005d32:	f7fa fb99 	bl	8000468 <__aeabi_dadd>
 8005d36:	000b      	movs	r3, r1
 8005d38:	0002      	movs	r2, r0
 8005d3a:	0039      	movs	r1, r7
 8005d3c:	0030      	movs	r0, r6
 8005d3e:	f7fa fecf 	bl	8000ae0 <__aeabi_ddiv>
 8005d42:	2300      	movs	r3, #0
 8005d44:	0004      	movs	r4, r0
 8005d46:	000d      	movs	r5, r1
 8005d48:	0022      	movs	r2, r4
 8005d4a:	9302      	str	r3, [sp, #8]
 8005d4c:	0020      	movs	r0, r4
 8005d4e:	002b      	movs	r3, r5
 8005d50:	0029      	movs	r1, r5
 8005d52:	f7fb fac7 	bl	80012e4 <__aeabi_dmul>
 8005d56:	0002      	movs	r2, r0
 8005d58:	000b      	movs	r3, r1
 8005d5a:	9000      	str	r0, [sp, #0]
 8005d5c:	9101      	str	r1, [sp, #4]
 8005d5e:	f7fb fac1 	bl	80012e4 <__aeabi_dmul>
 8005d62:	0006      	movs	r6, r0
 8005d64:	000f      	movs	r7, r1
 8005d66:	4a6e      	ldr	r2, [pc, #440]	; (8005f20 <atan+0x290>)
 8005d68:	4b6e      	ldr	r3, [pc, #440]	; (8005f24 <atan+0x294>)
 8005d6a:	f7fb fabb 	bl	80012e4 <__aeabi_dmul>
 8005d6e:	4a6e      	ldr	r2, [pc, #440]	; (8005f28 <atan+0x298>)
 8005d70:	4b6e      	ldr	r3, [pc, #440]	; (8005f2c <atan+0x29c>)
 8005d72:	f7fa fb79 	bl	8000468 <__aeabi_dadd>
 8005d76:	0032      	movs	r2, r6
 8005d78:	003b      	movs	r3, r7
 8005d7a:	f7fb fab3 	bl	80012e4 <__aeabi_dmul>
 8005d7e:	4a6c      	ldr	r2, [pc, #432]	; (8005f30 <atan+0x2a0>)
 8005d80:	4b6c      	ldr	r3, [pc, #432]	; (8005f34 <atan+0x2a4>)
 8005d82:	f7fa fb71 	bl	8000468 <__aeabi_dadd>
 8005d86:	0032      	movs	r2, r6
 8005d88:	003b      	movs	r3, r7
 8005d8a:	f7fb faab 	bl	80012e4 <__aeabi_dmul>
 8005d8e:	4a6a      	ldr	r2, [pc, #424]	; (8005f38 <atan+0x2a8>)
 8005d90:	4b6a      	ldr	r3, [pc, #424]	; (8005f3c <atan+0x2ac>)
 8005d92:	f7fa fb69 	bl	8000468 <__aeabi_dadd>
 8005d96:	0032      	movs	r2, r6
 8005d98:	003b      	movs	r3, r7
 8005d9a:	f7fb faa3 	bl	80012e4 <__aeabi_dmul>
 8005d9e:	4a68      	ldr	r2, [pc, #416]	; (8005f40 <atan+0x2b0>)
 8005da0:	4b68      	ldr	r3, [pc, #416]	; (8005f44 <atan+0x2b4>)
 8005da2:	f7fa fb61 	bl	8000468 <__aeabi_dadd>
 8005da6:	0032      	movs	r2, r6
 8005da8:	003b      	movs	r3, r7
 8005daa:	f7fb fa9b 	bl	80012e4 <__aeabi_dmul>
 8005dae:	4a66      	ldr	r2, [pc, #408]	; (8005f48 <atan+0x2b8>)
 8005db0:	4b66      	ldr	r3, [pc, #408]	; (8005f4c <atan+0x2bc>)
 8005db2:	f7fa fb59 	bl	8000468 <__aeabi_dadd>
 8005db6:	9a00      	ldr	r2, [sp, #0]
 8005db8:	9b01      	ldr	r3, [sp, #4]
 8005dba:	f7fb fa93 	bl	80012e4 <__aeabi_dmul>
 8005dbe:	4a64      	ldr	r2, [pc, #400]	; (8005f50 <atan+0x2c0>)
 8005dc0:	9000      	str	r0, [sp, #0]
 8005dc2:	9101      	str	r1, [sp, #4]
 8005dc4:	4b63      	ldr	r3, [pc, #396]	; (8005f54 <atan+0x2c4>)
 8005dc6:	0030      	movs	r0, r6
 8005dc8:	0039      	movs	r1, r7
 8005dca:	f7fb fa8b 	bl	80012e4 <__aeabi_dmul>
 8005dce:	4a62      	ldr	r2, [pc, #392]	; (8005f58 <atan+0x2c8>)
 8005dd0:	4b62      	ldr	r3, [pc, #392]	; (8005f5c <atan+0x2cc>)
 8005dd2:	f7fb fcf3 	bl	80017bc <__aeabi_dsub>
 8005dd6:	0032      	movs	r2, r6
 8005dd8:	003b      	movs	r3, r7
 8005dda:	f7fb fa83 	bl	80012e4 <__aeabi_dmul>
 8005dde:	4a60      	ldr	r2, [pc, #384]	; (8005f60 <atan+0x2d0>)
 8005de0:	4b60      	ldr	r3, [pc, #384]	; (8005f64 <atan+0x2d4>)
 8005de2:	f7fb fceb 	bl	80017bc <__aeabi_dsub>
 8005de6:	0032      	movs	r2, r6
 8005de8:	003b      	movs	r3, r7
 8005dea:	f7fb fa7b 	bl	80012e4 <__aeabi_dmul>
 8005dee:	4a5e      	ldr	r2, [pc, #376]	; (8005f68 <atan+0x2d8>)
 8005df0:	4b5e      	ldr	r3, [pc, #376]	; (8005f6c <atan+0x2dc>)
 8005df2:	f7fb fce3 	bl	80017bc <__aeabi_dsub>
 8005df6:	0032      	movs	r2, r6
 8005df8:	003b      	movs	r3, r7
 8005dfa:	f7fb fa73 	bl	80012e4 <__aeabi_dmul>
 8005dfe:	4a5c      	ldr	r2, [pc, #368]	; (8005f70 <atan+0x2e0>)
 8005e00:	4b5c      	ldr	r3, [pc, #368]	; (8005f74 <atan+0x2e4>)
 8005e02:	f7fb fcdb 	bl	80017bc <__aeabi_dsub>
 8005e06:	0032      	movs	r2, r6
 8005e08:	003b      	movs	r3, r7
 8005e0a:	f7fb fa6b 	bl	80012e4 <__aeabi_dmul>
 8005e0e:	0002      	movs	r2, r0
 8005e10:	000b      	movs	r3, r1
 8005e12:	9800      	ldr	r0, [sp, #0]
 8005e14:	9901      	ldr	r1, [sp, #4]
 8005e16:	f7fa fb27 	bl	8000468 <__aeabi_dadd>
 8005e1a:	002b      	movs	r3, r5
 8005e1c:	0022      	movs	r2, r4
 8005e1e:	f7fb fa61 	bl	80012e4 <__aeabi_dmul>
 8005e22:	9b02      	ldr	r3, [sp, #8]
 8005e24:	3301      	adds	r3, #1
 8005e26:	d143      	bne.n	8005eb0 <atan+0x220>
 8005e28:	0002      	movs	r2, r0
 8005e2a:	000b      	movs	r3, r1
 8005e2c:	0020      	movs	r0, r4
 8005e2e:	0029      	movs	r1, r5
 8005e30:	f7fb fcc4 	bl	80017bc <__aeabi_dsub>
 8005e34:	e742      	b.n	8005cbc <atan+0x2c>
 8005e36:	2200      	movs	r2, #0
 8005e38:	4b36      	ldr	r3, [pc, #216]	; (8005f14 <atan+0x284>)
 8005e3a:	f7fb fcbf 	bl	80017bc <__aeabi_dsub>
 8005e3e:	2200      	movs	r2, #0
 8005e40:	0006      	movs	r6, r0
 8005e42:	000f      	movs	r7, r1
 8005e44:	0020      	movs	r0, r4
 8005e46:	0029      	movs	r1, r5
 8005e48:	4b32      	ldr	r3, [pc, #200]	; (8005f14 <atan+0x284>)
 8005e4a:	f7fa fb0d 	bl	8000468 <__aeabi_dadd>
 8005e4e:	000b      	movs	r3, r1
 8005e50:	0002      	movs	r2, r0
 8005e52:	0039      	movs	r1, r7
 8005e54:	0030      	movs	r0, r6
 8005e56:	f7fa fe43 	bl	8000ae0 <__aeabi_ddiv>
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	0004      	movs	r4, r0
 8005e5e:	000d      	movs	r5, r1
 8005e60:	e772      	b.n	8005d48 <atan+0xb8>
 8005e62:	4b45      	ldr	r3, [pc, #276]	; (8005f78 <atan+0x2e8>)
 8005e64:	429e      	cmp	r6, r3
 8005e66:	dc19      	bgt.n	8005e9c <atan+0x20c>
 8005e68:	2200      	movs	r2, #0
 8005e6a:	4b44      	ldr	r3, [pc, #272]	; (8005f7c <atan+0x2ec>)
 8005e6c:	f7fb fca6 	bl	80017bc <__aeabi_dsub>
 8005e70:	2200      	movs	r2, #0
 8005e72:	0006      	movs	r6, r0
 8005e74:	000f      	movs	r7, r1
 8005e76:	0020      	movs	r0, r4
 8005e78:	0029      	movs	r1, r5
 8005e7a:	4b40      	ldr	r3, [pc, #256]	; (8005f7c <atan+0x2ec>)
 8005e7c:	f7fb fa32 	bl	80012e4 <__aeabi_dmul>
 8005e80:	2200      	movs	r2, #0
 8005e82:	4b24      	ldr	r3, [pc, #144]	; (8005f14 <atan+0x284>)
 8005e84:	f7fa faf0 	bl	8000468 <__aeabi_dadd>
 8005e88:	000b      	movs	r3, r1
 8005e8a:	0002      	movs	r2, r0
 8005e8c:	0039      	movs	r1, r7
 8005e8e:	0030      	movs	r0, r6
 8005e90:	f7fa fe26 	bl	8000ae0 <__aeabi_ddiv>
 8005e94:	2302      	movs	r3, #2
 8005e96:	0004      	movs	r4, r0
 8005e98:	000d      	movs	r5, r1
 8005e9a:	e755      	b.n	8005d48 <atan+0xb8>
 8005e9c:	000b      	movs	r3, r1
 8005e9e:	0002      	movs	r2, r0
 8005ea0:	4937      	ldr	r1, [pc, #220]	; (8005f80 <atan+0x2f0>)
 8005ea2:	2000      	movs	r0, #0
 8005ea4:	f7fa fe1c 	bl	8000ae0 <__aeabi_ddiv>
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	0004      	movs	r4, r0
 8005eac:	000d      	movs	r5, r1
 8005eae:	e74b      	b.n	8005d48 <atan+0xb8>
 8005eb0:	9b02      	ldr	r3, [sp, #8]
 8005eb2:	4f34      	ldr	r7, [pc, #208]	; (8005f84 <atan+0x2f4>)
 8005eb4:	00de      	lsls	r6, r3, #3
 8005eb6:	4b34      	ldr	r3, [pc, #208]	; (8005f88 <atan+0x2f8>)
 8005eb8:	19bf      	adds	r7, r7, r6
 8005eba:	199e      	adds	r6, r3, r6
 8005ebc:	6832      	ldr	r2, [r6, #0]
 8005ebe:	6873      	ldr	r3, [r6, #4]
 8005ec0:	f7fb fc7c 	bl	80017bc <__aeabi_dsub>
 8005ec4:	0022      	movs	r2, r4
 8005ec6:	002b      	movs	r3, r5
 8005ec8:	f7fb fc78 	bl	80017bc <__aeabi_dsub>
 8005ecc:	000b      	movs	r3, r1
 8005ece:	0002      	movs	r2, r0
 8005ed0:	6838      	ldr	r0, [r7, #0]
 8005ed2:	6879      	ldr	r1, [r7, #4]
 8005ed4:	f7fb fc72 	bl	80017bc <__aeabi_dsub>
 8005ed8:	9b03      	ldr	r3, [sp, #12]
 8005eda:	0004      	movs	r4, r0
 8005edc:	000d      	movs	r5, r1
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	db00      	blt.n	8005ee4 <atan+0x254>
 8005ee2:	e6f4      	b.n	8005cce <atan+0x3e>
 8005ee4:	2180      	movs	r1, #128	; 0x80
 8005ee6:	0609      	lsls	r1, r1, #24
 8005ee8:	186b      	adds	r3, r5, r1
 8005eea:	001d      	movs	r5, r3
 8005eec:	e6ef      	b.n	8005cce <atan+0x3e>
 8005eee:	4d27      	ldr	r5, [pc, #156]	; (8005f8c <atan+0x2fc>)
 8005ef0:	e6ed      	b.n	8005cce <atan+0x3e>
 8005ef2:	46c0      	nop			; (mov r8, r8)
 8005ef4:	440fffff 	.word	0x440fffff
 8005ef8:	7ff00000 	.word	0x7ff00000
 8005efc:	54442d18 	.word	0x54442d18
 8005f00:	bff921fb 	.word	0xbff921fb
 8005f04:	3fdbffff 	.word	0x3fdbffff
 8005f08:	3e1fffff 	.word	0x3e1fffff
 8005f0c:	8800759c 	.word	0x8800759c
 8005f10:	7e37e43c 	.word	0x7e37e43c
 8005f14:	3ff00000 	.word	0x3ff00000
 8005f18:	3ff2ffff 	.word	0x3ff2ffff
 8005f1c:	3fe5ffff 	.word	0x3fe5ffff
 8005f20:	e322da11 	.word	0xe322da11
 8005f24:	3f90ad3a 	.word	0x3f90ad3a
 8005f28:	24760deb 	.word	0x24760deb
 8005f2c:	3fa97b4b 	.word	0x3fa97b4b
 8005f30:	a0d03d51 	.word	0xa0d03d51
 8005f34:	3fb10d66 	.word	0x3fb10d66
 8005f38:	c54c206e 	.word	0xc54c206e
 8005f3c:	3fb745cd 	.word	0x3fb745cd
 8005f40:	920083ff 	.word	0x920083ff
 8005f44:	3fc24924 	.word	0x3fc24924
 8005f48:	5555550d 	.word	0x5555550d
 8005f4c:	3fd55555 	.word	0x3fd55555
 8005f50:	2c6a6c2f 	.word	0x2c6a6c2f
 8005f54:	bfa2b444 	.word	0xbfa2b444
 8005f58:	52defd9a 	.word	0x52defd9a
 8005f5c:	3fadde2d 	.word	0x3fadde2d
 8005f60:	af749a6d 	.word	0xaf749a6d
 8005f64:	3fb3b0f2 	.word	0x3fb3b0f2
 8005f68:	fe231671 	.word	0xfe231671
 8005f6c:	3fbc71c6 	.word	0x3fbc71c6
 8005f70:	9998ebc4 	.word	0x9998ebc4
 8005f74:	3fc99999 	.word	0x3fc99999
 8005f78:	40037fff 	.word	0x40037fff
 8005f7c:	3ff80000 	.word	0x3ff80000
 8005f80:	bff00000 	.word	0xbff00000
 8005f84:	080064b0 	.word	0x080064b0
 8005f88:	080064d0 	.word	0x080064d0
 8005f8c:	3ff921fb 	.word	0x3ff921fb

08005f90 <fabs>:
 8005f90:	004b      	lsls	r3, r1, #1
 8005f92:	0859      	lsrs	r1, r3, #1
 8005f94:	4770      	bx	lr
	...

08005f98 <floor>:
 8005f98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f9a:	004b      	lsls	r3, r1, #1
 8005f9c:	4a3d      	ldr	r2, [pc, #244]	; (8006094 <floor+0xfc>)
 8005f9e:	0d5b      	lsrs	r3, r3, #21
 8005fa0:	189f      	adds	r7, r3, r2
 8005fa2:	4684      	mov	ip, r0
 8005fa4:	000e      	movs	r6, r1
 8005fa6:	000d      	movs	r5, r1
 8005fa8:	0004      	movs	r4, r0
 8005faa:	9001      	str	r0, [sp, #4]
 8005fac:	2f13      	cmp	r7, #19
 8005fae:	dc34      	bgt.n	800601a <floor+0x82>
 8005fb0:	2f00      	cmp	r7, #0
 8005fb2:	da16      	bge.n	8005fe2 <floor+0x4a>
 8005fb4:	4a38      	ldr	r2, [pc, #224]	; (8006098 <floor+0x100>)
 8005fb6:	4b39      	ldr	r3, [pc, #228]	; (800609c <floor+0x104>)
 8005fb8:	4660      	mov	r0, ip
 8005fba:	0031      	movs	r1, r6
 8005fbc:	f7fa fa54 	bl	8000468 <__aeabi_dadd>
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	f7fa fa3c 	bl	8000440 <__aeabi_dcmpgt>
 8005fc8:	2800      	cmp	r0, #0
 8005fca:	d007      	beq.n	8005fdc <floor+0x44>
 8005fcc:	2e00      	cmp	r6, #0
 8005fce:	da5d      	bge.n	800608c <floor+0xf4>
 8005fd0:	0073      	lsls	r3, r6, #1
 8005fd2:	085b      	lsrs	r3, r3, #1
 8005fd4:	431c      	orrs	r4, r3
 8005fd6:	d001      	beq.n	8005fdc <floor+0x44>
 8005fd8:	2400      	movs	r4, #0
 8005fda:	4d31      	ldr	r5, [pc, #196]	; (80060a0 <floor+0x108>)
 8005fdc:	46a4      	mov	ip, r4
 8005fde:	002e      	movs	r6, r5
 8005fe0:	e029      	b.n	8006036 <floor+0x9e>
 8005fe2:	4b30      	ldr	r3, [pc, #192]	; (80060a4 <floor+0x10c>)
 8005fe4:	413b      	asrs	r3, r7
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	400b      	ands	r3, r1
 8005fea:	4303      	orrs	r3, r0
 8005fec:	d023      	beq.n	8006036 <floor+0x9e>
 8005fee:	4a2a      	ldr	r2, [pc, #168]	; (8006098 <floor+0x100>)
 8005ff0:	4b2a      	ldr	r3, [pc, #168]	; (800609c <floor+0x104>)
 8005ff2:	4660      	mov	r0, ip
 8005ff4:	0031      	movs	r1, r6
 8005ff6:	f7fa fa37 	bl	8000468 <__aeabi_dadd>
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	f7fa fa1f 	bl	8000440 <__aeabi_dcmpgt>
 8006002:	2800      	cmp	r0, #0
 8006004:	d0ea      	beq.n	8005fdc <floor+0x44>
 8006006:	2e00      	cmp	r6, #0
 8006008:	da03      	bge.n	8006012 <floor+0x7a>
 800600a:	2380      	movs	r3, #128	; 0x80
 800600c:	035b      	lsls	r3, r3, #13
 800600e:	413b      	asrs	r3, r7
 8006010:	18f5      	adds	r5, r6, r3
 8006012:	9b00      	ldr	r3, [sp, #0]
 8006014:	2400      	movs	r4, #0
 8006016:	439d      	bics	r5, r3
 8006018:	e7e0      	b.n	8005fdc <floor+0x44>
 800601a:	2f33      	cmp	r7, #51	; 0x33
 800601c:	dd0f      	ble.n	800603e <floor+0xa6>
 800601e:	2380      	movs	r3, #128	; 0x80
 8006020:	00db      	lsls	r3, r3, #3
 8006022:	429f      	cmp	r7, r3
 8006024:	d107      	bne.n	8006036 <floor+0x9e>
 8006026:	0002      	movs	r2, r0
 8006028:	000b      	movs	r3, r1
 800602a:	4660      	mov	r0, ip
 800602c:	0031      	movs	r1, r6
 800602e:	f7fa fa1b 	bl	8000468 <__aeabi_dadd>
 8006032:	4684      	mov	ip, r0
 8006034:	000e      	movs	r6, r1
 8006036:	4660      	mov	r0, ip
 8006038:	0031      	movs	r1, r6
 800603a:	b003      	add	sp, #12
 800603c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800603e:	4a1a      	ldr	r2, [pc, #104]	; (80060a8 <floor+0x110>)
 8006040:	189b      	adds	r3, r3, r2
 8006042:	2201      	movs	r2, #1
 8006044:	4252      	negs	r2, r2
 8006046:	40da      	lsrs	r2, r3
 8006048:	9200      	str	r2, [sp, #0]
 800604a:	4210      	tst	r0, r2
 800604c:	d0f3      	beq.n	8006036 <floor+0x9e>
 800604e:	4a12      	ldr	r2, [pc, #72]	; (8006098 <floor+0x100>)
 8006050:	4b12      	ldr	r3, [pc, #72]	; (800609c <floor+0x104>)
 8006052:	4660      	mov	r0, ip
 8006054:	0031      	movs	r1, r6
 8006056:	f7fa fa07 	bl	8000468 <__aeabi_dadd>
 800605a:	2200      	movs	r2, #0
 800605c:	2300      	movs	r3, #0
 800605e:	f7fa f9ef 	bl	8000440 <__aeabi_dcmpgt>
 8006062:	2800      	cmp	r0, #0
 8006064:	d0ba      	beq.n	8005fdc <floor+0x44>
 8006066:	2e00      	cmp	r6, #0
 8006068:	da02      	bge.n	8006070 <floor+0xd8>
 800606a:	2f14      	cmp	r7, #20
 800606c:	d103      	bne.n	8006076 <floor+0xde>
 800606e:	3501      	adds	r5, #1
 8006070:	9b00      	ldr	r3, [sp, #0]
 8006072:	439c      	bics	r4, r3
 8006074:	e7b2      	b.n	8005fdc <floor+0x44>
 8006076:	2334      	movs	r3, #52	; 0x34
 8006078:	1bdf      	subs	r7, r3, r7
 800607a:	3b33      	subs	r3, #51	; 0x33
 800607c:	40bb      	lsls	r3, r7
 800607e:	18e4      	adds	r4, r4, r3
 8006080:	9b01      	ldr	r3, [sp, #4]
 8006082:	429c      	cmp	r4, r3
 8006084:	419b      	sbcs	r3, r3
 8006086:	425b      	negs	r3, r3
 8006088:	18f5      	adds	r5, r6, r3
 800608a:	e7f1      	b.n	8006070 <floor+0xd8>
 800608c:	2400      	movs	r4, #0
 800608e:	0025      	movs	r5, r4
 8006090:	e7a4      	b.n	8005fdc <floor+0x44>
 8006092:	46c0      	nop			; (mov r8, r8)
 8006094:	fffffc01 	.word	0xfffffc01
 8006098:	8800759c 	.word	0x8800759c
 800609c:	7e37e43c 	.word	0x7e37e43c
 80060a0:	bff00000 	.word	0xbff00000
 80060a4:	000fffff 	.word	0x000fffff
 80060a8:	fffffbed 	.word	0xfffffbed

080060ac <scalbn>:
 80060ac:	004b      	lsls	r3, r1, #1
 80060ae:	b570      	push	{r4, r5, r6, lr}
 80060b0:	0d5b      	lsrs	r3, r3, #21
 80060b2:	0014      	movs	r4, r2
 80060b4:	000a      	movs	r2, r1
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d10d      	bne.n	80060d6 <scalbn+0x2a>
 80060ba:	004b      	lsls	r3, r1, #1
 80060bc:	085b      	lsrs	r3, r3, #1
 80060be:	4303      	orrs	r3, r0
 80060c0:	d010      	beq.n	80060e4 <scalbn+0x38>
 80060c2:	4b27      	ldr	r3, [pc, #156]	; (8006160 <scalbn+0xb4>)
 80060c4:	2200      	movs	r2, #0
 80060c6:	f7fb f90d 	bl	80012e4 <__aeabi_dmul>
 80060ca:	4b26      	ldr	r3, [pc, #152]	; (8006164 <scalbn+0xb8>)
 80060cc:	429c      	cmp	r4, r3
 80060ce:	da0a      	bge.n	80060e6 <scalbn+0x3a>
 80060d0:	4a25      	ldr	r2, [pc, #148]	; (8006168 <scalbn+0xbc>)
 80060d2:	4b26      	ldr	r3, [pc, #152]	; (800616c <scalbn+0xc0>)
 80060d4:	e019      	b.n	800610a <scalbn+0x5e>
 80060d6:	4d26      	ldr	r5, [pc, #152]	; (8006170 <scalbn+0xc4>)
 80060d8:	42ab      	cmp	r3, r5
 80060da:	d108      	bne.n	80060ee <scalbn+0x42>
 80060dc:	0002      	movs	r2, r0
 80060de:	000b      	movs	r3, r1
 80060e0:	f7fa f9c2 	bl	8000468 <__aeabi_dadd>
 80060e4:	bd70      	pop	{r4, r5, r6, pc}
 80060e6:	000a      	movs	r2, r1
 80060e8:	004b      	lsls	r3, r1, #1
 80060ea:	0d5b      	lsrs	r3, r3, #21
 80060ec:	3b36      	subs	r3, #54	; 0x36
 80060ee:	4d21      	ldr	r5, [pc, #132]	; (8006174 <scalbn+0xc8>)
 80060f0:	18e3      	adds	r3, r4, r3
 80060f2:	42ab      	cmp	r3, r5
 80060f4:	dd0c      	ble.n	8006110 <scalbn+0x64>
 80060f6:	4c20      	ldr	r4, [pc, #128]	; (8006178 <scalbn+0xcc>)
 80060f8:	4d20      	ldr	r5, [pc, #128]	; (800617c <scalbn+0xd0>)
 80060fa:	2900      	cmp	r1, #0
 80060fc:	da01      	bge.n	8006102 <scalbn+0x56>
 80060fe:	4c1e      	ldr	r4, [pc, #120]	; (8006178 <scalbn+0xcc>)
 8006100:	4d1f      	ldr	r5, [pc, #124]	; (8006180 <scalbn+0xd4>)
 8006102:	0020      	movs	r0, r4
 8006104:	0029      	movs	r1, r5
 8006106:	4a1c      	ldr	r2, [pc, #112]	; (8006178 <scalbn+0xcc>)
 8006108:	4b1c      	ldr	r3, [pc, #112]	; (800617c <scalbn+0xd0>)
 800610a:	f7fb f8eb 	bl	80012e4 <__aeabi_dmul>
 800610e:	e7e9      	b.n	80060e4 <scalbn+0x38>
 8006110:	2b00      	cmp	r3, #0
 8006112:	dd05      	ble.n	8006120 <scalbn+0x74>
 8006114:	4c1b      	ldr	r4, [pc, #108]	; (8006184 <scalbn+0xd8>)
 8006116:	051b      	lsls	r3, r3, #20
 8006118:	4022      	ands	r2, r4
 800611a:	431a      	orrs	r2, r3
 800611c:	0011      	movs	r1, r2
 800611e:	e7e1      	b.n	80060e4 <scalbn+0x38>
 8006120:	001d      	movs	r5, r3
 8006122:	3535      	adds	r5, #53	; 0x35
 8006124:	da13      	bge.n	800614e <scalbn+0xa2>
 8006126:	4a18      	ldr	r2, [pc, #96]	; (8006188 <scalbn+0xdc>)
 8006128:	0fcb      	lsrs	r3, r1, #31
 800612a:	4294      	cmp	r4, r2
 800612c:	dd08      	ble.n	8006140 <scalbn+0x94>
 800612e:	4812      	ldr	r0, [pc, #72]	; (8006178 <scalbn+0xcc>)
 8006130:	4912      	ldr	r1, [pc, #72]	; (800617c <scalbn+0xd0>)
 8006132:	2b00      	cmp	r3, #0
 8006134:	d001      	beq.n	800613a <scalbn+0x8e>
 8006136:	4810      	ldr	r0, [pc, #64]	; (8006178 <scalbn+0xcc>)
 8006138:	4911      	ldr	r1, [pc, #68]	; (8006180 <scalbn+0xd4>)
 800613a:	4a0f      	ldr	r2, [pc, #60]	; (8006178 <scalbn+0xcc>)
 800613c:	4b0f      	ldr	r3, [pc, #60]	; (800617c <scalbn+0xd0>)
 800613e:	e7e4      	b.n	800610a <scalbn+0x5e>
 8006140:	4809      	ldr	r0, [pc, #36]	; (8006168 <scalbn+0xbc>)
 8006142:	490a      	ldr	r1, [pc, #40]	; (800616c <scalbn+0xc0>)
 8006144:	2b00      	cmp	r3, #0
 8006146:	d0c3      	beq.n	80060d0 <scalbn+0x24>
 8006148:	4807      	ldr	r0, [pc, #28]	; (8006168 <scalbn+0xbc>)
 800614a:	4910      	ldr	r1, [pc, #64]	; (800618c <scalbn+0xe0>)
 800614c:	e7c0      	b.n	80060d0 <scalbn+0x24>
 800614e:	4c0d      	ldr	r4, [pc, #52]	; (8006184 <scalbn+0xd8>)
 8006150:	3336      	adds	r3, #54	; 0x36
 8006152:	4022      	ands	r2, r4
 8006154:	051b      	lsls	r3, r3, #20
 8006156:	4313      	orrs	r3, r2
 8006158:	0019      	movs	r1, r3
 800615a:	2200      	movs	r2, #0
 800615c:	4b0c      	ldr	r3, [pc, #48]	; (8006190 <scalbn+0xe4>)
 800615e:	e7d4      	b.n	800610a <scalbn+0x5e>
 8006160:	43500000 	.word	0x43500000
 8006164:	ffff3cb0 	.word	0xffff3cb0
 8006168:	c2f8f359 	.word	0xc2f8f359
 800616c:	01a56e1f 	.word	0x01a56e1f
 8006170:	000007ff 	.word	0x000007ff
 8006174:	000007fe 	.word	0x000007fe
 8006178:	8800759c 	.word	0x8800759c
 800617c:	7e37e43c 	.word	0x7e37e43c
 8006180:	fe37e43c 	.word	0xfe37e43c
 8006184:	800fffff 	.word	0x800fffff
 8006188:	0000c350 	.word	0x0000c350
 800618c:	81a56e1f 	.word	0x81a56e1f
 8006190:	3c900000 	.word	0x3c900000

08006194 <_init>:
 8006194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006196:	46c0      	nop			; (mov r8, r8)
 8006198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800619a:	bc08      	pop	{r3}
 800619c:	469e      	mov	lr, r3
 800619e:	4770      	bx	lr

080061a0 <_fini>:
 80061a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061a2:	46c0      	nop			; (mov r8, r8)
 80061a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061a6:	bc08      	pop	{r3}
 80061a8:	469e      	mov	lr, r3
 80061aa:	4770      	bx	lr
