Analysis & Synthesis report for split
Fri May 07 15:51:34 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. User-Specified and Inferred Latches
 11. Logic Cells Representing Combinational Loops
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memoria_dados:port_map_memoria_dados|altsyncram:indice_mem_dados_rtl_0|altsyncram_kpu1:auto_generated
 16. Parameter Settings for Inferred Entity Instance: memoria_dados:port_map_memoria_dados|altsyncram:indice_mem_dados_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "extensor_sinal_4_8:port_map_extensor_sinal_4_8"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 07 15:51:34 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; split                                       ;
; Top-level Entity Name           ; split                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 8                                           ;
; Total pins                      ; 49                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 32                                          ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; split              ; split              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; split.vhd                                    ; yes             ; User VHDL File                                        ; C:/split/componentes/split.vhd                                               ;         ;
; pc.vhd                                       ; yes             ; User VHDL File                                        ; C:/split/componentes/pc.vhd                                                  ;         ;
; add.vhd                                      ; yes             ; User VHDL File                                        ; C:/split/componentes/add.vhd                                                 ;         ;
; memoria_instrucao.vhd                        ; yes             ; User VHDL File                                        ; C:/split/componentes/memoria_instrucao.vhd                                   ;         ;
; divisor_instrucao.vhd                        ; yes             ; User VHDL File                                        ; C:/split/componentes/divisor_instrucao.vhd                                   ;         ;
; unidade_controle.vhd                         ; yes             ; User VHDL File                                        ; C:/split/componentes/unidade_controle.vhd                                    ;         ;
; banco_registradores.vhd                      ; yes             ; User VHDL File                                        ; C:/split/componentes/banco_registradores.vhd                                 ;         ;
; extensor_sinal_4_8.vhd                       ; yes             ; User VHDL File                                        ; C:/split/componentes/extensor_sinal_4_8.vhd                                  ;         ;
; extensor_sinal_2_8.vhd                       ; yes             ; User VHDL File                                        ; C:/split/componentes/extensor_sinal_2_8.vhd                                  ;         ;
; ula.vhd                                      ; yes             ; User VHDL File                                        ; C:/split/componentes/ula.vhd                                                 ;         ;
; multiplexador_ula_src.vhd                    ; yes             ; User VHDL File                                        ; C:/split/componentes/multiplexador_ula_src.vhd                               ;         ;
; memoria_dados.vhd                            ; yes             ; User VHDL File                                        ; C:/split/componentes/memoria_dados.vhd                                       ;         ;
; multiplexador_M_to_reg.vhd                   ; yes             ; User VHDL File                                        ; C:/split/componentes/multiplexador_M_to_reg.vhd                              ;         ;
; and_componente.vhd                           ; yes             ; User VHDL File                                        ; C:/split/componentes/and_componente.vhd                                      ;         ;
; multiplexador_Branch_and.vhd                 ; yes             ; User VHDL File                                        ; C:/split/componentes/multiplexador_Branch_and.vhd                            ;         ;
; multiplexador_jump.vhd                       ; yes             ; User VHDL File                                        ; C:/split/componentes/multiplexador_jump.vhd                                  ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_kpu1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/split/componentes/db/altsyncram_kpu1.tdf                                  ;         ;
; db/split.ram0_memoria_dados_b72205e6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/split/componentes/db/split.ram0_memoria_dados_b72205e6.hdl.mif            ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                   ;
+---------------------------------------------+-------------------------------------------------+
; Resource                                    ; Usage                                           ;
+---------------------------------------------+-------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 51                                              ;
;                                             ;                                                 ;
; Combinational ALUT usage for logic          ; 100                                             ;
;     -- 7 input functions                    ; 0                                               ;
;     -- 6 input functions                    ; 2                                               ;
;     -- 5 input functions                    ; 17                                              ;
;     -- 4 input functions                    ; 24                                              ;
;     -- <=3 input functions                  ; 57                                              ;
;                                             ;                                                 ;
; Dedicated logic registers                   ; 8                                               ;
;                                             ;                                                 ;
; I/O pins                                    ; 49                                              ;
; Total MLAB memory bits                      ; 0                                               ;
; Total block memory bits                     ; 32                                              ;
;                                             ;                                                 ;
; Total DSP Blocks                            ; 1                                               ;
;                                             ;                                                 ;
; Maximum fan-out node                        ; memoria_instrucao:port_map_men_instrucao|Mux0~0 ;
; Maximum fan-out                             ; 17                                              ;
; Total fan-out                               ; 533                                             ;
; Average fan-out                             ; 2.48                                            ;
+---------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name            ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |split                                                      ; 100 (0)             ; 8 (0)                     ; 32                ; 1          ; 49   ; 0            ; |split                                                                                                       ; split                  ; work         ;
;    |add:port_map_add|                                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |split|add:port_map_add                                                                                      ; add                    ; work         ;
;    |and_componente:port_map_and_componente|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |split|and_componente:port_map_and_componente                                                                ; and_componente         ; work         ;
;    |memoria_dados:port_map_memoria_dados|                   ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |split|memoria_dados:port_map_memoria_dados                                                                  ; memoria_dados          ; work         ;
;       |altsyncram:indice_mem_dados_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |split|memoria_dados:port_map_memoria_dados|altsyncram:indice_mem_dados_rtl_0                                ; altsyncram             ; work         ;
;          |altsyncram_kpu1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |split|memoria_dados:port_map_memoria_dados|altsyncram:indice_mem_dados_rtl_0|altsyncram_kpu1:auto_generated ; altsyncram_kpu1        ; work         ;
;    |memoria_instrucao:port_map_men_instrucao|               ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |split|memoria_instrucao:port_map_men_instrucao                                                              ; memoria_instrucao      ; work         ;
;    |multiplexador_M_to_reg:port_map_multiplexador_M_to_reg| ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |split|multiplexador_M_to_reg:port_map_multiplexador_M_to_reg                                                ; multiplexador_M_to_reg ; work         ;
;    |multiplexador_jump:port_map_multiplexador_jump|         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |split|multiplexador_jump:port_map_multiplexador_jump                                                        ; multiplexador_jump     ; work         ;
;    |multiplexador_ula_src:port_map_multiplexador_ula_src|   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |split|multiplexador_ula_src:port_map_multiplexador_ula_src                                                  ; multiplexador_ula_src  ; work         ;
;    |pc:port_map_pc|                                         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |split|pc:port_map_pc                                                                                        ; pc                     ; work         ;
;    |ula:port_map_ula|                                       ; 54 (54)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |split|ula:port_map_ula                                                                                      ; ula                    ; work         ;
;    |unidade_controle:port_map_uc|                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |split|unidade_controle:port_map_uc                                                                          ; unidade_controle       ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; Name                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                          ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+
; memoria_dados:port_map_memoria_dados|altsyncram:indice_mem_dados_rtl_0|altsyncram_kpu1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; db/split.ram0_memoria_dados_b72205e6.hdl.mif ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+-----------------------------------------------------+------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal    ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------+------------------------+
; ula:port_map_ula|resultado_ula[0]                   ; ula:port_map_ula|Mux29 ; yes                    ;
; ula:port_map_ula|resultado_ula[1]                   ; ula:port_map_ula|Mux29 ; yes                    ;
; ula:port_map_ula|resultado_ula[2]                   ; ula:port_map_ula|Mux29 ; yes                    ;
; ula:port_map_ula|resultado_ula[3]                   ; ula:port_map_ula|Mux29 ; yes                    ;
; ula:port_map_ula|resultado_ula[4]                   ; ula:port_map_ula|Mux29 ; yes                    ;
; ula:port_map_ula|resultado_ula[5]                   ; ula:port_map_ula|Mux29 ; yes                    ;
; ula:port_map_ula|resultado_ula[6]                   ; ula:port_map_ula|Mux29 ; yes                    ;
; ula:port_map_ula|resultado_ula[7]                   ; ula:port_map_ula|Mux29 ; yes                    ;
; ula:port_map_ula|zero                               ; ula:port_map_ula|Mux2  ; yes                    ;
; ula:port_map_ula|result_mult[0]                     ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[8]                     ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[9]                     ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[10]                    ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[11]                    ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[12]                    ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[13]                    ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[14]                    ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[15]                    ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[1]                     ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[2]                     ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[3]                     ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[4]                     ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[5]                     ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[6]                     ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|result_mult[7]                     ; ula:port_map_ula|Mux5  ; yes                    ;
; ula:port_map_ula|entrada_temp_if                    ; ula:port_map_ula|Mux0  ; yes                    ;
; Number of user-specified and inferred latches = 26  ;                        ;                        ;
+-----------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                       ;
+--------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                ;   ;
+--------------------------------------------------------------------------------+---+
; multiplexador_M_to_reg:port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[0]~0 ;   ;
; multiplexador_M_to_reg:port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[1]~1 ;   ;
; multiplexador_M_to_reg:port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[2]~2 ;   ;
; multiplexador_M_to_reg:port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[3]~3 ;   ;
; multiplexador_M_to_reg:port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[4]~4 ;   ;
; multiplexador_M_to_reg:port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[5]~5 ;   ;
; multiplexador_M_to_reg:port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[6]~6 ;   ;
; multiplexador_M_to_reg:port_map_multiplexador_M_to_reg|saida_mux_M_to_reg[7]~7 ;   ;
; Number of logic cells representing combinational loops                         ; 8 ;
+--------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                              ;
+------------------------------------------------------+-------------------------------------------------------------+------+
; Register Name                                        ; Megafunction                                                ; Type ;
+------------------------------------------------------+-------------------------------------------------------------+------+
; memoria_dados:port_map_memoria_dados|dado_lido[0..7] ; memoria_dados:port_map_memoria_dados|indice_mem_dados_rtl_0 ; RAM  ;
+------------------------------------------------------+-------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |split|pc:port_map_pc|saida_pc[6] ;
; 1:1                ; 16 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |split|ula:port_map_ula|Mux7      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |split|ula:port_map_ula|Mux21     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memoria_dados:port_map_memoria_dados|altsyncram:indice_mem_dados_rtl_0|altsyncram_kpu1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memoria_dados:port_map_memoria_dados|altsyncram:indice_mem_dados_rtl_0 ;
+------------------------------------+----------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                ;
+------------------------------------+----------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                             ;
; WIDTH_A                            ; 8                                            ; Untyped                             ;
; WIDTHAD_A                          ; 3                                            ; Untyped                             ;
; NUMWORDS_A                         ; 8                                            ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                             ;
; WIDTH_B                            ; 8                                            ; Untyped                             ;
; WIDTHAD_B                          ; 3                                            ; Untyped                             ;
; NUMWORDS_B                         ; 8                                            ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                       ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                             ;
; INIT_FILE                          ; db/split.ram0_memoria_dados_b72205e6.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_kpu1                              ; Untyped                             ;
+------------------------------------+----------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                      ;
; Entity Instance                           ; memoria_dados:port_map_memoria_dados|altsyncram:indice_mem_dados_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
+-------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "extensor_sinal_4_8:port_map_extensor_sinal_4_8"                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; saida_extensor ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 8                           ;
;     plain             ; 8                           ;
; arriav_lcell_comb     ; 100                         ;
;     arith             ; 17                          ;
;         1 data inputs ; 9                           ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 2                           ;
;     normal            ; 83                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 22                          ;
;         5 data inputs ; 17                          ;
;         6 data inputs ; 2                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 49                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 5.80                        ;
; Average LUT depth     ; 3.33                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri May 07 15:51:19 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off split -c split
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file split.vhd
    Info (12022): Found design unit 1: split-comportamento_split File: C:/split/componentes/split.vhd Line: 17
    Info (12023): Found entity 1: split File: C:/split/componentes/split.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-comportamento_pc File: C:/split/componentes/pc.vhd Line: 14
    Info (12023): Found entity 1: pc File: C:/split/componentes/pc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file add.vhd
    Info (12022): Found design unit 1: add-comportamento_add File: C:/split/componentes/add.vhd Line: 13
    Info (12023): Found entity 1: add File: C:/split/componentes/add.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoria_instrucao.vhd
    Info (12022): Found design unit 1: memoria_instrucao-comportamento_mem File: C:/split/componentes/memoria_instrucao.vhd Line: 13
    Info (12023): Found entity 1: memoria_instrucao File: C:/split/componentes/memoria_instrucao.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file divisor_instrucao.vhd
    Info (12022): Found design unit 1: divisor_instrucao-comportamento_divisor File: C:/split/componentes/divisor_instrucao.vhd Line: 17
    Info (12023): Found entity 1: divisor_instrucao File: C:/split/componentes/divisor_instrucao.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file unidade_controle.vhd
    Info (12022): Found design unit 1: unidade_controle-comportamento_uc File: C:/split/componentes/unidade_controle.vhd Line: 21
    Info (12023): Found entity 1: unidade_controle File: C:/split/componentes/unidade_controle.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file banco_registradores.vhd
    Info (12022): Found design unit 1: banco_registradores-comportamento_banco_registradores File: C:/split/componentes/banco_registradores.vhd Line: 19
    Info (12023): Found entity 1: banco_registradores File: C:/split/componentes/banco_registradores.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file extensor_sinal_4_8.vhd
    Info (12022): Found design unit 1: extensor_sinal_4_8-comportamento_extensor File: C:/split/componentes/extensor_sinal_4_8.vhd Line: 11
    Info (12023): Found entity 1: extensor_sinal_4_8 File: C:/split/componentes/extensor_sinal_4_8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file extensor_sinal_2_8.vhd
    Info (12022): Found design unit 1: extensor_sinal_2_8-comportamento_extensor File: C:/split/componentes/extensor_sinal_2_8.vhd Line: 11
    Info (12023): Found entity 1: extensor_sinal_2_8 File: C:/split/componentes/extensor_sinal_2_8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-comportamento_ula File: C:/split/componentes/ula.vhd Line: 21
    Info (12023): Found entity 1: ula File: C:/split/componentes/ula.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file multiplexador_ula_src.vhd
    Info (12022): Found design unit 1: multiplexador_ula_src-mux_comportamento_ula File: C:/split/componentes/multiplexador_ula_src.vhd Line: 13
    Info (12023): Found entity 1: multiplexador_ula_src File: C:/split/componentes/multiplexador_ula_src.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoria_dados.vhd
    Info (12022): Found design unit 1: memoria_dados-comportamento_mem_dados File: C:/split/componentes/memoria_dados.vhd Line: 18
    Info (12023): Found entity 1: memoria_dados File: C:/split/componentes/memoria_dados.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file multiplexador_m_to_reg.vhd
    Info (12022): Found design unit 1: multiplexador_M_to_reg-mux_comportamento_M_to_reg File: C:/split/componentes/multiplexador_M_to_reg.vhd Line: 13
    Info (12023): Found entity 1: multiplexador_M_to_reg File: C:/split/componentes/multiplexador_M_to_reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file and_componente.vhd
    Info (12022): Found design unit 1: and_componente-and_comportamento File: C:/split/componentes/and_componente.vhd Line: 13
    Info (12023): Found entity 1: and_componente File: C:/split/componentes/and_componente.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file multiplexador_branch_and.vhd
    Info (12022): Found design unit 1: multiplexador_Branch_and-mux_comportamento_and File: C:/split/componentes/multiplexador_Branch_and.vhd Line: 13
    Info (12023): Found entity 1: multiplexador_Branch_and File: C:/split/componentes/multiplexador_Branch_and.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file multiplexador_jump.vhd
    Info (12022): Found design unit 1: multiplexador_jump-mux_comportamento_jump File: C:/split/componentes/multiplexador_jump.vhd Line: 13
    Info (12023): Found entity 1: multiplexador_jump File: C:/split/componentes/multiplexador_jump.vhd Line: 4
Info (12127): Elaborating entity "split" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at split.vhd(201): object "out_extensor_sinal_4_8" assigned a value but never read File: C:/split/componentes/split.vhd Line: 201
Info (12128): Elaborating entity "pc" for hierarchy "pc:port_map_pc" File: C:/split/componentes/split.vhd Line: 228
Info (12128): Elaborating entity "add" for hierarchy "add:port_map_add" File: C:/split/componentes/split.vhd Line: 230
Warning (10492): VHDL Process Statement warning at add.vhd(21): signal "proxima" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/add.vhd Line: 21
Info (12128): Elaborating entity "memoria_instrucao" for hierarchy "memoria_instrucao:port_map_men_instrucao" File: C:/split/componentes/split.vhd Line: 232
Warning (10492): VHDL Process Statement warning at memoria_instrucao.vhd(64): signal "entrada_mem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/memoria_instrucao.vhd Line: 64
Info (12128): Elaborating entity "divisor_instrucao" for hierarchy "divisor_instrucao:port_map_divisor_instrucao" File: C:/split/componentes/split.vhd Line: 234
Info (12128): Elaborating entity "unidade_controle" for hierarchy "unidade_controle:port_map_uc" File: C:/split/componentes/split.vhd Line: 236
Warning (10492): VHDL Process Statement warning at unidade_controle.vhd(25): signal "entrada_uc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/unidade_controle.vhd Line: 25
Info (12128): Elaborating entity "banco_registradores" for hierarchy "banco_registradores:port_map_banco_regs" File: C:/split/componentes/split.vhd Line: 238
Warning (10492): VHDL Process Statement warning at banco_registradores.vhd(27): signal "reg_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/banco_registradores.vhd Line: 27
Warning (10492): VHDL Process Statement warning at banco_registradores.vhd(28): signal "entrada_escrita_dados" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/banco_registradores.vhd Line: 28
Warning (10492): VHDL Process Statement warning at banco_registradores.vhd(30): signal "registrador" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/banco_registradores.vhd Line: 30
Warning (10492): VHDL Process Statement warning at banco_registradores.vhd(31): signal "registrador" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/banco_registradores.vhd Line: 31
Warning (10492): VHDL Process Statement warning at banco_registradores.vhd(31): signal "entrada_reg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/banco_registradores.vhd Line: 31
Info (12128): Elaborating entity "extensor_sinal_4_8" for hierarchy "extensor_sinal_4_8:port_map_extensor_sinal_4_8" File: C:/split/componentes/split.vhd Line: 240
Info (12128): Elaborating entity "extensor_sinal_2_8" for hierarchy "extensor_sinal_2_8:port_map_extensor_sinal_2_8" File: C:/split/componentes/split.vhd Line: 242
Info (12128): Elaborating entity "ula" for hierarchy "ula:port_map_ula" File: C:/split/componentes/split.vhd Line: 244
Warning (10492): VHDL Process Statement warning at ula.vhd(29): signal "entrada_ula_op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 29
Warning (10492): VHDL Process Statement warning at ula.vhd(31): signal "entrada_dado_lido1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 31
Warning (10492): VHDL Process Statement warning at ula.vhd(31): signal "entrada_dado_lido2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 31
Warning (10492): VHDL Process Statement warning at ula.vhd(34): signal "entrada_dado_lido1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 34
Warning (10492): VHDL Process Statement warning at ula.vhd(34): signal "entrada_dado_lido2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 34
Warning (10492): VHDL Process Statement warning at ula.vhd(37): signal "entrada_dado_lido1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 37
Warning (10492): VHDL Process Statement warning at ula.vhd(37): signal "entrada_dado_lido2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 37
Warning (10492): VHDL Process Statement warning at ula.vhd(38): signal "result_mult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 38
Warning (10492): VHDL Process Statement warning at ula.vhd(41): signal "result_mult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 41
Warning (10492): VHDL Process Statement warning at ula.vhd(46): signal "entrada_dado_lido1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 46
Warning (10492): VHDL Process Statement warning at ula.vhd(49): signal "entrada_dado_lido1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 49
Warning (10492): VHDL Process Statement warning at ula.vhd(52): signal "entrada_dado_lido1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 52
Warning (10492): VHDL Process Statement warning at ula.vhd(52): signal "entrada_dado_lido2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 52
Warning (10492): VHDL Process Statement warning at ula.vhd(59): signal "entrada_temp_if" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 59
Warning (10492): VHDL Process Statement warning at ula.vhd(66): signal "entrada_temp_if" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/split/componentes/ula.vhd Line: 66
Warning (10631): VHDL Process Statement warning at ula.vhd(27): inferring latch(es) for signal or variable "resultado_ula", which holds its previous value in one or more paths through the process File: C:/split/componentes/ula.vhd Line: 27
Warning (10631): VHDL Process Statement warning at ula.vhd(27): inferring latch(es) for signal or variable "result_mult", which holds its previous value in one or more paths through the process File: C:/split/componentes/ula.vhd Line: 27
Warning (10631): VHDL Process Statement warning at ula.vhd(27): inferring latch(es) for signal or variable "entrada_temp_if", which holds its previous value in one or more paths through the process File: C:/split/componentes/ula.vhd Line: 27
Warning (10631): VHDL Process Statement warning at ula.vhd(27): inferring latch(es) for signal or variable "zero", which holds its previous value in one or more paths through the process File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "zero" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "entrada_temp_if" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[0]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[1]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[2]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[3]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[4]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[5]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[6]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[7]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[8]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[9]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[10]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[11]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[12]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[13]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[14]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "result_mult[15]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "resultado_ula[0]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "resultado_ula[1]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "resultado_ula[2]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "resultado_ula[3]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "resultado_ula[4]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "resultado_ula[5]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "resultado_ula[6]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (10041): Inferred latch for "resultado_ula[7]" at ula.vhd(27) File: C:/split/componentes/ula.vhd Line: 27
Info (12128): Elaborating entity "multiplexador_ula_src" for hierarchy "multiplexador_ula_src:port_map_multiplexador_ula_src" File: C:/split/componentes/split.vhd Line: 246
Info (12128): Elaborating entity "memoria_dados" for hierarchy "memoria_dados:port_map_memoria_dados" File: C:/split/componentes/split.vhd Line: 248
Info (12128): Elaborating entity "multiplexador_M_to_reg" for hierarchy "multiplexador_M_to_reg:port_map_multiplexador_M_to_reg" File: C:/split/componentes/split.vhd Line: 250
Info (12128): Elaborating entity "and_componente" for hierarchy "and_componente:port_map_and_componente" File: C:/split/componentes/split.vhd Line: 252
Info (12128): Elaborating entity "multiplexador_Branch_and" for hierarchy "multiplexador_Branch_and:port_map_multiplexador_Branch_and" File: C:/split/componentes/split.vhd Line: 254
Info (12128): Elaborating entity "multiplexador_jump" for hierarchy "multiplexador_jump:port_map_multiplexador_jump" File: C:/split/componentes/split.vhd Line: 256
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~0" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~1" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~2" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~3" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~4" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~5" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~6" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~7" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~8" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~9" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~10" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~11" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~12" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~13" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~14" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~15" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~16" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~17" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~18" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~19" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~20" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~21" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~22" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~23" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~24" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~25" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~26" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~27" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~28" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~29" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~30" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Warning (14026): LATCH primitive "banco_registradores:port_map_banco_regs|registrador~31" is permanently enabled File: C:/split/componentes/banco_registradores.vhd Line: 22
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memoria_dados:port_map_memoria_dados|indice_mem_dados_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/split.ram0_memoria_dados_b72205e6.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "memoria_dados:port_map_memoria_dados|altsyncram:indice_mem_dados_rtl_0"
Info (12133): Instantiated megafunction "memoria_dados:port_map_memoria_dados|altsyncram:indice_mem_dados_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/split.ram0_memoria_dados_b72205e6.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpu1.tdf
    Info (12023): Found entity 1: altsyncram_kpu1 File: C:/split/componentes/db/altsyncram_kpu1.tdf Line: 28
Warning (13012): Latch ula:port_map_ula|resultado_ula[0] has unsafe behavior File: C:/split/componentes/ula.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:port_map_pc|saida_pc[0] File: C:/split/componentes/pc.vhd Line: 18
Warning (13012): Latch ula:port_map_ula|resultado_ula[1] has unsafe behavior File: C:/split/componentes/ula.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:port_map_pc|saida_pc[0] File: C:/split/componentes/pc.vhd Line: 18
Warning (13012): Latch ula:port_map_ula|resultado_ula[2] has unsafe behavior File: C:/split/componentes/ula.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:port_map_pc|saida_pc[0] File: C:/split/componentes/pc.vhd Line: 18
Warning (13012): Latch ula:port_map_ula|resultado_ula[3] has unsafe behavior File: C:/split/componentes/ula.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:port_map_pc|saida_pc[0] File: C:/split/componentes/pc.vhd Line: 18
Warning (13012): Latch ula:port_map_ula|resultado_ula[4] has unsafe behavior File: C:/split/componentes/ula.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:port_map_pc|saida_pc[0] File: C:/split/componentes/pc.vhd Line: 18
Warning (13012): Latch ula:port_map_ula|resultado_ula[5] has unsafe behavior File: C:/split/componentes/ula.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:port_map_pc|saida_pc[0] File: C:/split/componentes/pc.vhd Line: 18
Warning (13012): Latch ula:port_map_ula|resultado_ula[6] has unsafe behavior File: C:/split/componentes/ula.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:port_map_pc|saida_pc[0] File: C:/split/componentes/pc.vhd Line: 18
Warning (13012): Latch ula:port_map_ula|resultado_ula[7] has unsafe behavior File: C:/split/componentes/ula.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:port_map_pc|saida_pc[0] File: C:/split/componentes/pc.vhd Line: 18
Warning (13012): Latch ula:port_map_ula|zero has unsafe behavior File: C:/split/componentes/ula.vhd Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:port_map_pc|saida_pc[0] File: C:/split/componentes/pc.vhd Line: 18
Warning (13012): Latch ula:port_map_ula|entrada_temp_if has unsafe behavior File: C:/split/componentes/ula.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pc:port_map_pc|saida_pc[0] File: C:/split/componentes/pc.vhd Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "memoria_dados:port_map_memoria_dados|altsyncram:indice_mem_dados_rtl_0|altsyncram_kpu1:auto_generated|ALTSYNCRAM" File: C:/split/componentes/db/altsyncram_kpu1.tdf Line: 39
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 158 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 100 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Fri May 07 15:51:34 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:36


