
*** Running vivado
    with args -log top_modulept2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_modulept2.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_modulept2.tcl -notrace
Command: synth_design -top top_modulept2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 281.652 ; gain = 71.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_modulept2' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/top_modulept2.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_basic' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/uart_basic.v:10]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_tick_gen' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
	Parameter SHIFT_LIMITER bound to: 7 - type: integer 
	Parameter INCREMENT bound to: 2416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/uart_baud_tick_gen.v:38]
INFO: [Synth 8-256] done synthesizing module 'uart_baud_tick_gen' (1#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/uart_baud_tick_gen.v:11]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/uart_rx.v:23]
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_START bound to: 1 - type: integer 
	Parameter RX_RECV bound to: 2 - type: integer 
	Parameter RX_STOP bound to: 3 - type: integer 
	Parameter RX_READY bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_sync' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/data_sync.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_sync' (2#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/data_sync.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/uart_rx.v:91]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (3#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_baud_tick_gen__parameterized0' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
	Parameter SHIFT_LIMITER bound to: 4 - type: integer 
	Parameter INCREMENT bound to: 302 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_tick_gen__parameterized0' (3#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/uart_baud_tick_gen.v:11]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/uart_tx.v:10]
	Parameter TX_IDLE bound to: 2'b00 
	Parameter TX_START bound to: 2'b01 
	Parameter TX_SEND bound to: 2'b10 
	Parameter TX_STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (4#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/uart_tx.v:10]
INFO: [Synth 8-256] done synthesizing module 'uart_basic' (5#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/Desktop/uart_basic.v:10]
INFO: [Synth 8-638] synthesizing module 'UART_RX_CTRL' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/UART_RX_CTRL.v:23]
	Parameter E0 bound to: 4'b1111 
	Parameter E1 bound to: 4'b0001 
	Parameter E2 bound to: 4'b0010 
	Parameter E3 bound to: 4'b0011 
	Parameter E4 bound to: 4'b0100 
	Parameter E5 bound to: 4'b0101 
	Parameter E6 bound to: 4'b0110 
	Parameter E7 bound to: 4'b0111 
	Parameter E8 bound to: 4'b1000 
	Parameter E9 bound to: 4'b1001 
	Parameter E10 bound to: 4'b1010 
	Parameter E11 bound to: 4'b1011 
INFO: [Synth 8-256] done synthesizing module 'UART_RX_CTRL' (6#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/UART_RX_CTRL.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/top_modulept2.v:62]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/UART_TX_CTRL.v:23]
	Parameter INTER_BYTE_DELAY bound to: 1000000 - type: integer 
	Parameter WAIT_FOR_REGISTER_DELAY bound to: 100 - type: integer 
	Parameter IDLE bound to: 3'b101 
	Parameter REGISTER_DATAIN16 bound to: 3'b001 
	Parameter SEND_BYTE_0 bound to: 3'b010 
	Parameter DELAY_BYTE_0 bound to: 3'b011 
	Parameter SEND_BYTE_1 bound to: 3'b100 
	Parameter DELAY_BYTE_1 bound to: 3'b000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/UART_TX_CTRL.v:57]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (7#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/UART_TX_CTRL.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ALU.v:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ALU_OP_ADD bound to: 1 - type: integer 
	Parameter ALU_OP_SUB bound to: 2 - type: integer 
	Parameter ALU_OP_MUL bound to: 3 - type: integer 
	Parameter ALU_OP_AND bound to: 4 - type: integer 
	Parameter ALU_OP_OR bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'driver_display7seg' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/driver_display7seg.v:23]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/driver_display7seg.v:46]
INFO: [Synth 8-638] synthesizing module 'decodificador_7s' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/decodificador_7s.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/decodificador_7s.v:29]
INFO: [Synth 8-256] done synthesizing module 'decodificador_7s' (9#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/decodificador_7s.v:23]
INFO: [Synth 8-256] done synthesizing module 'driver_display7seg' (10#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/driver_display7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'unsigned_to_bcd' [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/Downloads/unsigned_to_bcd.v:22]
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_SHIFT bound to: 2 - type: integer 
	Parameter S_ADD3 bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'unsigned_to_bcd' (11#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/Downloads/unsigned_to_bcd.v:22]
INFO: [Synth 8-256] done synthesizing module 'top_modulept2' (12#1) [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/top_modulept2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 319.082 ; gain = 108.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 319.082 ; gain = 108.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_modulept2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_modulept2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 632.711 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 632.711 ; gain = 422.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 632.711 ; gain = 422.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 632.711 ; gain = 422.539
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "rx_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'estado_actual_reg' in module 'UART_RX_CTRL'
INFO: [Synth 8-5544] ROM "tx_result_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsb_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msb_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op2_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op1_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_siguiente0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_siguiente0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_siguiente0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_siguiente0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_siguiente0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_siguiente0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_TX_CTRL'
INFO: [Synth 8-5544] ROM "new_tx_busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_data16" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ALU.v:34]
INFO: [Synth 8-5546] ROM "zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numeroh_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                RX_START |                              001 |                              001
                 RX_RECV |                              010 |                              010
                 RX_STOP |                              011 |                              011
                RX_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      E0 |                             0000 |                             1111
                      E1 |                             0001 |                             0001
                      E2 |                             0010 |                             0010
                      E3 |                             0011 |                             0011
                      E4 |                             0100 |                             0100
                      E5 |                             0101 |                             0101
                      E6 |                             0110 |                             0110
                      E7 |                             0111 |                             0111
                      E8 |                             1000 |                             1000
                      E9 |                             1001 |                             1001
                     E10 |                             1010 |                             1010
                     E11 |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_actual_reg' using encoding 'sequential' in module 'UART_RX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              101
       REGISTER_DATAIN16 |                              001 |                              001
             SEND_BYTE_0 |                              010 |                              010
            DELAY_BYTE_0 |                              011 |                              011
             SEND_BYTE_1 |                              100 |                              100
            DELAY_BYTE_1 |                              101 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_TX_CTRL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 632.711 ; gain = 422.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     17 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_modulept2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module uart_baud_tick_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
Module data_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module uart_baud_tick_gen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module uart_basic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module UART_RX_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 6     
Module UART_TX_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Muxes : 
	   6 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module driver_display7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
Module unsigned_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "r50/zero" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r50/out_ext0, operation Mode is: A2*B2.
DSP Report: register rx_sesabe/op2_reg is absorbed into DSP r50/out_ext0.
DSP Report: register rx_sesabe/op1_reg is absorbed into DSP r50/out_ext0.
DSP Report: operator r50/out_ext0 is absorbed into DSP r50/out_ext0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 632.711 ; gain = 422.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_modulept2 | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 632.711 ; gain = 422.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 647.871 ; gain = 437.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 654.871 ; gain = 444.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 654.871 ; gain = 444.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 654.871 ; gain = 444.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 654.871 ; gain = 444.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 654.871 ; gain = 444.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 654.871 ; gain = 444.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 654.871 ; gain = 444.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    26|
|3     |DSP48E1 |     1|
|4     |LUT1    |    85|
|5     |LUT2    |     7|
|6     |LUT3    |    42|
|7     |LUT4    |    46|
|8     |LUT5    |    62|
|9     |LUT6    |    84|
|10    |FDCE    |     4|
|11    |FDRE    |   280|
|12    |FDSE    |     5|
|13    |IBUF    |     3|
|14    |OBUF    |    17|
+------+--------+------+

Report Instance Areas: 
+------+-------------------+-----------------------------------+------+
|      |Instance           |Module                             |Cells |
+------+-------------------+-----------------------------------+------+
|1     |top                |                                   |   663|
|2     |  nolabel_line62   |UART_TX_CTRL                       |   122|
|3     |  r1               |uart_basic                         |   150|
|4     |    baud8_tick_blk |uart_baud_tick_gen                 |    39|
|5     |    baud_tick_blk  |uart_baud_tick_gen__parameterized0 |    42|
|6     |    uart_rx_blk    |uart_rx                            |    44|
|7     |      rx_sync_inst |data_sync                          |     9|
|8     |    uart_tx_blk    |uart_tx                            |    23|
|9     |  r10              |driver_display7seg                 |    60|
|10    |  r11              |unsigned_to_bcd                    |   147|
|11    |  r50              |ALU                                |     5|
|12    |  rx_sesabe        |UART_RX_CTRL                       |   142|
+------+-------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 654.871 ; gain = 444.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 654.871 ; gain = 131.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 654.871 ; gain = 444.699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 654.871 ; gain = 444.699
INFO: [Common 17-1381] The checkpoint 'C:/Users/Gerson/Documents/ELO212/LAB_5/LAB_5/LAB_5.runs/synth_1/top_modulept2.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 654.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 15:00:59 2017...
