//
// Generated by LLVM NVPTX Back-End
//

.version 3.1
.target sm_20
.address_size 64

	// .globl	kernel
.visible .shared .align 4 .b8 counts[64];
                                        // @kernel
.visible .entry kernel(
	.param .u64 kernel_param_0,
	.param .u64 kernel_param_1
)
{
	.reg .s32 	%r<5>;
	.reg .s64 	%rl<11>;

// BB#0:                                // %entry
	ld.param.u64 	%rl1, [kernel_param_0];
	mov.u32 	%r1, %tid.x;
	mul.wide.s32 	%rl2, %r1, 4;
	mov.u64 	%rl3, counts;
	add.s64 	%rl4, %rl3, %rl2;
	ld.param.u64 	%rl5, [kernel_param_1];
	mov.u32 	%r2, 0;
	st.shared.u32 	[%rl4], %r2;
	add.s64 	%rl6, %rl1, %rl2;
	ld.global.s32 	%rl7, [%rl6];
	shl.b64 	%rl8, %rl7, 2;
	add.s64 	%rl9, %rl3, %rl8;
	atom.shared.add.u32 	%r3, [%rl9], 1;
	ld.shared.u32 	%r4, [%rl4];
	add.s64 	%rl10, %rl5, %rl2;
	st.global.u32 	[%rl10], %r4;
	ret;
}

