--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Q1.twx Q1.ncd -o Q1.twr Q1.pcf -ucf Q1.ucf

Design file:              Q1.ncd
Physical constraint file: Q1.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1345 paths analyzed, 97 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.655ns.
--------------------------------------------------------------------------------

Paths for end point print_1/code_3 (SLICE_X64Y42.G3), 142 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_1 (FF)
  Destination:          print_1/code_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.655ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_1 to print_1/code_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y51.XQ      Tcko                  0.591   b<1>
                                                       b_1
    SLICE_X64Y50.G4      net (fanout=2)        1.086   b<1>
    SLICE_X64Y50.Y       Tilo                  0.759   print_1/Maddsub_code_addsub0000_lut<3>
                                                       add4_1/sum3/Madd_AUX_1_addsub0001_xor<0>111
    SLICE_X64Y49.F4      net (fanout=5)        0.388   N01
    SLICE_X64Y49.X       Tilo                  0.759   sum_2_OBUF
                                                       add4_1/sum2/Madd_AUX_1_addsub0001_xor<0>11
    SLICE_X64Y48.G2      net (fanout=8)        0.202   sum_2_OBUF
    SLICE_X64Y48.Y       Tilo                  0.759   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X65Y46.F2      net (fanout=5)        0.603   print_1/code_mux0001<1>_mand
    SLICE_X65Y46.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.Y       Tciny                 0.869   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_xor<3>
    SLICE_X64Y42.G3      net (fanout=1)        0.585   print_1/code_addsub0000<3>
    SLICE_X64Y42.CLK     Tgck                  0.892   print_1/code<3>
                                                       print_1/code_mux0000<2>1
                                                       print_1/code_3
    -------------------------------------------------  ---------------------------
    Total                                      8.655ns (5.791ns logic, 2.864ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_0 (FF)
  Destination:          print_1/code_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.612ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: a_0 to print_1/code_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y50.YQ      Tcko                  0.587   a<1>
                                                       a_0
    SLICE_X64Y50.G2      net (fanout=4)        1.047   a<0>
    SLICE_X64Y50.Y       Tilo                  0.759   print_1/Maddsub_code_addsub0000_lut<3>
                                                       add4_1/sum3/Madd_AUX_1_addsub0001_xor<0>111
    SLICE_X64Y49.F4      net (fanout=5)        0.388   N01
    SLICE_X64Y49.X       Tilo                  0.759   sum_2_OBUF
                                                       add4_1/sum2/Madd_AUX_1_addsub0001_xor<0>11
    SLICE_X64Y48.G2      net (fanout=8)        0.202   sum_2_OBUF
    SLICE_X64Y48.Y       Tilo                  0.759   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X65Y46.F2      net (fanout=5)        0.603   print_1/code_mux0001<1>_mand
    SLICE_X65Y46.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.Y       Tciny                 0.869   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_xor<3>
    SLICE_X64Y42.G3      net (fanout=1)        0.585   print_1/code_addsub0000<3>
    SLICE_X64Y42.CLK     Tgck                  0.892   print_1/code<3>
                                                       print_1/code_mux0000<2>1
                                                       print_1/code_3
    -------------------------------------------------  ---------------------------
    Total                                      8.612ns (5.787ns logic, 2.825ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_1 (FF)
  Destination:          print_1/code_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.569ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_1 to print_1/code_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y51.XQ      Tcko                  0.591   b<1>
                                                       b_1
    SLICE_X64Y50.G4      net (fanout=2)        1.086   b<1>
    SLICE_X64Y50.Y       Tilo                  0.759   print_1/Maddsub_code_addsub0000_lut<3>
                                                       add4_1/sum3/Madd_AUX_1_addsub0001_xor<0>111
    SLICE_X64Y50.F4      net (fanout=5)        0.103   N01
    SLICE_X64Y50.X       Tilo                  0.759   print_1/Maddsub_code_addsub0000_lut<3>
                                                       add4_1/sum3/Madd_AUX_1_addsub0001_xor<0>11
    SLICE_X64Y48.G1      net (fanout=8)        0.401   print_1/Maddsub_code_addsub0000_lut<3>
    SLICE_X64Y48.Y       Tilo                  0.759   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X65Y46.F2      net (fanout=5)        0.603   print_1/code_mux0001<1>_mand
    SLICE_X65Y46.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.Y       Tciny                 0.869   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_xor<3>
    SLICE_X64Y42.G3      net (fanout=1)        0.585   print_1/code_addsub0000<3>
    SLICE_X64Y42.CLK     Tgck                  0.892   print_1/code<3>
                                                       print_1/code_mux0000<2>1
                                                       print_1/code_3
    -------------------------------------------------  ---------------------------
    Total                                      8.569ns (5.791ns logic, 2.778ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Paths for end point print_1/code_5 (SLICE_X64Y44.G3), 196 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_1 (FF)
  Destination:          print_1/code_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.460ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_1 to print_1/code_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y51.XQ      Tcko                  0.591   b<1>
                                                       b_1
    SLICE_X64Y50.G4      net (fanout=2)        1.086   b<1>
    SLICE_X64Y50.Y       Tilo                  0.759   print_1/Maddsub_code_addsub0000_lut<3>
                                                       add4_1/sum3/Madd_AUX_1_addsub0001_xor<0>111
    SLICE_X64Y49.F4      net (fanout=5)        0.388   N01
    SLICE_X64Y49.X       Tilo                  0.759   sum_2_OBUF
                                                       add4_1/sum2/Madd_AUX_1_addsub0001_xor<0>11
    SLICE_X64Y48.G2      net (fanout=8)        0.202   sum_2_OBUF
    SLICE_X64Y48.Y       Tilo                  0.759   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X65Y46.F2      net (fanout=5)        0.603   print_1/code_mux0001<1>_mand
    SLICE_X65Y46.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.COUT    Tbyp                  0.118   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X65Y48.Y       Tciny                 0.869   print_1/code_addsub0000<4>
                                                       print_1/Maddsub_code_addsub0000_cy<4>
                                                       print_1/Maddsub_code_addsub0000_xor<5>
    SLICE_X64Y44.G3      net (fanout=1)        0.272   print_1/code_addsub0000<5>
    SLICE_X64Y44.CLK     Tgck                  0.892   print_1/code<5>
                                                       print_1/code_mux0000<0>1
                                                       print_1/code_5
    -------------------------------------------------  ---------------------------
    Total                                      8.460ns (5.909ns logic, 2.551ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_0 (FF)
  Destination:          print_1/code_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.417ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: a_0 to print_1/code_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y50.YQ      Tcko                  0.587   a<1>
                                                       a_0
    SLICE_X64Y50.G2      net (fanout=4)        1.047   a<0>
    SLICE_X64Y50.Y       Tilo                  0.759   print_1/Maddsub_code_addsub0000_lut<3>
                                                       add4_1/sum3/Madd_AUX_1_addsub0001_xor<0>111
    SLICE_X64Y49.F4      net (fanout=5)        0.388   N01
    SLICE_X64Y49.X       Tilo                  0.759   sum_2_OBUF
                                                       add4_1/sum2/Madd_AUX_1_addsub0001_xor<0>11
    SLICE_X64Y48.G2      net (fanout=8)        0.202   sum_2_OBUF
    SLICE_X64Y48.Y       Tilo                  0.759   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X65Y46.F2      net (fanout=5)        0.603   print_1/code_mux0001<1>_mand
    SLICE_X65Y46.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.COUT    Tbyp                  0.118   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X65Y48.Y       Tciny                 0.869   print_1/code_addsub0000<4>
                                                       print_1/Maddsub_code_addsub0000_cy<4>
                                                       print_1/Maddsub_code_addsub0000_xor<5>
    SLICE_X64Y44.G3      net (fanout=1)        0.272   print_1/code_addsub0000<5>
    SLICE_X64Y44.CLK     Tgck                  0.892   print_1/code<5>
                                                       print_1/code_mux0000<0>1
                                                       print_1/code_5
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (5.905ns logic, 2.512ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_1 (FF)
  Destination:          print_1/code_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.374ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_1 to print_1/code_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y51.XQ      Tcko                  0.591   b<1>
                                                       b_1
    SLICE_X64Y50.G4      net (fanout=2)        1.086   b<1>
    SLICE_X64Y50.Y       Tilo                  0.759   print_1/Maddsub_code_addsub0000_lut<3>
                                                       add4_1/sum3/Madd_AUX_1_addsub0001_xor<0>111
    SLICE_X64Y50.F4      net (fanout=5)        0.103   N01
    SLICE_X64Y50.X       Tilo                  0.759   print_1/Maddsub_code_addsub0000_lut<3>
                                                       add4_1/sum3/Madd_AUX_1_addsub0001_xor<0>11
    SLICE_X64Y48.G1      net (fanout=8)        0.401   print_1/Maddsub_code_addsub0000_lut<3>
    SLICE_X64Y48.Y       Tilo                  0.759   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X65Y46.F2      net (fanout=5)        0.603   print_1/code_mux0001<1>_mand
    SLICE_X65Y46.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.COUT    Tbyp                  0.118   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X65Y48.Y       Tciny                 0.869   print_1/code_addsub0000<4>
                                                       print_1/Maddsub_code_addsub0000_cy<4>
                                                       print_1/Maddsub_code_addsub0000_xor<5>
    SLICE_X64Y44.G3      net (fanout=1)        0.272   print_1/code_addsub0000<5>
    SLICE_X64Y44.CLK     Tgck                  0.892   print_1/code<5>
                                                       print_1/code_mux0000<0>1
                                                       print_1/code_5
    -------------------------------------------------  ---------------------------
    Total                                      8.374ns (5.909ns logic, 2.465ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------

Paths for end point print_1/code_4 (SLICE_X65Y45.F2), 178 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_1 (FF)
  Destination:          print_1/code_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.077ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_1 to print_1/code_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y51.XQ      Tcko                  0.591   b<1>
                                                       b_1
    SLICE_X64Y50.G4      net (fanout=2)        1.086   b<1>
    SLICE_X64Y50.Y       Tilo                  0.759   print_1/Maddsub_code_addsub0000_lut<3>
                                                       add4_1/sum3/Madd_AUX_1_addsub0001_xor<0>111
    SLICE_X64Y49.F4      net (fanout=5)        0.388   N01
    SLICE_X64Y49.X       Tilo                  0.759   sum_2_OBUF
                                                       add4_1/sum2/Madd_AUX_1_addsub0001_xor<0>11
    SLICE_X64Y48.G2      net (fanout=8)        0.202   sum_2_OBUF
    SLICE_X64Y48.Y       Tilo                  0.759   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X65Y46.F2      net (fanout=5)        0.603   print_1/code_mux0001<1>_mand
    SLICE_X65Y46.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.COUT    Tbyp                  0.118   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X65Y48.X       Tcinx                 0.462   print_1/code_addsub0000<4>
                                                       print_1/Maddsub_code_addsub0000_xor<4>
    SLICE_X65Y45.F2      net (fanout=1)        0.351   print_1/code_addsub0000<4>
    SLICE_X65Y45.CLK     Tfck                  0.837   print_1/code<4>
                                                       print_1/code_mux0000<1>7
                                                       print_1/code_4
    -------------------------------------------------  ---------------------------
    Total                                      8.077ns (5.447ns logic, 2.630ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_0 (FF)
  Destination:          print_1/code_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.034ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: a_0 to print_1/code_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y50.YQ      Tcko                  0.587   a<1>
                                                       a_0
    SLICE_X64Y50.G2      net (fanout=4)        1.047   a<0>
    SLICE_X64Y50.Y       Tilo                  0.759   print_1/Maddsub_code_addsub0000_lut<3>
                                                       add4_1/sum3/Madd_AUX_1_addsub0001_xor<0>111
    SLICE_X64Y49.F4      net (fanout=5)        0.388   N01
    SLICE_X64Y49.X       Tilo                  0.759   sum_2_OBUF
                                                       add4_1/sum2/Madd_AUX_1_addsub0001_xor<0>11
    SLICE_X64Y48.G2      net (fanout=8)        0.202   sum_2_OBUF
    SLICE_X64Y48.Y       Tilo                  0.759   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X65Y46.F2      net (fanout=5)        0.603   print_1/code_mux0001<1>_mand
    SLICE_X65Y46.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.COUT    Tbyp                  0.118   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X65Y48.X       Tcinx                 0.462   print_1/code_addsub0000<4>
                                                       print_1/Maddsub_code_addsub0000_xor<4>
    SLICE_X65Y45.F2      net (fanout=1)        0.351   print_1/code_addsub0000<4>
    SLICE_X65Y45.CLK     Tfck                  0.837   print_1/code<4>
                                                       print_1/code_mux0000<1>7
                                                       print_1/code_4
    -------------------------------------------------  ---------------------------
    Total                                      8.034ns (5.443ns logic, 2.591ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_1 (FF)
  Destination:          print_1/code_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.991ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_1 to print_1/code_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y51.XQ      Tcko                  0.591   b<1>
                                                       b_1
    SLICE_X64Y50.G4      net (fanout=2)        1.086   b<1>
    SLICE_X64Y50.Y       Tilo                  0.759   print_1/Maddsub_code_addsub0000_lut<3>
                                                       add4_1/sum3/Madd_AUX_1_addsub0001_xor<0>111
    SLICE_X64Y50.F4      net (fanout=5)        0.103   N01
    SLICE_X64Y50.X       Tilo                  0.759   print_1/Maddsub_code_addsub0000_lut<3>
                                                       add4_1/sum3/Madd_AUX_1_addsub0001_xor<0>11
    SLICE_X64Y48.G1      net (fanout=8)        0.401   print_1/Maddsub_code_addsub0000_lut<3>
    SLICE_X64Y48.Y       Tilo                  0.759   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X65Y46.F2      net (fanout=5)        0.603   print_1/code_mux0001<1>_mand
    SLICE_X65Y46.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X65Y47.COUT    Tbyp                  0.118   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<3>
    SLICE_X65Y48.X       Tcinx                 0.462   print_1/code_addsub0000<4>
                                                       print_1/Maddsub_code_addsub0000_xor<4>
    SLICE_X65Y45.F2      net (fanout=1)        0.351   print_1/code_addsub0000<4>
    SLICE_X65Y45.CLK     Tfck                  0.837   print_1/code<4>
                                                       print_1/code_mux0000<1>7
                                                       print_1/code_4
    -------------------------------------------------  ---------------------------
    Total                                      7.991ns (5.447ns logic, 2.544ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point print_1/rw (SLICE_X66Y45.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               print_1/code_4 (FF)
  Destination:          print_1/rw (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.002ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.076 - 0.071)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: print_1/code_4 to print_1/rw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y45.XQ      Tcko                  0.473   print_1/code<4>
                                                       print_1/code_4
    SLICE_X66Y45.BY      net (fanout=1)        0.377   print_1/code<4>
    SLICE_X66Y45.CLK     Tckdi       (-Th)    -0.152   print_1/rw
                                                       print_1/rw
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (0.625ns logic, 0.377ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point print_1/c (SLICE_X64Y31.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               print_1/code_2 (FF)
  Destination:          print_1/c (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.468ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.124 - 0.139)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: print_1/code_2 to print_1/c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y46.XQ      Tcko                  0.474   print_1/code<2>
                                                       print_1/code_2
    SLICE_X64Y31.BY      net (fanout=1)        0.842   print_1/code<2>
    SLICE_X64Y31.CLK     Tckdi       (-Th)    -0.152   print_1/c
                                                       print_1/c
    -------------------------------------------------  ---------------------------
    Total                                      1.468ns (0.626ns logic, 0.842ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point print_1/count_18 (SLICE_X67Y40.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               print_1/count_18 (FF)
  Destination:          print_1/count_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: print_1/count_18 to print_1/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y40.XQ      Tcko                  0.473   print_1/count<18>
                                                       print_1/count_18
    SLICE_X67Y40.F4      net (fanout=1)        0.291   print_1/count<18>
    SLICE_X67Y40.CLK     Tckf        (-Th)    -0.801   print_1/count<18>
                                                       print_1/count<18>_rt
                                                       print_1/Mcount_count_xor<18>
                                                       print_1/count_18
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (1.274ns logic, 0.291ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: print_1/e/CLK
  Logical resource: print_1/e/CK
  Location pin: SLICE_X54Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: print_1/e/CLK
  Logical resource: print_1/e/CK
  Location pin: SLICE_X54Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: print_1/e/CLK
  Logical resource: print_1/e/CK
  Location pin: SLICE_X54Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.655|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1345 paths, 0 nets, and 228 connections

Design statistics:
   Minimum period:   8.655ns{1}   (Maximum frequency: 115.540MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 31 19:47:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



