<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_9a01fdb2</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_9a01fdb2'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_9a01fdb2')">rsnoc_z_H_R_G_T2_U_U_9a01fdb2</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.52</td>
<td class="s6 cl rt"><a href="mod937.html#Line" > 68.82</a></td>
<td class="s0 cl rt"><a href="mod937.html#Cond" >  2.17</a></td>
<td class="s0 cl rt"><a href="mod937.html#Toggle" >  6.02</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod937.html#Branch" > 57.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod937.html#inst_tag_299860"  onclick="showContent('inst_tag_299860')">config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.TransportToGeneric</a></td>
<td class="s3 cl rt"> 33.52</td>
<td class="s6 cl rt"><a href="mod937.html#Line" > 68.82</a></td>
<td class="s0 cl rt"><a href="mod937.html#Cond" >  2.17</a></td>
<td class="s0 cl rt"><a href="mod937.html#Toggle" >  6.02</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod937.html#Branch" > 57.08</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_9a01fdb2'>
<hr>
<a name="inst_tag_299860"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_299860" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.52</td>
<td class="s6 cl rt"><a href="mod937.html#Line" > 68.82</a></td>
<td class="s0 cl rt"><a href="mod937.html#Cond" >  2.17</a></td>
<td class="s0 cl rt"><a href="mod937.html#Toggle" >  6.02</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod937.html#Branch" > 57.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.36</td>
<td class="s7 cl rt"> 72.47</td>
<td class="s0 cl rt">  7.95</td>
<td class="s0 cl rt">  5.97</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 60.42</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  7.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod838.html#inst_tag_271713" >ddr_axi_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod837.html#inst_tag_271710" id="tag_urg_inst_271710">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_159216" id="tag_urg_inst_159216">Ic2ci</a></td>
<td class="s3 cl rt"> 31.76</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  1.29</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.75</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_306063" id="tag_urg_inst_306063">Ica</a></td>
<td class="s7 cl rt"> 72.97</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  6.24</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1098.html#inst_tag_345313" id="tag_urg_inst_345313">If</a></td>
<td class="s3 cl rt"> 37.94</td>
<td class="s7 cl rt"> 71.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  5.95</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod115.html#inst_tag_22321" id="tag_urg_inst_22321">Ifpa</a></td>
<td class="s1 cl rt"> 13.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_19213" id="tag_urg_inst_19213">Io</a></td>
<td class="s0 cl rt">  2.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod395.html#inst_tag_140947" id="tag_urg_inst_140947">Ip</a></td>
<td class="s5 cl rt"> 52.57</td>
<td class="s8 cl rt"> 81.08</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.07</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod680.html#inst_tag_216595" id="tag_urg_inst_216595">Irspp</a></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod353.html#inst_tag_136435" id="tag_urg_inst_136435">It</a></td>
<td class="s3 cl rt"> 36.30</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.90</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod564.html#inst_tag_190044" id="tag_urg_inst_190044">uci7337ba030b_359</a></td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod909.html#inst_tag_298341" id="tag_urg_inst_298341">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod456.html#inst_tag_159553" id="tag_urg_inst_159553">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod268.html#inst_tag_47745" id="tag_urg_inst_47745">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod428.html#inst_tag_145665" id="tag_urg_inst_145665">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod470.html#inst_tag_159699" id="tag_urg_inst_159699">ups</a></td>
<td class="s1 cl rt"> 12.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45009" id="tag_urg_inst_45009">ursrrerg</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198857" id="tag_urg_inst_198857">ursrsg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198864" id="tag_urg_inst_198864">ursrsg1070</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198865" id="tag_urg_inst_198865">ursrsg1165</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198866" id="tag_urg_inst_198866">ursrsg1262</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198867" id="tag_urg_inst_198867">ursrsg1356</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198868" id="tag_urg_inst_198868">ursrsg1450</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198869" id="tag_urg_inst_198869">ursrsg1544</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198870" id="tag_urg_inst_198870">ursrsg1638</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198871" id="tag_urg_inst_198871">ursrsg1733</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198872" id="tag_urg_inst_198872">ursrsg1829</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198858" id="tag_urg_inst_198858">ursrsg504</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198859" id="tag_urg_inst_198859">ursrsg599</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198860" id="tag_urg_inst_198860">ursrsg693</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198861" id="tag_urg_inst_198861">ursrsg787</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198862" id="tag_urg_inst_198862">ursrsg881</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198863" id="tag_urg_inst_198863">ursrsg975</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod848.html#inst_tag_277385" id="tag_urg_inst_277385">uu05fa833ae2</a></td>
<td class="s0 cl rt">  9.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767.html#inst_tag_253044" id="tag_urg_inst_253044">uuf6be54f3</a></td>
<td class="s0 cl rt">  8.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_9a01fdb2'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod937.html" >rsnoc_z_H_R_G_T2_U_U_9a01fdb2</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>558</td><td>384</td><td>68.82</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67702</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67707</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67713</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67721</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67727</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67734</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67752</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67758</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67763</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67768</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67774</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67782</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67787</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67804</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67809</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67814</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67819</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67825</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67838</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67855</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67860</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67865</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67870</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67876</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67884</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67889</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67906</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67911</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67916</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67921</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67927</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67935</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67940</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67957</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67962</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67967</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67972</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67978</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67986</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67991</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68008</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68013</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68018</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68023</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68029</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68037</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68042</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68059</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68064</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68069</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68074</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68080</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68088</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68093</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68110</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68115</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68120</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68125</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68131</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68139</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68144</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68161</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68166</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68176</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68182</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68190</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68212</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68217</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68222</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68227</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68233</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68241</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68246</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68263</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68268</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68273</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68278</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68284</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68292</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68297</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68314</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68319</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68324</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68329</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68335</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68343</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68348</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68365</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68375</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68380</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68386</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68394</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68399</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68416</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68421</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68426</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68431</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68437</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68445</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68450</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68467</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68472</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68477</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68482</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68488</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68496</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68501</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68518</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68523</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>68562</td><td>18</td><td>2</td><td>11.11</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>68636</td><td>18</td><td>3</td><td>16.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>68676</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68747</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>68793</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68872</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>68884</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>69085</td><td>19</td><td>3</td><td>15.79</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69112</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>69251</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
67701                   	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
67702      1/1          	assign GenLcl_Rsp_Opc = GenPrt_Rsp_Opc;
67703      1/1          	assign GenLcl_Rsp_SeqId = GenPrt_Rsp_SeqId;
67704      1/1          	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
67705      <font color = "red">0/1     ==>  	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;</font>
                        MISSING_ELSE
67706                   	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
67707      1/1          	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
67708      1/1          	assign GenPrt_Req_Be = GenLcl_Req_Be;
67709      1/1          	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
67710      <font color = "red">0/1     ==>  	assign GenPrt_Req_Data = GenLcl_Req_Data;</font>
                        MISSING_ELSE
67711                   	assign GenPrt_Req_Last = GenLcl_Req_Last;
67712                   	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
67713      1/1          	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
67714      1/1          	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
67715      <font color = "red">0/1     ==>  	assign GenPrt_Req_SeqId = GenLcl_Req_SeqId;</font>
67716      1/1          	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
67717      1/1          	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
67718                   	assign GenPrt_Req_User = GenLcl_Req_User;
67719                   	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
67720                   	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
67721      1/1          endmodule
67722      1/1          
67723      1/1          `timescale 1ps/1ps
67724      <font color = "red">0/1     ==>  module rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe (</font>
                        MISSING_ELSE
67725                   	GenLcl_Req_Addr
67726                   ,	GenLcl_Req_Be
67727      1/1          ,	GenLcl_Req_BurstType
67728      1/1          ,	GenLcl_Req_Data
67729      <font color = "red">0/1     ==>  ,	GenLcl_Req_Last</font>
67730      1/1          ,	GenLcl_Req_Len1
67731                   ,	GenLcl_Req_Lock
67732                   ,	GenLcl_Req_Opc
67733                   ,	GenLcl_Req_Rdy
67734      1/1          ,	GenLcl_Req_SeqId
67735      1/1          ,	GenLcl_Req_SeqUnOrdered
67736      1/1          ,	GenLcl_Req_SeqUnique
67737      <font color = "red">0/1     ==>  ,	GenLcl_Req_User</font>
                        MISSING_ELSE
67738                   ,	GenLcl_Req_Vld
67739                   ,	GenLcl_Rsp_Data
67740                   ,	GenLcl_Rsp_Last
67741                   ,	GenLcl_Rsp_Opc
67742                   ,	GenLcl_Rsp_Rdy
67743                   ,	GenLcl_Rsp_SeqId
67744                   ,	GenLcl_Rsp_SeqUnOrdered
67745                   ,	GenLcl_Rsp_Status
67746                   ,	GenLcl_Rsp_Vld
67747                   ,	GenPrt_Req_Addr
67748                   ,	GenPrt_Req_Be
67749                   ,	GenPrt_Req_BurstType
67750                   ,	GenPrt_Req_Data
67751                   ,	GenPrt_Req_Last
67752      1/1          ,	GenPrt_Req_Len1
67753      1/1          ,	GenPrt_Req_Lock
67754      1/1          ,	GenPrt_Req_Opc
67755      <font color = "red">0/1     ==>  ,	GenPrt_Req_Rdy</font>
                        MISSING_ELSE
67756                   ,	GenPrt_Req_SeqId
67757                   ,	GenPrt_Req_SeqUnOrdered
67758      1/1          ,	GenPrt_Req_SeqUnique
67759      1/1          ,	GenPrt_Req_User
67760      1/1          ,	GenPrt_Req_Vld
67761      <font color = "red">0/1     ==>  ,	GenPrt_Rsp_Data</font>
                        MISSING_ELSE
67762                   ,	GenPrt_Rsp_Last
67763      1/1          ,	GenPrt_Rsp_Opc
67764      1/1          ,	GenPrt_Rsp_Rdy
67765      1/1          ,	GenPrt_Rsp_SeqId
67766      <font color = "red">0/1     ==>  ,	GenPrt_Rsp_SeqUnOrdered</font>
                        MISSING_ELSE
67767                   ,	GenPrt_Rsp_Status
67768      1/1          ,	GenPrt_Rsp_Vld
67769      1/1          ,	Sys_Clk
67770      1/1          ,	Sys_Clk_ClkS
67771      <font color = "red">0/1     ==>  ,	Sys_Clk_En</font>
                        MISSING_ELSE
67772                   ,	Sys_Clk_EnS
67773                   ,	Sys_Clk_RetRstN
67774      1/1          ,	Sys_Clk_RstN
67775      1/1          ,	Sys_Clk_Tm
67776      <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
67777      1/1          ,	Sys_Pwr_WakeUp
67778      1/1          );
67779                   	input  [31:0]  GenLcl_Req_Addr         ;
67780                   	input  [15:0]  GenLcl_Req_Be           ;
67781                   	input          GenLcl_Req_BurstType    ;
67782      1/1          	input  [127:0] GenLcl_Req_Data         ;
67783      1/1          	input          GenLcl_Req_Last         ;
67784      1/1          	input  [6:0]   GenLcl_Req_Len1         ;
67785      <font color = "red">0/1     ==>  	input          GenLcl_Req_Lock         ;</font>
                        MISSING_ELSE
67786                   	input  [2:0]   GenLcl_Req_Opc          ;
67787      1/1          	output         GenLcl_Req_Rdy          ;
67788      1/1          	input  [3:0]   GenLcl_Req_SeqId        ;
67789      1/1          	input          GenLcl_Req_SeqUnOrdered ;
67790      <font color = "red">0/1     ==>  	input          GenLcl_Req_SeqUnique    ;</font>
                        MISSING_ELSE
67791                   	input  [7:0]   GenLcl_Req_User         ;
67792                   	input          GenLcl_Req_Vld          ;
67793                   	output [127:0] GenLcl_Rsp_Data         ;
67794                   	output         GenLcl_Rsp_Last         ;
67795                   	output [2:0]   GenLcl_Rsp_Opc          ;
67796                   	input          GenLcl_Rsp_Rdy          ;
67797                   	output [3:0]   GenLcl_Rsp_SeqId        ;
67798                   	output         GenLcl_Rsp_SeqUnOrdered ;
67799                   	output [1:0]   GenLcl_Rsp_Status       ;
67800                   	output         GenLcl_Rsp_Vld          ;
67801                   	output [31:0]  GenPrt_Req_Addr         ;
67802                   	output [15:0]  GenPrt_Req_Be           ;
67803                   	output         GenPrt_Req_BurstType    ;
67804      1/1          	output [127:0] GenPrt_Req_Data         ;
67805      1/1          	output         GenPrt_Req_Last         ;
67806      1/1          	output [6:0]   GenPrt_Req_Len1         ;
67807      <font color = "red">0/1     ==>  	output         GenPrt_Req_Lock         ;</font>
                        MISSING_ELSE
67808                   	output [2:0]   GenPrt_Req_Opc          ;
67809      1/1          	input          GenPrt_Req_Rdy          ;
67810      1/1          	output [3:0]   GenPrt_Req_SeqId        ;
67811      1/1          	output         GenPrt_Req_SeqUnOrdered ;
67812      <font color = "red">0/1     ==>  	output         GenPrt_Req_SeqUnique    ;</font>
                        MISSING_ELSE
67813                   	output [7:0]   GenPrt_Req_User         ;
67814      1/1          	output         GenPrt_Req_Vld          ;
67815      1/1          	input  [127:0] GenPrt_Rsp_Data         ;
67816      1/1          	input          GenPrt_Rsp_Last         ;
67817      <font color = "red">0/1     ==>  	input  [2:0]   GenPrt_Rsp_Opc          ;</font>
                        MISSING_ELSE
67818                   	output         GenPrt_Rsp_Rdy          ;
67819      1/1          	input  [3:0]   GenPrt_Rsp_SeqId        ;
67820      1/1          	input          GenPrt_Rsp_SeqUnOrdered ;
67821      1/1          	input  [1:0]   GenPrt_Rsp_Status       ;
67822      <font color = "red">0/1     ==>  	input          GenPrt_Rsp_Vld          ;</font>
                        MISSING_ELSE
67823                   	input          Sys_Clk                 ;
67824                   	input          Sys_Clk_ClkS            ;
67825      1/1          	input          Sys_Clk_En              ;
67826      1/1          	input          Sys_Clk_EnS             ;
67827      <font color = "red">0/1     ==>  	input          Sys_Clk_RetRstN         ;</font>
67828      1/1          	input          Sys_Clk_RstN            ;
67829      1/1          	input          Sys_Clk_Tm              ;
67830                   	output         Sys_Pwr_Idle            ;
67831                   	output         Sys_Pwr_WakeUp          ;
67832                   	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
67833      1/1          	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
67834      1/1          	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
67835      1/1          	assign GenLcl_Rsp_Opc = GenPrt_Rsp_Opc;
67836      <font color = "red">0/1     ==>  	assign GenLcl_Rsp_SeqId = GenPrt_Rsp_SeqId;</font>
                        MISSING_ELSE
67837                   	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
67838      1/1          	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
67839      1/1          	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
67840      1/1          	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
67841      <font color = "red">0/1     ==>  	assign GenPrt_Req_Be = GenLcl_Req_Be;</font>
                        MISSING_ELSE
67842                   	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
67843                   	assign GenPrt_Req_Data =
67844                   		{	GenLcl_Req_Data [127:120]
67845                   		,	GenLcl_Req_Data [119:112]
67846                   		,	GenLcl_Req_Data [111:104]
67847                   		,	GenLcl_Req_Data [103:96]
67848                   		,	GenLcl_Req_Data [95:88]
67849                   		,	GenLcl_Req_Data [87:80]
67850                   		,	GenLcl_Req_Data [79:72]
67851                   		,	GenLcl_Req_Data [71:64]
67852                   		,	GenLcl_Req_Data [63:56]
67853                   		,	GenLcl_Req_Data [55:48]
67854                   		,	GenLcl_Req_Data [47:40]
67855      1/1          		,	GenLcl_Req_Data [39:32]
67856      1/1          		,	GenLcl_Req_Data [31:24]
67857      1/1          		,	GenLcl_Req_Data [23:16]
67858      <font color = "red">0/1     ==>  		,	GenLcl_Req_Data [15:8]</font>
                        MISSING_ELSE
67859                   		,	GenLcl_Req_Data [7:0]
67860      1/1          		};
67861      1/1          	assign GenPrt_Req_Last = GenLcl_Req_Last;
67862      1/1          	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
67863      <font color = "red">0/1     ==>  	assign GenPrt_Req_Lock = GenLcl_Req_Lock;</font>
                        MISSING_ELSE
67864                   	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
67865      1/1          	assign GenPrt_Req_SeqId = GenLcl_Req_SeqId;
67866      1/1          	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
67867      1/1          	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
67868      <font color = "red">0/1     ==>  	assign GenPrt_Req_User = GenLcl_Req_User;</font>
                        MISSING_ELSE
67869                   	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
67870      1/1          	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
67871      1/1          	assign Sys_Pwr_Idle = 1'b1;
67872      1/1          	assign Sys_Pwr_WakeUp = 1'b0;
67873      <font color = "red">0/1     ==>  endmodule</font>
                        MISSING_ELSE
67874                   
67875                   `timescale 1ps/1ps
67876      1/1          module rsnoc_z_H_R_G_P_U_U_bbfde3ba (
67877      1/1          	GenMst_Req_Addr
67878      <font color = "red">0/1     ==>  ,	GenMst_Req_Be</font>
67879      1/1          ,	GenMst_Req_BurstType
67880      1/1          ,	GenMst_Req_Data
67881                   ,	GenMst_Req_Last
67882                   ,	GenMst_Req_Len1
67883                   ,	GenMst_Req_Lock
67884      1/1          ,	GenMst_Req_Opc
67885      1/1          ,	GenMst_Req_Rdy
67886      1/1          ,	GenMst_Req_SeqId
67887      <font color = "red">0/1     ==>  ,	GenMst_Req_SeqUnOrdered</font>
                        MISSING_ELSE
67888                   ,	GenMst_Req_SeqUnique
67889      1/1          ,	GenMst_Req_User
67890      1/1          ,	GenMst_Req_Vld
67891      1/1          ,	GenMst_Rsp_Data
67892      <font color = "red">0/1     ==>  ,	GenMst_Rsp_Last</font>
                        MISSING_ELSE
67893                   ,	GenMst_Rsp_Opc
67894                   ,	GenMst_Rsp_Rdy
67895                   ,	GenMst_Rsp_SeqId
67896                   ,	GenMst_Rsp_SeqUnOrdered
67897                   ,	GenMst_Rsp_Status
67898                   ,	GenMst_Rsp_Vld
67899                   ,	GenSlv_Req_Addr
67900                   ,	GenSlv_Req_Be
67901                   ,	GenSlv_Req_BurstType
67902                   ,	GenSlv_Req_Data
67903                   ,	GenSlv_Req_Last
67904                   ,	GenSlv_Req_Len1
67905                   ,	GenSlv_Req_Lock
67906      1/1          ,	GenSlv_Req_Opc
67907      1/1          ,	GenSlv_Req_Rdy
67908      1/1          ,	GenSlv_Req_SeqId
67909      <font color = "red">0/1     ==>  ,	GenSlv_Req_SeqUnOrdered</font>
                        MISSING_ELSE
67910                   ,	GenSlv_Req_SeqUnique
67911      1/1          ,	GenSlv_Req_User
67912      1/1          ,	GenSlv_Req_Vld
67913      1/1          ,	GenSlv_Rsp_Data
67914      <font color = "red">0/1     ==>  ,	GenSlv_Rsp_Last</font>
                        MISSING_ELSE
67915                   ,	GenSlv_Rsp_Opc
67916      1/1          ,	GenSlv_Rsp_Rdy
67917      1/1          ,	GenSlv_Rsp_SeqId
67918      1/1          ,	GenSlv_Rsp_SeqUnOrdered
67919      <font color = "red">0/1     ==>  ,	GenSlv_Rsp_Status</font>
                        MISSING_ELSE
67920                   ,	GenSlv_Rsp_Vld
67921      1/1          ,	Sys_Clk
67922      1/1          ,	Sys_Clk_ClkS
67923      1/1          ,	Sys_Clk_En
67924      <font color = "red">0/1     ==>  ,	Sys_Clk_EnS</font>
                        MISSING_ELSE
67925                   ,	Sys_Clk_RetRstN
67926                   ,	Sys_Clk_RstN
67927      1/1          ,	Sys_Clk_Tm
67928      1/1          ,	Sys_Pwr_Idle
67929      <font color = "red">0/1     ==>  ,	Sys_Pwr_WakeUp</font>
67930      1/1          ,	WakeUp_GenMst
67931      1/1          ,	WakeUp_GenSlv
67932                   );
67933                   	output [31:0]  GenMst_Req_Addr         ;
67934                   	output [15:0]  GenMst_Req_Be           ;
67935      1/1          	output         GenMst_Req_BurstType    ;
67936      1/1          	output [127:0] GenMst_Req_Data         ;
67937      1/1          	output         GenMst_Req_Last         ;
67938      <font color = "red">0/1     ==>  	output [6:0]   GenMst_Req_Len1         ;</font>
                        MISSING_ELSE
67939                   	output         GenMst_Req_Lock         ;
67940      1/1          	output [2:0]   GenMst_Req_Opc          ;
67941      1/1          	input          GenMst_Req_Rdy          ;
67942      1/1          	output [3:0]   GenMst_Req_SeqId        ;
67943      <font color = "red">0/1     ==>  	output         GenMst_Req_SeqUnOrdered ;</font>
                        MISSING_ELSE
67944                   	output         GenMst_Req_SeqUnique    ;
67945                   	output [7:0]   GenMst_Req_User         ;
67946                   	output         GenMst_Req_Vld          ;
67947                   	input  [127:0] GenMst_Rsp_Data         ;
67948                   	input          GenMst_Rsp_Last         ;
67949                   	input  [2:0]   GenMst_Rsp_Opc          ;
67950                   	output         GenMst_Rsp_Rdy          ;
67951                   	input  [3:0]   GenMst_Rsp_SeqId        ;
67952                   	input          GenMst_Rsp_SeqUnOrdered ;
67953                   	input  [1:0]   GenMst_Rsp_Status       ;
67954                   	input          GenMst_Rsp_Vld          ;
67955                   	input  [31:0]  GenSlv_Req_Addr         ;
67956                   	input  [15:0]  GenSlv_Req_Be           ;
67957      1/1          	input          GenSlv_Req_BurstType    ;
67958      1/1          	input  [127:0] GenSlv_Req_Data         ;
67959      1/1          	input          GenSlv_Req_Last         ;
67960      <font color = "red">0/1     ==>  	input  [6:0]   GenSlv_Req_Len1         ;</font>
                        MISSING_ELSE
67961                   	input          GenSlv_Req_Lock         ;
67962      1/1          	input  [2:0]   GenSlv_Req_Opc          ;
67963      1/1          	output         GenSlv_Req_Rdy          ;
67964      1/1          	input  [3:0]   GenSlv_Req_SeqId        ;
67965      <font color = "red">0/1     ==>  	input          GenSlv_Req_SeqUnOrdered ;</font>
                        MISSING_ELSE
67966                   	input          GenSlv_Req_SeqUnique    ;
67967      1/1          	input  [7:0]   GenSlv_Req_User         ;
67968      1/1          	input          GenSlv_Req_Vld          ;
67969      1/1          	output [127:0] GenSlv_Rsp_Data         ;
67970      <font color = "red">0/1     ==>  	output         GenSlv_Rsp_Last         ;</font>
                        MISSING_ELSE
67971                   	output [2:0]   GenSlv_Rsp_Opc          ;
67972      1/1          	input          GenSlv_Rsp_Rdy          ;
67973      1/1          	output [3:0]   GenSlv_Rsp_SeqId        ;
67974      1/1          	output         GenSlv_Rsp_SeqUnOrdered ;
67975      <font color = "red">0/1     ==>  	output [1:0]   GenSlv_Rsp_Status       ;</font>
                        MISSING_ELSE
67976                   	output         GenSlv_Rsp_Vld          ;
67977                   	input          Sys_Clk                 ;
67978      1/1          	input          Sys_Clk_ClkS            ;
67979      1/1          	input          Sys_Clk_En              ;
67980      <font color = "red">0/1     ==>  	input          Sys_Clk_EnS             ;</font>
67981      1/1          	input          Sys_Clk_RetRstN         ;
67982      1/1          	input          Sys_Clk_RstN            ;
67983                   	input          Sys_Clk_Tm              ;
67984                   	output         Sys_Pwr_Idle            ;
67985                   	output         Sys_Pwr_WakeUp          ;
67986      1/1          	output         WakeUp_GenMst           ;
67987      1/1          	output         WakeUp_GenSlv           ;
67988      1/1          	wire [31:0]  u_Req_Addr                 ;
67989      <font color = "red">0/1     ==>  	wire [15:0]  u_Req_Be                   ;</font>
                        MISSING_ELSE
67990                   	wire         u_Req_BurstType            ;
67991      1/1          	wire [127:0] u_Req_Data                 ;
67992      1/1          	wire         u_Req_Last                 ;
67993      1/1          	wire [6:0]   u_Req_Len1                 ;
67994      <font color = "red">0/1     ==>  	wire         u_Req_Lock                 ;</font>
                        MISSING_ELSE
67995                   	wire [2:0]   u_Req_Opc                  ;
67996                   	wire         u_Req_Rdy                  ;
67997                   	wire [3:0]   u_Req_SeqId                ;
67998                   	wire         u_Req_SeqUnOrdered         ;
67999                   	wire         u_Req_SeqUnique            ;
68000                   	wire [7:0]   u_Req_User                 ;
68001                   	wire         u_Req_Vld                  ;
68002                   	wire [127:0] u_Rsp_Data                 ;
68003                   	wire         u_Rsp_Last                 ;
68004                   	wire [2:0]   u_Rsp_Opc                  ;
68005                   	wire         u_Rsp_Rdy                  ;
68006                   	wire [3:0]   u_Rsp_SeqId                ;
68007                   	wire         u_Rsp_SeqUnOrdered         ;
68008      1/1          	wire [1:0]   u_Rsp_Status               ;
68009      1/1          	wire         u_Rsp_Vld                  ;
68010      1/1          	wire         u_72_Idle                  ;
68011      <font color = "red">0/1     ==>  	wire         u_72_WakeUp                ;</font>
                        MISSING_ELSE
68012                   	wire [31:0]  GenMstLcl_Req_Addr         ;
68013      1/1          	wire [15:0]  GenMstLcl_Req_Be           ;
68014      1/1          	wire         GenMstLcl_Req_BurstType    ;
68015      1/1          	wire [127:0] GenMstLcl_Req_Data         ;
68016      <font color = "red">0/1     ==>  	wire         GenMstLcl_Req_Last         ;</font>
                        MISSING_ELSE
68017                   	wire [6:0]   GenMstLcl_Req_Len1         ;
68018      1/1          	wire         GenMstLcl_Req_Lock         ;
68019      1/1          	wire [2:0]   GenMstLcl_Req_Opc          ;
68020      1/1          	wire         GenMstLcl_Req_Rdy          ;
68021      <font color = "red">0/1     ==>  	wire [3:0]   GenMstLcl_Req_SeqId        ;</font>
                        MISSING_ELSE
68022                   	wire         GenMstLcl_Req_SeqUnOrdered ;
68023      1/1          	wire         GenMstLcl_Req_SeqUnique    ;
68024      1/1          	wire [7:0]   GenMstLcl_Req_User         ;
68025      1/1          	wire         GenMstLcl_Req_Vld          ;
68026      <font color = "red">0/1     ==>  	wire [127:0] GenMstLcl_Rsp_Data         ;</font>
                        MISSING_ELSE
68027                   	wire         GenMstLcl_Rsp_Last         ;
68028                   	wire [2:0]   GenMstLcl_Rsp_Opc          ;
68029      1/1          	wire         GenMstLcl_Rsp_Rdy          ;
68030      1/1          	wire [3:0]   GenMstLcl_Rsp_SeqId        ;
68031      <font color = "red">0/1     ==>  	wire         GenMstLcl_Rsp_SeqUnOrdered ;</font>
68032      1/1          	wire [1:0]   GenMstLcl_Rsp_Status       ;
68033      1/1          	wire         GenMstLcl_Rsp_Vld          ;
68034                   	wire         ReqPwr_Idle                ;
68035                   	wire         ReqPwr_WakeUp              ;
68036                   	wire         RspPwr_Idle                ;
68037      1/1          	wire         RspPwr_WakeUp              ;
68038      1/1          	wire [202:0] RxReq                      ;
68039      1/1          	wire [31:0]  RxReqCn_Addr               ;
68040      <font color = "red">0/1     ==>  	wire [15:0]  RxReqCn_Be                 ;</font>
                        MISSING_ELSE
68041                   	wire         RxReqCn_BurstType          ;
68042      1/1          	wire [127:0] RxReqCn_Data               ;
68043      1/1          	wire         RxReqCn_Last               ;
68044      1/1          	wire [6:0]   RxReqCn_Len1               ;
68045      <font color = "red">0/1     ==>  	wire         RxReqCn_Lock               ;</font>
                        MISSING_ELSE
68046                   	wire [2:0]   RxReqCn_Opc                ;
68047                   	wire [3:0]   RxReqCn_SeqId              ;
68048                   	wire         RxReqCn_SeqUnOrdered       ;
68049                   	wire         RxReqCn_SeqUnique          ;
68050                   	wire [7:0]   RxReqCn_User               ;
68051                   	wire [138:0] RxRsp                      ;
68052                   	wire [127:0] RxRspCn_Data               ;
68053                   	wire         RxRspCn_Last               ;
68054                   	wire [2:0]   RxRspCn_Opc                ;
68055                   	wire [3:0]   RxRspCn_SeqId              ;
68056                   	wire         RxRspCn_SeqUnOrdered       ;
68057                   	wire [1:0]   RxRspCn_Status             ;
68058                   	wire         SlvReqRdy                  ;
68059      1/1          	wire [202:0] TxReq                      ;
68060      1/1          	wire [31:0]  TxReqCn_Addr               ;
68061      1/1          	wire [15:0]  TxReqCn_Be                 ;
68062      <font color = "red">0/1     ==>  	wire         TxReqCn_BurstType          ;</font>
                        MISSING_ELSE
68063                   	wire [127:0] TxReqCn_Data               ;
68064      1/1          	wire         TxReqCn_Last               ;
68065      1/1          	wire [6:0]   TxReqCn_Len1               ;
68066      1/1          	wire         TxReqCn_Lock               ;
68067      <font color = "red">0/1     ==>  	wire [2:0]   TxReqCn_Opc                ;</font>
                        MISSING_ELSE
68068                   	wire [3:0]   TxReqCn_SeqId              ;
68069      1/1          	wire         TxReqCn_SeqUnOrdered       ;
68070      1/1          	wire         TxReqCn_SeqUnique          ;
68071      1/1          	wire [7:0]   TxReqCn_User               ;
68072      <font color = "red">0/1     ==>  	wire [138:0] TxRsp                      ;</font>
                        MISSING_ELSE
68073                   	wire [127:0] TxRspCn_Data               ;
68074      1/1          	wire         TxRspCn_Last               ;
68075      1/1          	wire [2:0]   TxRspCn_Opc                ;
68076      1/1          	wire [3:0]   TxRspCn_SeqId              ;
68077      <font color = "red">0/1     ==>  	wire         TxRspCn_SeqUnOrdered       ;</font>
                        MISSING_ELSE
68078                   	wire [1:0]   TxRspCn_Status             ;
68079                   	assign RxReqCn_Addr = GenSlv_Req_Addr;
68080      1/1          	assign RxReqCn_Be = GenSlv_Req_Be;
68081      1/1          	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
68082      <font color = "red">0/1     ==>  	assign RxReqCn_Data = GenSlv_Req_Data;</font>
68083      1/1          	assign RxReqCn_Last = GenSlv_Req_Last;
68084      1/1          	assign RxReqCn_Len1 = GenSlv_Req_Len1;
68085                   	assign RxReqCn_Lock = GenSlv_Req_Lock;
68086                   	assign RxReqCn_Opc = GenSlv_Req_Opc;
68087                   	assign RxReqCn_SeqId = GenSlv_Req_SeqId;
68088      1/1          	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
68089      1/1          	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
68090      1/1          	assign RxReqCn_User = GenSlv_Req_User;
68091      <font color = "red">0/1     ==>  	assign RxReq =</font>
                        MISSING_ELSE
68092                   		{
68093      1/1          		RxReqCn_Addr
68094      1/1          		,
68095      1/1          		RxReqCn_Be
68096      <font color = "red">0/1     ==>  		,</font>
                        MISSING_ELSE
68097                   		RxReqCn_BurstType
68098                   		,
68099                   		RxReqCn_Data
68100                   		,
68101                   		RxReqCn_Last
68102                   		,
68103                   		RxReqCn_Len1
68104                   		,
68105                   		RxReqCn_Lock
68106                   		,
68107                   		RxReqCn_Opc
68108                   		,
68109                   		RxReqCn_SeqId
68110      1/1          		,
68111      1/1          		RxReqCn_SeqUnOrdered
68112      1/1          		,
68113      <font color = "red">0/1     ==>  		RxReqCn_SeqUnique</font>
                        MISSING_ELSE
68114                   		,
68115      1/1          		RxReqCn_User
68116      1/1          		};
68117      1/1          	rsnoc_z_H_R_U_P_N_33ed4d46_A203 un33ed4d46(
68118      <font color = "red">0/1     ==>  		.Rx_D( RxReq )</font>
                        MISSING_ELSE
68119                   	,	.RxRdy( SlvReqRdy )
68120      1/1          	,	.RxVld( GenSlv_Req_Vld )
68121      1/1          	,	.Sys_Clk( Sys_Clk )
68122      1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
68123      <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
                        MISSING_ELSE
68124                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
68125      1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
68126      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
68127      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
68128      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( ReqPwr_Idle )</font>
                        MISSING_ELSE
68129                   	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
68130                   	,	.Tx_D( TxReq )
68131      1/1          	,	.TxRdy( GenMstLcl_Req_Rdy )
68132      1/1          	,	.TxVld( GenMstLcl_Req_Vld )
68133      <font color = "red">0/1     ==>  	);</font>
68134      1/1          	assign TxReqCn_Addr = TxReq [202:171];
68135      1/1          	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
68136                   	assign TxReqCn_Be = TxReq [170:155];
68137                   	assign GenMstLcl_Req_Be = TxReqCn_Be;
68138                   	assign TxReqCn_BurstType = TxReq [154];
68139      1/1          	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
68140      1/1          	assign TxReqCn_Data = TxReq [153:26];
68141      1/1          	assign GenMstLcl_Req_Data = TxReqCn_Data;
68142      <font color = "red">0/1     ==>  	assign TxReqCn_Last = TxReq [25];</font>
                        MISSING_ELSE
68143                   	assign GenMstLcl_Req_Last = TxReqCn_Last;
68144      1/1          	assign TxReqCn_Len1 = TxReq [24:18];
68145      1/1          	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
68146      1/1          	assign TxReqCn_Lock = TxReq [17];
68147      <font color = "red">0/1     ==>  	assign GenMstLcl_Req_Lock = TxReqCn_Lock;</font>
                        MISSING_ELSE
68148                   	assign TxReqCn_Opc = TxReq [16:14];
68149                   	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
68150                   	assign TxReqCn_SeqId = TxReq [13:10];
68151                   	assign GenMstLcl_Req_SeqId = TxReqCn_SeqId;
68152                   	assign TxReqCn_SeqUnOrdered = TxReq [9];
68153                   	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
68154                   	assign TxReqCn_SeqUnique = TxReq [8];
68155                   	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
68156                   	assign TxReqCn_User = TxReq [7:0];
68157                   	assign GenMstLcl_Req_User = TxReqCn_User;
68158                   	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
68159                   	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
68160                   	assign RxRspCn_Opc = GenMstLcl_Rsp_Opc;
68161      1/1          	assign RxRspCn_SeqId = GenMstLcl_Rsp_SeqId;
68162      1/1          	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
68163      1/1          	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
68164      <font color = "red">0/1     ==>  	assign RxRsp = { RxRspCn_Data , RxRspCn_Last , RxRspCn_Opc , RxRspCn_SeqId , RxRspCn_SeqUnOrdered , RxRspCn_Status };</font>
                        MISSING_ELSE
68165                   	rsnoc_z_H_R_U_P_N_33ed4d46_A139 un33ed4d46_166(
68166      1/1          		.Rx_D( RxRsp )
68167      1/1          	,	.RxRdy( GenMstLcl_Rsp_Rdy )
68168      1/1          	,	.RxVld( GenMstLcl_Rsp_Vld )
68169      <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
                        MISSING_ELSE
68170                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
68171      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
68172      1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
68173      1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
68174      <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
68175                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
68176      1/1          	,	.Sys_Pwr_Idle( RspPwr_Idle )
68177      1/1          	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
68178      1/1          	,	.Tx_D( TxRsp )
68179      <font color = "red">0/1     ==>  	,	.TxRdy( GenSlv_Rsp_Rdy )</font>
                        MISSING_ELSE
68180                   	,	.TxVld( GenSlv_Rsp_Vld )
68181                   	);
68182      1/1          	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
68183      1/1          		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
68184      <font color = "red">0/1     ==>  	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )</font>
68185      1/1          	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
68186      1/1          	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
68187                   	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
68188                   	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
68189                   	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
68190      1/1          	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
68191      1/1          	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
68192      1/1          	,	.GenLcl_Req_SeqId( GenMstLcl_Req_SeqId )
68193      <font color = "red">0/1     ==>  	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )</font>
                        MISSING_ELSE
68194                   	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
68195      1/1          	,	.GenLcl_Req_User( GenMstLcl_Req_User )
68196      1/1          	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
68197      1/1          	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
68198      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )</font>
                        MISSING_ELSE
68199                   	,	.GenLcl_Rsp_Opc( GenMstLcl_Rsp_Opc )
68200                   	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
68201                   	,	.GenLcl_Rsp_SeqId( GenMstLcl_Rsp_SeqId )
68202                   	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
68203                   	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
68204                   	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
68205                   	,	.GenPrt_Req_Addr( u_Req_Addr )
68206                   	,	.GenPrt_Req_Be( u_Req_Be )
68207                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
68208                   	,	.GenPrt_Req_Data( u_Req_Data )
68209                   	,	.GenPrt_Req_Last( u_Req_Last )
68210                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
68211                   	,	.GenPrt_Req_Lock( u_Req_Lock )
68212      1/1          	,	.GenPrt_Req_Opc( u_Req_Opc )
68213      1/1          	,	.GenPrt_Req_Rdy( u_Req_Rdy )
68214      1/1          	,	.GenPrt_Req_SeqId( u_Req_SeqId )
68215      <font color = "red">0/1     ==>  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )</font>
                        MISSING_ELSE
68216                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
68217      1/1          	,	.GenPrt_Req_User( u_Req_User )
68218      1/1          	,	.GenPrt_Req_Vld( u_Req_Vld )
68219      1/1          	,	.GenPrt_Rsp_Data( u_Rsp_Data )
68220      <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Last( u_Rsp_Last )</font>
                        MISSING_ELSE
68221                   	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
68222      1/1          	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
68223      1/1          	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
68224      1/1          	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
68225      <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Status( u_Rsp_Status )</font>
                        MISSING_ELSE
68226                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
68227      1/1          	);
68228      1/1          	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
68229      1/1          		.GenLcl_Req_Addr( u_Req_Addr )
68230      <font color = "red">0/1     ==>  	,	.GenLcl_Req_Be( u_Req_Be )</font>
                        MISSING_ELSE
68231                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
68232                   	,	.GenLcl_Req_Data( u_Req_Data )
68233      1/1          	,	.GenLcl_Req_Last( u_Req_Last )
68234      1/1          	,	.GenLcl_Req_Len1( u_Req_Len1 )
68235      <font color = "red">0/1     ==>  	,	.GenLcl_Req_Lock( u_Req_Lock )</font>
68236      1/1          	,	.GenLcl_Req_Opc( u_Req_Opc )
68237      1/1          	,	.GenLcl_Req_Rdy( u_Req_Rdy )
68238                   	,	.GenLcl_Req_SeqId( u_Req_SeqId )
68239                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
68240                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
68241      1/1          	,	.GenLcl_Req_User( u_Req_User )
68242      1/1          	,	.GenLcl_Req_Vld( u_Req_Vld )
68243      1/1          	,	.GenLcl_Rsp_Data( u_Rsp_Data )
68244      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Last( u_Rsp_Last )</font>
                        MISSING_ELSE
68245                   	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
68246      1/1          	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
68247      1/1          	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
68248      1/1          	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
68249      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Status( u_Rsp_Status )</font>
                        MISSING_ELSE
68250                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
68251                   	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
68252                   	,	.GenPrt_Req_Be( GenMst_Req_Be )
68253                   	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
68254                   	,	.GenPrt_Req_Data( GenMst_Req_Data )
68255                   	,	.GenPrt_Req_Last( GenMst_Req_Last )
68256                   	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
68257                   	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
68258                   	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
68259                   	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
68260                   	,	.GenPrt_Req_SeqId( GenMst_Req_SeqId )
68261                   	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
68262                   	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
68263      1/1          	,	.GenPrt_Req_User( GenMst_Req_User )
68264      1/1          	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
68265      1/1          	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
68266      <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )</font>
                        MISSING_ELSE
68267                   	,	.GenPrt_Rsp_Opc( GenMst_Rsp_Opc )
68268      1/1          	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
68269      1/1          	,	.GenPrt_Rsp_SeqId( GenMst_Rsp_SeqId )
68270      1/1          	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
68271      <font color = "red">0/1     ==>  	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )</font>
                        MISSING_ELSE
68272                   	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
68273      1/1          	,	.Sys_Clk( Sys_Clk )
68274      1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
68275      1/1          	,	.Sys_Clk_En( Sys_Clk_En )
68276      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
                        MISSING_ELSE
68277                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
68278      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
68279      1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
68280      1/1          	,	.Sys_Pwr_Idle( u_72_Idle )
68281      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( u_72_WakeUp )</font>
                        MISSING_ELSE
68282                   	);
68283                   	assign GenSlv_Req_Rdy = SlvReqRdy;
68284      1/1          	assign TxRspCn_Data = TxRsp [138:11];
68285      1/1          	assign GenSlv_Rsp_Data = TxRspCn_Data;
68286      <font color = "red">0/1     ==>  	assign TxRspCn_Last = TxRsp [10];</font>
68287      1/1          	assign GenSlv_Rsp_Last = TxRspCn_Last;
68288      1/1          	assign TxRspCn_Opc = TxRsp [9:7];
68289                   	assign GenSlv_Rsp_Opc = TxRspCn_Opc;
68290                   	assign TxRspCn_SeqId = TxRsp [6:3];
68291                   	assign GenSlv_Rsp_SeqId = TxRspCn_SeqId;
68292      1/1          	assign TxRspCn_SeqUnOrdered = TxRsp [2];
68293      1/1          	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
68294      1/1          	assign TxRspCn_Status = TxRsp [1:0];
68295      <font color = "red">0/1     ==>  	assign GenSlv_Rsp_Status = TxRspCn_Status;</font>
                        MISSING_ELSE
68296                   	assign Sys_Pwr_Idle = ReqPwr_Idle &amp; RspPwr_Idle;
68297      1/1          	assign WakeUp_GenSlv = GenSlv_Req_Vld;
68298      1/1          	assign WakeUp_GenMst = GenMst_Rsp_Vld;
68299      1/1          	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
68300      <font color = "red">0/1     ==>  endmodule</font>
                        MISSING_ELSE
68301                   
68302                   
68303                   
68304                   // FlexNoC version    : 4.7.0
68305                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
68306                   // Exported Structure : /Specification.Architecture.Structure
68307                   // ExportOption       : /verilog
68308                   
68309                   `timescale 1ps/1ps
68310                   module rsnoc_z_H_R_T_Sa_U_Up_33b4d8fc (
68311                   	Rx_Data
68312                   ,	Rx_Head
68313                   ,	Rx_Rdy
68314      1/1          ,	Rx_Tail
68315      1/1          ,	Rx_Vld
68316      1/1          ,	Sys_Clk
68317      <font color = "red">0/1     ==>  ,	Sys_Clk_ClkS</font>
                        MISSING_ELSE
68318                   ,	Sys_Clk_En
68319      1/1          ,	Sys_Clk_EnS
68320      1/1          ,	Sys_Clk_RetRstN
68321      1/1          ,	Sys_Clk_RstN
68322      <font color = "red">0/1     ==>  ,	Sys_Clk_Tm</font>
                        MISSING_ELSE
68323                   ,	Sys_Pwr_Idle
68324      1/1          ,	Sys_Pwr_WakeUp
68325      1/1          ,	Tx_Data
68326      1/1          ,	Tx_Head
68327      <font color = "red">0/1     ==>  ,	Tx_Rdy</font>
                        MISSING_ELSE
68328                   ,	Tx_Tail
68329      1/1          ,	Tx_Vld
68330      1/1          );
68331      1/1          	input  [107:0] Rx_Data         ;
68332      <font color = "red">0/1     ==>  	input          Rx_Head         ;</font>
                        MISSING_ELSE
68333                   	output         Rx_Rdy          ;
68334                   	input          Rx_Tail         ;
68335      1/1          	input          Rx_Vld          ;
68336      1/1          	input          Sys_Clk         ;
68337      <font color = "red">0/1     ==>  	input          Sys_Clk_ClkS    ;</font>
68338      1/1          	input          Sys_Clk_En      ;
68339      1/1          	input          Sys_Clk_EnS     ;
68340                   	input          Sys_Clk_RetRstN ;
68341                   	input          Sys_Clk_RstN    ;
68342                   	input          Sys_Clk_Tm      ;
68343      1/1          	output         Sys_Pwr_Idle    ;
68344      1/1          	output         Sys_Pwr_WakeUp  ;
68345      1/1          	output [215:0] Tx_Data         ;
68346      <font color = "red">0/1     ==>  	output         Tx_Head         ;</font>
                        MISSING_ELSE
68347                   	input          Tx_Rdy          ;
68348      1/1          	output         Tx_Tail         ;
68349      1/1          	output         Tx_Vld          ;
68350      1/1          	reg  [35:0]  u_24d1     ;
68351      <font color = "red">0/1     ==>  	wire [3:0]   u_2d98     ;</font>
                        MISSING_ELSE
68352                   	wire         u_4072     ;
68353                   	wire         u_6542     ;
68354                   	wire [6:0]   u_760c     ;
68355                   	wire         u_7bab     ;
68356                   	reg  [69:0]  u_7c15     ;
68357                   	wire [3:0]   u_a203     ;
68358                   	wire [30:0]  u_b4b7     ;
68359                   	wire [3:0]   u_bf42     ;
68360                   	wire [1:0]   u_bf59     ;
68361                   	wire         u_c39d     ;
68362                   	wire [1:0]   u_cc76     ;
68363                   	wire [6:0]   u_d9ff     ;
68364                   	wire [3:0]   u_f636     ;
68365      1/1          	reg  [35:0]  u_fd75     ;
68366      1/1          	reg  [35:0]  u_fe9      ;
68367      1/1          	wire [3:0]   Addr       ;
68368      <font color = "red">0/1     ==>  	wire [2:0]   DCe        ;</font>
                        MISSING_ELSE
68369                   	wire [35:0]  DClean     ;
68370      1/1          	wire [1:0]   DCnt       ;
68371      1/1          	reg  [1:0]   DCntReg    ;
68372      1/1          	wire [3:0]   DSel       ;
68373      <font color = "red">0/1     ==>  	wire [1:0]   End        ;</font>
                        MISSING_ELSE
68374                   	wire         HRegCe     ;
68375      1/1          	wire         HasData    ;
68376      1/1          	reg          Head       ;
68377      1/1          	wire [8:0]   Info       ;
68378      <font color = "red">0/1     ==>  	wire [8:0]   Info1      ;</font>
                        MISSING_ELSE
68379                   	wire         Last       ;
68380      1/1          	wire         LastWord   ;
68381      1/1          	wire [3:0]   Len1       ;
68382      1/1          	wire [3:0]   Len1A      ;
68383      <font color = "red">0/1     ==>  	reg          New        ;</font>
                        MISSING_ELSE
68384                   	wire [1:0]   Restart    ;
68385                   	wire [69:0]  RxHdr      ;
68386      1/1          	wire [37:0]  RxPld      ;
68387      1/1          	wire         RxRdy      ;
68388      <font color = "red">0/1     ==>  	wire         RxVld      ;</font>
68389      1/1          	wire [35:0]  TxD_0      ;
68390      1/1          	wire [35:0]  TxD_1      ;
68391                   	wire [35:0]  TxD_2      ;
68392                   	wire [35:0]  TxD_3      ;
68393                   	wire [143:0] TxData     ;
68394      1/1          	wire [69:0]  TxHdr      ;
68395      1/1          	wire [145:0] TxPld      ;
68396      1/1          	wire         TxVld      ;
68397      <font color = "red">0/1     ==>  	wire         WordErr    ;</font>
                        MISSING_ELSE
68398                   	wire         WordErrReg ;
68399      1/1          	wire         Wrap       ;
68400      1/1          	reg          Tx_Head    ;
68401      1/1          	assign Len1A = Info [3:0];
68402      <font color = "red">0/1     ==>  	assign Len1 = Len1A;</font>
                        MISSING_ELSE
68403                   	assign Addr = Info [7:4];
68404                   	assign RxHdr = Rx_Data [107:38];
68405                   	assign HRegCe = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; ~ Rx_Tail;
68406                   	assign TxHdr = Rx_Head ? RxHdr : u_7c15;
68407                   	assign u_f636 = TxHdr [54:51];
68408                   	assign u_b4b7 = TxHdr [41:11];
68409                   	assign u_760c = TxHdr [48:42];
68410                   	assign Info1 = { u_f636 == 4'b0001 | u_f636 == 4'b0101 , u_b4b7 [3:0] , u_760c [3:0] };
68411                   	assign Info = Info1;
68412                   	assign Wrap = Info [8];
68413                   	assign Restart = Wrap ? ~ Len1 [3:2] &amp; Addr [3:2] : 2'b0;
68414                   	assign RxVld = Rx_Vld &amp; HasData;
68415                   	assign DCnt = New ? ( Head ? Addr [3:2] : Restart ) : DCntReg;
68416      1/1          	assign End = Wrap ? Len1 [3:2] | Addr [3:2] : 2'b11;
68417      1/1          	assign Last = Rx_Tail | DCnt == End;
68418      1/1          	assign RxRdy = ~ Last | Tx_Rdy;
68419      <font color = "red">0/1     ==>  	assign u_a203 = Rx_Data [92:89];</font>
                        MISSING_ELSE
68420                   	assign u_bf59 = Rx_Data [88:87];
68421      1/1          	assign u_bf42 = Rx_Data [92:89];
68422      1/1          	assign u_cc76 = Rx_Data [88:87];
68423      1/1          	assign u_2d98 = Rx_Data [92:89];
68424      <font color = "red">0/1     ==>  	assign u_d9ff = Rx_Data [86:80];</font>
                        MISSING_ELSE
68425                   	assign HasData =
68426      1/1          			~ Rx_Head
68427      1/1          		|				( u_a203 == 4'b0100 | u_a203 == 4'b0101 | u_a203 == 4'b0110 | u_a203 == 4'b0111 ) &amp; u_bf59 == 2'b00
68428      1/1          				|		( u_bf42 == 4'b0000 | u_bf42 == 4'b0001 | u_bf42 == 4'b0010 | u_bf42 == 4'b0011 )
68429      <font color = "red">0/1     ==>  					&amp;	( u_cc76 == 2'b10 | u_cc76 == 2'b11 )</font>
                        MISSING_ELSE
68430                   			|		u_2d98 == 4'b1000 &amp; ~ ( u_d9ff == 7'b0 );
68431      1/1          	assign Rx_Rdy = HasData ? RxRdy : Tx_Rdy;
68432      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68433      1/1          		if ( ! Sys_Clk_RstN )
68434      <font color = "red">0/1     ==>  			DCntReg &lt;= #1.0 ( 2'b0 );</font>
                        MISSING_ELSE
68435                   		else if ( RxVld &amp; RxRdy )
68436                   			DCntReg &lt;= #1.0 ( DCnt + 2'b01 );
68437      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68438      1/1          		if ( ! Sys_Clk_RstN )
68439      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( 70'b0 );</font>
68440      1/1          		else if ( HRegCe )
68441      1/1          			u_7c15 &lt;= #1.0 ( RxHdr );
68442                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68443                   		if ( ! Sys_Clk_RstN )
68444                   			Head &lt;= #1.0 ( 1'b1 );
68445      1/1          		else if ( RxVld &amp; RxRdy )
68446      1/1          			Head &lt;= #1.0 ( Rx_Tail );
68447      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68448      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
68449                   			New &lt;= #1.0 ( 1'b1 );
68450      1/1          		else if ( RxVld &amp; RxRdy )
68451      1/1          			New &lt;= #1.0 ( Last );
68452      1/1          	assign Sys_Pwr_Idle = 1'b1;
68453      <font color = "red">0/1     ==>  	assign Sys_Pwr_WakeUp = 1'b0;</font>
                        MISSING_ELSE
68454                   	assign RxPld = Rx_Data [37:0];
68455                   	assign LastWord = RxPld [37];
68456                   	assign TxVld = Last &amp; RxVld;
68457                   	assign WordErr = WordErrReg | RxPld [36];
68458                   	assign DClean = TxVld ? 36'b000000000000000000000000000000000000 : RxPld [35:0];
68459                   	assign DCe = { 3 { ( TxVld &amp; Tx_Rdy ) }  } | DSel [2:0] &amp; { 3 { ( RxVld &amp; ~ Last ) }  };
68460                   	assign u_6542 = DSel [0];
68461                   	assign TxD_0 = u_6542 ? RxPld [35:0] : u_24d1;
68462                   	assign u_c39d = DSel [1];
68463                   	assign TxD_1 = u_c39d ? RxPld [35:0] : u_fd75;
68464                   	assign u_7bab = DSel [2];
68465                   	assign TxD_2 = u_7bab ? RxPld [35:0] : u_fe9;
68466                   	assign u_4072 = DSel [3];
68467      1/1          	assign TxD_3 = u_4072 ? RxPld [35:0] : 36'b000000000000000000000000000000000000;
68468      1/1          	assign TxData = { TxD_0 , TxD_1 , TxD_2 , TxD_3 };
68469      1/1          	assign TxPld = { LastWord , WordErr , TxData };
68470      <font color = "red">0/1     ==>  	assign Tx_Data = { TxHdr , TxPld };</font>
                        MISSING_ELSE
68471                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
68472      1/1          		.Clk( Sys_Clk )
68473      1/1          	,	.Clk_ClkS( Sys_Clk_ClkS )
68474      1/1          	,	.Clk_En( Sys_Clk_En )
68475      <font color = "red">0/1     ==>  	,	.Clk_EnS( Sys_Clk_EnS )</font>
                        MISSING_ELSE
68476                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
68477      1/1          	,	.Clk_RstN( Sys_Clk_RstN )
68478      1/1          	,	.Clk_Tm( Sys_Clk_Tm )
68479      1/1          	,	.O( WordErrReg )
68480      <font color = "red">0/1     ==>  	,	.Reset( TxVld &amp; Tx_Rdy )</font>
                        MISSING_ELSE
68481                   	,	.Set( RxVld &amp; ~ Last &amp; RxPld [36] )
68482      1/1          	);
68483      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68484      1/1          		if ( ! Sys_Clk_RstN )
68485      <font color = "red">0/1     ==>  			u_24d1 &lt;= #1.0 ( 36'b000000000000000000000000000000000000 );</font>
                        MISSING_ELSE
68486                   		else if ( DCe [0] )
68487                   			u_24d1 &lt;= #1.0 ( DClean );
68488      1/1          	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud( .I( DCnt ) , .O( DSel ) );
68489      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68490      <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
68491      1/1          			u_fd75 &lt;= #1.0 ( 36'b000000000000000000000000000000000000 );
68492      1/1          		else if ( DCe [1] )
68493                   			u_fd75 &lt;= #1.0 ( DClean );
68494                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68495                   		if ( ! Sys_Clk_RstN )
68496      1/1          			u_fe9 &lt;= #1.0 ( 36'b000000000000000000000000000000000000 );
68497      1/1          		else if ( DCe [2] )
68498      1/1          			u_fe9 &lt;= #1.0 ( DClean );
68499      <font color = "red">0/1     ==>  	assign Tx_Tail = Rx_Tail;</font>
                        MISSING_ELSE
68500                   	assign Tx_Vld = Rx_Vld &amp; ( ~ HasData | TxVld );
68501      1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68502      1/1          		if ( ! Sys_Clk_RstN )
68503      1/1          			Tx_Head &lt;= #1.0 ( 1'b1 );
68504      <font color = "red">0/1     ==>  		else if ( Tx_Vld &amp; Tx_Rdy )</font>
                        MISSING_ELSE
68505                   			Tx_Head &lt;= #1.0 ( Tx_Tail );
68506                   endmodule
68507                   
68508                   `timescale 1ps/1ps
68509                   module rsnoc_z_H_R_T_Sa_U_Iu_91ca3148 (
68510                   	Rx_Data
68511                   ,	Rx_Head
68512                   ,	Rx_Rdy
68513                   ,	Rx_Tail
68514                   ,	Rx_Vld
68515                   ,	Sys_Clk
68516                   ,	Sys_Clk_ClkS
68517                   ,	Sys_Clk_En
68518      1/1          ,	Sys_Clk_EnS
68519      1/1          ,	Sys_Clk_RetRstN
68520      1/1          ,	Sys_Clk_RstN
68521      <font color = "red">0/1     ==>  ,	Sys_Clk_Tm</font>
                        MISSING_ELSE
68522                   ,	Sys_Pwr_Idle
68523      1/1          ,	Sys_Pwr_WakeUp
68524      1/1          ,	Tx_Data
68525      1/1          ,	Tx_Head
68526      <font color = "red">0/1     ==>  ,	Tx_Rdy</font>
                        MISSING_ELSE
68527                   ,	Tx_Tail
68528                   ,	Tx_Vld
68529                   );
68530                   	input  [107:0] Rx_Data         ;
68531                   	input          Rx_Head         ;
68532                   	output         Rx_Rdy          ;
68533                   	input          Rx_Tail         ;
68534                   	input          Rx_Vld          ;
68535                   	input          Sys_Clk         ;
68536                   	input          Sys_Clk_ClkS    ;
68537                   	input          Sys_Clk_En      ;
68538                   	input          Sys_Clk_EnS     ;
68539                   	input          Sys_Clk_RetRstN ;
68540                   	input          Sys_Clk_RstN    ;
68541                   	input          Sys_Clk_Tm      ;
68542                   	output         Sys_Pwr_Idle    ;
68543                   	output         Sys_Pwr_WakeUp  ;
68544                   	output [215:0] Tx_Data         ;
68545                   	output         Tx_Head         ;
68546                   	input          Tx_Rdy          ;
68547                   	output         Tx_Tail         ;
68548                   	output         Tx_Vld          ;
68549                   	rsnoc_z_H_R_T_Sa_U_Up_33b4d8fc A0(
68550                   		.Rx_Data( Rx_Data )
68551                   	,	.Rx_Head( Rx_Head )
68552                   	,	.Rx_Rdy( Rx_Rdy )
68553                   	,	.Rx_Tail( Rx_Tail )
68554                   	,	.Rx_Vld( Rx_Vld )
68555                   	,	.Sys_Clk( Sys_Clk )
68556                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
68557                   	,	.Sys_Clk_En( Sys_Clk_En )
68558                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
68559                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
68560                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
68561                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
68562      1/1          	,	.Sys_Pwr_Idle( )
68563      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( )</font>
68564      <font color = "red">0/1     ==>  	,	.Tx_Data( Tx_Data )</font>
68565      <font color = "red">0/1     ==>  	,	.Tx_Head( Tx_Head )</font>
68566      <font color = "red">0/1     ==>  	,	.Tx_Rdy( Tx_Rdy )</font>
68567      <font color = "red">0/1     ==>  	,	.Tx_Tail( Tx_Tail )</font>
68568      <font color = "red">0/1     ==>  	,	.Tx_Vld( Tx_Vld )</font>
68569      <font color = "red">0/1     ==>  	);</font>
68570      <font color = "red">0/1     ==>  	assign Sys_Pwr_Idle = 1'b1;</font>
68571      <font color = "red">0/1     ==>  	assign Sys_Pwr_WakeUp = 1'b0;</font>
68572      <font color = "red">0/1     ==>  endmodule</font>
68573      <font color = "red">0/1     ==>  </font>
68574      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
68575      <font color = "red">0/1     ==>  module rsnoc_z_H_R_T_Sa_U_U_91ca3148 (</font>
68576      <font color = "red">0/1     ==>  	Rx_Data</font>
68577      <font color = "red">0/1     ==>  ,	Rx_Head</font>
68578      <font color = "red">0/1     ==>  ,	Rx_Rdy</font>
68579      1/1          ,	Rx_Tail
68580                   ,	Rx_Vld
68581                   ,	Sys_Clk
68582                   ,	Sys_Clk_ClkS
68583                   ,	Sys_Clk_En
68584                   ,	Sys_Clk_EnS
68585                   ,	Sys_Clk_RetRstN
68586                   ,	Sys_Clk_RstN
68587                   ,	Sys_Clk_Tm
68588                   ,	Sys_Pwr_Idle
68589                   ,	Sys_Pwr_WakeUp
68590                   ,	Tx_Data
68591                   ,	Tx_Head
68592                   ,	Tx_Rdy
68593                   ,	Tx_Tail
68594                   ,	Tx_Vld
68595                   ,	WakeUp_Rx
68596                   );
68597                   	input  [107:0] Rx_Data         ;
68598                   	input          Rx_Head         ;
68599                   	output         Rx_Rdy          ;
68600                   	input          Rx_Tail         ;
68601                   	input          Rx_Vld          ;
68602                   	input          Sys_Clk         ;
68603                   	input          Sys_Clk_ClkS    ;
68604                   	input          Sys_Clk_En      ;
68605                   	input          Sys_Clk_EnS     ;
68606                   	input          Sys_Clk_RetRstN ;
68607                   	input          Sys_Clk_RstN    ;
68608                   	input          Sys_Clk_Tm      ;
68609                   	output         Sys_Pwr_Idle    ;
68610                   	output         Sys_Pwr_WakeUp  ;
68611                   	output [215:0] Tx_Data         ;
68612                   	output         Tx_Head         ;
68613                   	input          Tx_Rdy          ;
68614                   	output         Tx_Tail         ;
68615                   	output         Tx_Vld          ;
68616                   	output         WakeUp_Rx       ;
68617                   	wire [107:0] Rx1_Data ;
68618                   	wire         Rx1_Head ;
68619                   	wire         Rx1_Rdy  ;
68620                   	wire         Rx1_Tail ;
68621                   	wire         Rx1_Vld  ;
68622                   	wire [215:0] Tx1_Data ;
68623                   	wire         Tx1_Head ;
68624                   	wire         Tx1_Rdy  ;
68625                   	wire         Tx1_Tail ;
68626                   	wire         Tx1_Vld  ;
68627                   	assign Rx1_Data = Rx_Data;
68628                   	assign Rx1_Head = Rx_Head;
68629                   	assign Rx1_Tail = Rx_Tail;
68630                   	assign Rx1_Vld = Rx_Vld;
68631                   	assign Tx1_Rdy = Tx_Rdy;
68632                   	rsnoc_z_H_R_T_Sa_U_Iu_91ca3148 Iu(
68633                   		.Rx_Data( Rx1_Data )
68634                   	,	.Rx_Head( Rx1_Head )
68635                   	,	.Rx_Rdy( Rx1_Rdy )
68636      1/1          	,	.Rx_Tail( Rx1_Tail )
68637      1/1          	,	.Rx_Vld( Rx1_Vld )
68638      <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
68639      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
68640      <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
68641      <font color = "red">0/1     ==>  	,	.Sys_Clk_EnS( Sys_Clk_EnS )</font>
68642      <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
68643      <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
68644      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
68645      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( )</font>
68646      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( )</font>
68647      <font color = "red">0/1     ==>  	,	.Tx_Data( Tx1_Data )</font>
68648      <font color = "red">0/1     ==>  	,	.Tx_Head( Tx1_Head )</font>
68649      <font color = "red">0/1     ==>  	,	.Tx_Rdy( Tx1_Rdy )</font>
68650      <font color = "red">0/1     ==>  	,	.Tx_Tail( Tx1_Tail )</font>
68651      <font color = "red">0/1     ==>  	,	.Tx_Vld( Tx1_Vld )</font>
68652      <font color = "red">0/1     ==>  	);</font>
68653      1/1          	assign Rx_Rdy = Rx1_Rdy;
68654                   	assign Sys_Pwr_Idle = 1'b1;
68655                   	assign Sys_Pwr_WakeUp = Rx_Vld;
68656                   	assign Tx_Data = { Tx1_Data [215:146] , Tx1_Data [145:0] };
68657                   	assign Tx_Head = Tx1_Head;
68658                   	assign Tx_Tail = Tx1_Tail;
68659                   	assign Tx_Vld = Tx1_Vld;
68660                   	assign WakeUp_Rx = Rx_Vld;
68661                   endmodule
68662                   
68663                   
68664                   
68665                   // FlexNoC version    : 4.7.0
68666                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
68667                   // Exported Structure : /Specification.Architecture.Structure
68668                   // ExportOption       : /verilog
68669                   
68670                   `timescale 1ps/1ps
68671                   module rsnoc_z_T_C_S_C_L_R_Bm_I4o1 ( I , O , Sel );
68672                   	input  [3:0] I   ;
68673                   	output       O   ;
68674                   	input  [1:0] Sel ;
68675                   	wire  u_7404 ;
68676      1/1          	wire  u_75d0 ;
68677      <font color = "red">0/1     ==>  	wire  u_8888 ;</font>
68678      <font color = "red">0/1     ==>  	wire  u_ae98 ;</font>
68679      <font color = "red">0/1     ==>  	reg   O      ;</font>
68680      <font color = "red">0/1     ==>  	assign u_ae98 = I [3];</font>
68681      1/1          	assign u_75d0 = I [2];
68682      <font color = "red">0/1     ==>  	assign u_8888 = I [1];</font>
68683                   	assign u_7404 = I [0];
68684                   	always @( Sel  or u_7404  or u_75d0  or u_8888  or u_ae98 ) begin
68685                   		case ( Sel )
68686                   			2'b11 : O = u_ae98 ;
68687                   			2'b10 : O = u_75d0 ;
68688                   			2'b01 : O = u_8888 ;
68689                   			2'b0  : O = u_7404 ;
68690                   		endcase
68691                   	end
68692                   endmodule
68693                   
68694                   `timescale 1ps/1ps
68695                   module rsnoc_z_T_C_S_C_L_R_T_N169 ( I , O );
68696                   	input  [143:0] I ;
68697                   	output [143:0] O ;
68698                   	assign O =
68699                   		{	I [143]
68700                   		,	I [134]
68701                   		,	I [125]
68702                   		,	I [116]
68703                   		,	I [107]
68704                   		,	I [98]
68705                   		,	I [89]
68706                   		,	I [80]
68707                   		,	I [71]
68708                   		,	I [62]
68709                   		,	I [53]
68710                   		,	I [44]
68711                   		,	I [35]
68712                   		,	I [26]
68713                   		,	I [17]
68714                   		,	I [8]
68715                   		,	I [142]
68716                   		,	I [133]
68717                   		,	I [124]
68718                   		,	I [115]
68719                   		,	I [106]
68720                   		,	I [97]
68721                   		,	I [88]
68722                   		,	I [79]
68723                   		,	I [70]
68724                   		,	I [61]
68725                   		,	I [52]
68726                   		,	I [43]
68727                   		,	I [34]
68728                   		,	I [25]
68729                   		,	I [16]
68730                   		,	I [7]
68731                   		,	I [141]
68732                   		,	I [132]
68733                   		,	I [123]
68734                   		,	I [114]
68735                   		,	I [105]
68736                   		,	I [96]
68737                   		,	I [87]
68738                   		,	I [78]
68739                   		,	I [69]
68740                   		,	I [60]
68741                   		,	I [51]
68742                   		,	I [42]
68743                   		,	I [33]
68744                   		,	I [24]
68745                   		,	I [15]
68746                   		,	I [6]
68747      1/1          		,	I [140]
68748      1/1          		,	I [131]
68749      1/1          		,	I [122]
68750      <font color = "red">0/1     ==>  		,	I [113]</font>
                        MISSING_ELSE
68751                   		,	I [104]
68752                   		,	I [95]
68753                   		,	I [86]
68754                   		,	I [77]
68755                   		,	I [68]
68756                   		,	I [59]
68757                   		,	I [50]
68758                   		,	I [41]
68759                   		,	I [32]
68760                   		,	I [23]
68761                   		,	I [14]
68762                   		,	I [5]
68763                   		,	I [139]
68764                   		,	I [130]
68765                   		,	I [121]
68766                   		,	I [112]
68767                   		,	I [103]
68768                   		,	I [94]
68769                   		,	I [85]
68770                   		,	I [76]
68771                   		,	I [67]
68772                   		,	I [58]
68773                   		,	I [49]
68774                   		,	I [40]
68775                   		,	I [31]
68776                   		,	I [22]
68777                   		,	I [13]
68778                   		,	I [4]
68779                   		,	I [138]
68780                   		,	I [129]
68781                   		,	I [120]
68782                   		,	I [111]
68783                   		,	I [102]
68784                   		,	I [93]
68785                   		,	I [84]
68786                   		,	I [75]
68787                   		,	I [66]
68788                   		,	I [57]
68789                   		,	I [48]
68790                   		,	I [39]
68791                   		,	I [30]
68792                   		,	I [21]
68793      1/1          		,	I [12]
68794      1/1          		,	I [3]
68795      1/1          		,	I [137]
68796      <font color = "red">0/1     ==>  		,	I [128]</font>
                        MISSING_ELSE
68797                   		,	I [119]
68798                   		,	I [110]
68799                   		,	I [101]
68800                   		,	I [92]
68801                   		,	I [83]
68802                   		,	I [74]
68803                   		,	I [65]
68804                   		,	I [56]
68805                   		,	I [47]
68806                   		,	I [38]
68807                   		,	I [29]
68808                   		,	I [20]
68809                   		,	I [11]
68810                   		,	I [2]
68811                   		,	I [136]
68812                   		,	I [127]
68813                   		,	I [118]
68814                   		,	I [109]
68815                   		,	I [100]
68816                   		,	I [91]
68817                   		,	I [82]
68818                   		,	I [73]
68819                   		,	I [64]
68820                   		,	I [55]
68821                   		,	I [46]
68822                   		,	I [37]
68823                   		,	I [28]
68824                   		,	I [19]
68825                   		,	I [10]
68826                   		,	I [1]
68827                   		,	I [135]
68828                   		,	I [126]
68829                   		,	I [117]
68830                   		,	I [108]
68831                   		,	I [99]
68832                   		,	I [90]
68833                   		,	I [81]
68834                   		,	I [72]
68835                   		,	I [63]
68836                   		,	I [54]
68837                   		,	I [45]
68838                   		,	I [36]
68839                   		,	I [27]
68840                   		,	I [18]
68841                   		,	I [9]
68842                   		,	I [0]
68843                   		};
68844                   endmodule
68845                   
68846                   `timescale 1ps/1ps
68847                   module rsnoc_z_H_R_T_Sa_U_Dp_3e7485f0 (
68848                   	Rx_Data
68849                   ,	Rx_Head
68850                   ,	Rx_Rdy
68851                   ,	Rx_Tail
68852                   ,	Rx_Vld
68853                   ,	Sys_Clk
68854                   ,	Sys_Clk_ClkS
68855                   ,	Sys_Clk_En
68856                   ,	Sys_Clk_EnS
68857                   ,	Sys_Clk_RetRstN
68858                   ,	Sys_Clk_RstN
68859                   ,	Sys_Clk_Tm
68860                   ,	Sys_Pwr_Idle
68861                   ,	Sys_Pwr_WakeUp
68862                   ,	Tx_Data
68863                   ,	Tx_Head
68864                   ,	Tx_Rdy
68865                   ,	Tx_Tail
68866                   ,	Tx_Vld
68867                   );
68868                   	input  [215:0] Rx_Data         ;
68869                   	input          Rx_Head         ;
68870                   	output         Rx_Rdy          ;
68871                   	input          Rx_Tail         ;
68872      1/1          	input          Rx_Vld          ;
68873      1/1          	input          Sys_Clk         ;
68874      1/1          	input          Sys_Clk_ClkS    ;
68875      <font color = "red">0/1     ==>  	input          Sys_Clk_En      ;</font>
68876      <font color = "red">0/1     ==>  	input          Sys_Clk_EnS     ;</font>
68877      <font color = "red">0/1     ==>  	input          Sys_Clk_RetRstN ;</font>
68878      <font color = "red">0/1     ==>  	input          Sys_Clk_RstN    ;</font>
68879      1/1          	input          Sys_Clk_Tm      ;
68880                   	output         Sys_Pwr_Idle    ;
68881                   	output         Sys_Pwr_WakeUp  ;
68882                   	output [107:0] Tx_Data         ;
68883                   	output         Tx_Head         ;
68884      1/1          	input          Tx_Rdy          ;
68885      <font color = "red">0/1     ==>  	output         Tx_Tail         ;</font>
68886      1/1          	output         Tx_Vld          ;
68887      <font color = "red">0/1     ==>  	wire [1:0]   u_298c    ;</font>
68888      1/1          	wire [35:0]  u_3382    ;
68889      <font color = "red">0/1     ==>  	wire [3:0]   u_37c3    ;</font>
68890                   	wire [35:0]  u_37e9    ;
68891                   	wire [35:0]  u_45ca    ;
68892                   	wire [1:0]   u_56      ;
68893                   	wire [3:0]   u_686c    ;
68894                   	wire [3:0]   u_70f0    ;
68895                   	wire [143:0] u_72eb    ;
68896                   	wire [6:0]   u_760c    ;
68897                   	wire [3:0]   u_8c9e    ;
68898                   	wire         u_93c4    ;
68899                   	wire [3:0]   u_a1a5    ;
68900                   	wire [30:0]  u_b4b7    ;
68901                   	wire [6:0]   u_ed9d    ;
68902                   	wire [1:0]   u_f3c6    ;
68903                   	wire [35:0]  u_fe08    ;
68904                   	wire [3:0]   Addr      ;
68905                   	wire [15:0]  Be        ;
68906                   	wire [3:0]   BeGrp     ;
68907                   	wire [1:0]   DSel      ;
68908                   	reg  [1:0]   DSelReg   ;
68909                   	wire [1:0]   End       ;
68910                   	wire         HasData   ;
68911                   	reg          Head      ;
68912                   	wire [9:0]   Info      ;
68913                   	wire [9:0]   Info1     ;
68914                   	reg  [9:0]   Info1Reg  ;
68915                   	wire         Last      ;
68916                   	wire [1:0]   LastAddr  ;
68917                   	wire [1:0]   LastAddrA ;
68918                   	wire         LastWord  ;
68919                   	wire [3:0]   Len1      ;
68920                   	wire [3:0]   Len1A     ;
68921                   	reg          New       ;
68922                   	wire         Next      ;
68923                   	wire [1:0]   Restart   ;
68924                   	wire [69:0]  RxHdr     ;
68925                   	wire [3:0]   RxOpc     ;
68926                   	wire [145:0] RxPld     ;
68927                   	wire         RxVld     ;
68928                   	reg  [35:0]  TxData    ;
68929                   	wire [37:0]  TxPld     ;
68930                   	wire         TxTail    ;
68931                   	wire         WordErr   ;
68932                   	wire         Wr        ;
68933                   	wire         Wrap      ;
68934                   	reg          Tx_Head   ;
68935                   	assign Len1A = Info [3:0];
68936                   	assign Len1 = Len1A;
68937                   	assign Addr = Info [7:4];
68938                   	assign RxHdr = Rx_Data [215:146];
68939                   	assign RxOpc = RxHdr [54:51];
68940                   	assign u_b4b7 = RxHdr [41:11];
68941                   	assign u_760c = RxHdr [48:42];
68942                   	assign Info1 =
68943                   		{		RxOpc == 4'b0100 | RxOpc == 4'b0101 | RxOpc == 4'b0110 | RxOpc == 4'b0111
68944                   		,		RxOpc == 4'b0001 | RxOpc == 4'b0101
68945                   		,	u_b4b7 [3:0]
68946                   		,	u_760c [3:0]
68947                   		};
68948                   	assign Info = Rx_Head ? Info1 : Info1Reg;
68949                   	assign Wrap = Info [8];
68950                   	assign Restart = Wrap ? ~ Len1 [3:2] &amp; Addr [3:2] : 2'b0;
68951                   	assign TxTail = Last &amp; Rx_Tail;
68952                   	assign RxVld = Rx_Vld &amp; HasData;
68953                   	assign DSel = New ? ( Head ? Addr [3:2] : Restart ) : DSelReg;
68954                   	assign End = Wrap ? Len1 [3:2] | Addr [3:2] : 2'b11;
68955                   	assign RxPld = Rx_Data [145:0];
68956                   	assign Be = u_72eb [143:128];
68957                   	assign u_a1a5 = Addr + Len1;
68958                   	assign LastAddrA = u_a1a5 [3:2];
68959                   	assign LastAddr = Wrap ? LastAddrA &amp; Len1 [3:2] | Restart : LastAddrA;
68960                   	assign Wr = Info [9];
68961                   	assign Last = Rx_Tail ? ( Wr ? DSel == LastAddr : DSel == End | u_93c4 ) : DSel == End;
68962                   	assign Next = Last &amp; Tx_Rdy;
68963                   	assign u_37c3 = Rx_Data [200:197];
68964                   	assign u_f3c6 = Rx_Data [196:195];
68965                   	assign u_70f0 = Rx_Data [200:197];
68966                   	assign u_298c = Rx_Data [196:195];
68967                   	assign u_8c9e = Rx_Data [200:197];
68968                   	assign u_ed9d = Rx_Data [194:188];
68969                   	assign HasData =
68970                   			~ Rx_Head
68971                   		|				( u_37c3 == 4'b0100 | u_37c3 == 4'b0101 | u_37c3 == 4'b0110 | u_37c3 == 4'b0111 ) &amp; u_f3c6 == 2'b00
68972                   				|		( u_70f0 == 4'b0000 | u_70f0 == 4'b0001 | u_70f0 == 4'b0010 | u_70f0 == 4'b0011 )
68973                   					&amp;	( u_298c == 2'b10 | u_298c == 2'b11 )
68974                   			|		u_8c9e == 4'b1000 &amp; ~ ( u_ed9d == 7'b0 );
68975                   	assign Rx_Rdy = HasData ? Next : Tx_Rdy;
68976                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68977                   		if ( ! Sys_Clk_RstN )
68978                   			DSelReg &lt;= #1.0 ( 2'b0 );
68979                   		else if ( RxVld &amp; Tx_Rdy )
68980                   			DSelReg &lt;= #1.0 ( DSel + 2'b01 );
68981                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68982                   		if ( ! Sys_Clk_RstN )
68983                   			Info1Reg &lt;= #1.0 ( 10'b0 );
68984                   		else if ( Rx_Vld &amp; Rx_Rdy &amp; Rx_Head )
68985                   			Info1Reg &lt;= #1.0 ( Info1 );
68986                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68987                   		if ( ! Sys_Clk_RstN )
68988                   			Head &lt;= #1.0 ( 1'b1 );
68989                   		else if ( RxVld &amp; Tx_Rdy )
68990                   			Head &lt;= #1.0 ( TxTail );
68991                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
68992                   		if ( ! Sys_Clk_RstN )
68993                   			New &lt;= #1.0 ( 1'b1 );
68994                   		else if ( RxVld &amp; Tx_Rdy )
68995                   			New &lt;= #1.0 ( Last );
68996                   	rsnoc_z_T_C_S_C_L_R_T_N169 ut169( .I( RxPld [143:0] ) , .O( u_72eb ) );
68997                   	rsnoc_z_T_C_S_C_L_R_Co_I16o4 uco( .I( Be ) , .O( u_686c ) );
68998                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( { u_686c [2:0] , 1'b0 } ) , .O( BeGrp ) );
68999                   	rsnoc_z_T_C_S_C_L_R_Bm_I4o1 ubm( .I( ~ BeGrp ) , .O( u_93c4 ) , .Sel( DSel ) );
69000                   	assign Sys_Pwr_Idle = 1'b1;
69001                   	assign Sys_Pwr_WakeUp = 1'b0;
69002                   	assign LastWord = RxPld [145] &amp; TxTail;
69003                   	assign WordErr = RxPld [144];
69004                   	assign u_56 = ~ DSel;
69005                   	assign u_37e9 = RxPld [143:108];
69006                   	assign u_fe08 = RxPld [107:72];
69007                   	assign u_45ca = RxPld [71:36];
69008                   	assign u_3382 = RxPld [35:0];
69009                   	assign TxPld = { LastWord , WordErr , TxData };
69010                   	assign Tx_Data = { RxHdr , TxPld };
69011                   	always @( u_3382  or u_37e9  or u_45ca  or u_56  or u_fe08 ) begin
69012                   		case ( u_56 )
69013                   			2'b11 : TxData = u_37e9 ;
69014                   			2'b10 : TxData = u_fe08 ;
69015                   			2'b01 : TxData = u_45ca ;
69016                   			2'b0  : TxData = u_3382 ;
69017                   		endcase
69018                   	end
69019                   	assign Tx_Tail = HasData ? TxTail : Rx_Tail;
69020                   	assign Tx_Vld = Rx_Vld;
69021                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
69022                   		if ( ! Sys_Clk_RstN )
69023                   			Tx_Head &lt;= #1.0 ( 1'b1 );
69024                   		else if ( Tx_Vld &amp; Tx_Rdy )
69025                   			Tx_Head &lt;= #1.0 ( Tx_Tail );
69026                   endmodule
69027                   
69028                   `timescale 1ps/1ps
69029                   module rsnoc_z_H_R_T_Sa_U_Iu_54d25917 (
69030                   	Rx_Data
69031                   ,	Rx_Head
69032                   ,	Rx_Rdy
69033                   ,	Rx_Tail
69034                   ,	Rx_Vld
69035                   ,	Sys_Clk
69036                   ,	Sys_Clk_ClkS
69037                   ,	Sys_Clk_En
69038                   ,	Sys_Clk_EnS
69039                   ,	Sys_Clk_RetRstN
69040                   ,	Sys_Clk_RstN
69041                   ,	Sys_Clk_Tm
69042                   ,	Sys_Pwr_Idle
69043                   ,	Sys_Pwr_WakeUp
69044                   ,	Tx_Data
69045                   ,	Tx_Head
69046                   ,	Tx_Rdy
69047                   ,	Tx_Tail
69048                   ,	Tx_Vld
69049                   );
69050                   	input  [215:0] Rx_Data         ;
69051                   	input          Rx_Head         ;
69052                   	output         Rx_Rdy          ;
69053                   	input          Rx_Tail         ;
69054                   	input          Rx_Vld          ;
69055                   	input          Sys_Clk         ;
69056                   	input          Sys_Clk_ClkS    ;
69057                   	input          Sys_Clk_En      ;
69058                   	input          Sys_Clk_EnS     ;
69059                   	input          Sys_Clk_RetRstN ;
69060                   	input          Sys_Clk_RstN    ;
69061                   	input          Sys_Clk_Tm      ;
69062                   	output         Sys_Pwr_Idle    ;
69063                   	output         Sys_Pwr_WakeUp  ;
69064                   	output [107:0] Tx_Data         ;
69065                   	output         Tx_Head         ;
69066                   	input          Tx_Rdy          ;
69067                   	output         Tx_Tail         ;
69068                   	output         Tx_Vld          ;
69069                   	rsnoc_z_H_R_T_Sa_U_Dp_3e7485f0 A0(
69070                   		.Rx_Data( Rx_Data )
69071                   	,	.Rx_Head( Rx_Head )
69072                   	,	.Rx_Rdy( Rx_Rdy )
69073                   	,	.Rx_Tail( Rx_Tail )
69074                   	,	.Rx_Vld( Rx_Vld )
69075                   	,	.Sys_Clk( Sys_Clk )
69076                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
69077                   	,	.Sys_Clk_En( Sys_Clk_En )
69078                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
69079                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
69080                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
69081                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
69082                   	,	.Sys_Pwr_Idle( )
69083                   	,	.Sys_Pwr_WakeUp( )
69084                   	,	.Tx_Data( Tx_Data )
69085      1/1          	,	.Tx_Head( Tx_Head )
69086      <font color = "red">0/1     ==>  	,	.Tx_Rdy( Tx_Rdy )</font>
69087      <font color = "red">0/1     ==>  	,	.Tx_Tail( Tx_Tail )</font>
69088      <font color = "red">0/1     ==>  	,	.Tx_Vld( Tx_Vld )</font>
69089      <font color = "red">0/1     ==>  	);</font>
69090      <font color = "red">0/1     ==>  	assign Sys_Pwr_Idle = 1'b1;</font>
69091      <font color = "red">0/1     ==>  	assign Sys_Pwr_WakeUp = 1'b0;</font>
69092      <font color = "red">0/1     ==>  endmodule</font>
69093      <font color = "red">0/1     ==>  </font>
69094      <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
69095      <font color = "red">0/1     ==>  module rsnoc_z_H_R_T_Sa_U_U_54d25917 (</font>
69096      <font color = "red">0/1     ==>  	Rx_Data</font>
69097      <font color = "red">0/1     ==>  ,	Rx_Head</font>
69098      <font color = "red">0/1     ==>  ,	Rx_Rdy</font>
69099      <font color = "red">0/1     ==>  ,	Rx_Tail</font>
69100      <font color = "red">0/1     ==>  ,	Rx_Vld</font>
69101      <font color = "red">0/1     ==>  ,	Sys_Clk</font>
69102      1/1          ,	Sys_Clk_ClkS
69103      1/1          ,	Sys_Clk_En
69104                   ,	Sys_Clk_EnS
69105                   ,	Sys_Clk_RetRstN
69106                   ,	Sys_Clk_RstN
69107      1/1          ,	Sys_Clk_Tm
69108      1/1          ,	Sys_Pwr_Idle
69109      1/1          ,	Sys_Pwr_WakeUp
69110                   ,	Tx_Data
69111                   ,	Tx_Head
69112      1/1          ,	Tx_Rdy
69113      1/1          ,	Tx_Tail
69114      1/1          ,	Tx_Vld
69115                   ,	WakeUp_Rx
69116                   );
69117                   	input  [215:0] Rx_Data         ;
69118                   	input          Rx_Head         ;
69119                   	output         Rx_Rdy          ;
69120                   	input          Rx_Tail         ;
69121                   	input          Rx_Vld          ;
69122                   	input          Sys_Clk         ;
69123                   	input          Sys_Clk_ClkS    ;
69124                   	input          Sys_Clk_En      ;
69125                   	input          Sys_Clk_EnS     ;
69126                   	input          Sys_Clk_RetRstN ;
69127                   	input          Sys_Clk_RstN    ;
69128                   	input          Sys_Clk_Tm      ;
69129                   	output         Sys_Pwr_Idle    ;
69130                   	output         Sys_Pwr_WakeUp  ;
69131                   	output [107:0] Tx_Data         ;
69132                   	output         Tx_Head         ;
69133                   	input          Tx_Rdy          ;
69134                   	output         Tx_Tail         ;
69135                   	output         Tx_Vld          ;
69136                   	output         WakeUp_Rx       ;
69137                   	wire [215:0] Rx1_Data ;
69138                   	wire         Rx1_Head ;
69139                   	wire         Rx1_Rdy  ;
69140                   	wire         Rx1_Tail ;
69141                   	wire         Rx1_Vld  ;
69142                   	wire [107:0] Tx1_Data ;
69143                   	wire         Tx1_Head ;
69144                   	wire         Tx1_Rdy  ;
69145                   	wire         Tx1_Tail ;
69146                   	wire         Tx1_Vld  ;
69147                   	assign Rx1_Data = Rx_Data;
69148                   	assign Rx1_Head = Rx_Head;
69149                   	assign Rx1_Tail = Rx_Tail;
69150                   	assign Rx1_Vld = Rx_Vld;
69151                   	assign Tx1_Rdy = Tx_Rdy;
69152                   	rsnoc_z_H_R_T_Sa_U_Iu_54d25917 Iu(
69153                   		.Rx_Data( Rx1_Data )
69154                   	,	.Rx_Head( Rx1_Head )
69155                   	,	.Rx_Rdy( Rx1_Rdy )
69156                   	,	.Rx_Tail( Rx1_Tail )
69157                   	,	.Rx_Vld( Rx1_Vld )
69158                   	,	.Sys_Clk( Sys_Clk )
69159                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
69160                   	,	.Sys_Clk_En( Sys_Clk_En )
69161                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
69162                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
69163                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
69164                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
69165                   	,	.Sys_Pwr_Idle( )
69166                   	,	.Sys_Pwr_WakeUp( )
69167                   	,	.Tx_Data( Tx1_Data )
69168                   	,	.Tx_Head( Tx1_Head )
69169                   	,	.Tx_Rdy( Tx1_Rdy )
69170                   	,	.Tx_Tail( Tx1_Tail )
69171                   	,	.Tx_Vld( Tx1_Vld )
69172                   	);
69173                   	assign Rx_Rdy = Rx1_Rdy;
69174                   	assign Sys_Pwr_Idle = 1'b1;
69175                   	assign Sys_Pwr_WakeUp = Rx_Vld;
69176                   	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
69177                   	assign Tx_Head = Tx1_Head;
69178                   	assign Tx_Tail = Tx1_Tail;
69179                   	assign Tx_Vld = Tx1_Vld;
69180                   	assign WakeUp_Rx = Rx_Vld;
69181                   endmodule
69182                   
69183                   
69184                   
69185                   // FlexNoC version    : 4.7.0
69186                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
69187                   // Exported Structure : /Specification.Architecture.Structure
69188                   // ExportOption       : /verilog
69189                   
69190                   `timescale 1ps/1ps
69191                   module rsnoc_z_H_R_G_T2_Tt_Sp_bca2c509 (
69192                   	IdInfo_0_AddrBase
69193                   ,	IdInfo_0_AddrMask
69194                   ,	IdInfo_0_Debug
69195                   ,	IdInfo_1_AddrBase
69196                   ,	IdInfo_1_AddrMask
69197                   ,	IdInfo_1_Debug
69198                   ,	Translation_0_Aperture
69199                   ,	Translation_0_PathFound
69200                   ,	Translation_0_SubFound
69201                   );
69202                   	output [27:0] IdInfo_0_AddrBase       ;
69203                   	output [27:0] IdInfo_0_AddrMask       ;
69204                   	output        IdInfo_0_Debug          ;
69205                   	output [27:0] IdInfo_1_AddrBase       ;
69206                   	output [27:0] IdInfo_1_AddrMask       ;
69207                   	output        IdInfo_1_Debug          ;
69208                   	input  [8:0]  Translation_0_Aperture  ;
69209                   	output        Translation_0_PathFound ;
69210                   	output        Translation_0_SubFound  ;
69211                   	wire [8:0] u_28b6 ;
69212                   	assign IdInfo_0_AddrBase = 28'b0000000000000000000000000000;
69213                   	assign IdInfo_0_AddrMask = 28'b1000000000000000000000000000;
69214                   	assign IdInfo_0_Debug = 1'b0;
69215                   	assign IdInfo_1_AddrBase = 28'b0000000000000000000000000000;
69216                   	assign IdInfo_1_AddrMask = 28'b1000000000000000000000000000;
69217                   	assign IdInfo_1_Debug = 1'b0;
69218                   	assign u_28b6 = Translation_0_Aperture;
69219                   	assign Translation_0_PathFound = u_28b6 == 9'b000010001;
69220                   	assign Translation_0_SubFound = 1'b1;
69221                   endmodule
69222                   
69223                   `timescale 1ps/1ps
69224                   module rsnoc_z_H_R_G_T2_Tt_U_f2c13a03 (
69225                   	IdInfo_0_AddrBase
69226                   ,	IdInfo_0_AddrMask
69227                   ,	IdInfo_0_Debug
69228                   ,	IdInfo_1_AddrBase
69229                   ,	IdInfo_1_AddrMask
69230                   ,	IdInfo_1_Debug
69231                   ,	Translation_0_Aperture
69232                   ,	Translation_0_PathFound
69233                   ,	Translation_0_SubFound
69234                   );
69235                   	output [27:0] IdInfo_0_AddrBase       ;
69236                   	output [27:0] IdInfo_0_AddrMask       ;
69237                   	output        IdInfo_0_Debug          ;
69238                   	output [27:0] IdInfo_1_AddrBase       ;
69239                   	output [27:0] IdInfo_1_AddrMask       ;
69240                   	output        IdInfo_1_Debug          ;
69241                   	input  [8:0]  Translation_0_Aperture  ;
69242                   	output        Translation_0_PathFound ;
69243                   	output        Translation_0_SubFound  ;
69244                   	rsnoc_z_H_R_G_T2_Tt_Sp_bca2c509 Isp(
69245                   		.IdInfo_0_AddrBase( IdInfo_0_AddrBase )
69246                   	,	.IdInfo_0_AddrMask( IdInfo_0_AddrMask )
69247                   	,	.IdInfo_0_Debug( IdInfo_0_Debug )
69248                   	,	.IdInfo_1_AddrBase( IdInfo_1_AddrBase )
69249                   	,	.IdInfo_1_AddrMask( IdInfo_1_AddrMask )
69250                   	,	.IdInfo_1_Debug( IdInfo_1_Debug )
69251      <font color = "grey">unreachable  </font>	,	.Translation_0_Aperture( Translation_0_Aperture )
69252      <font color = "grey">unreachable  </font>	,	.Translation_0_PathFound( Translation_0_PathFound )
69253      <font color = "grey">unreachable  </font>	,	.Translation_0_SubFound( Translation_0_SubFound )
69254      <font color = "grey">unreachable  </font>	);
                   <font color = "red">==>  MISSING_ELSE</font>
69255      <font color = "grey">unreachable  </font>endmodule
69256      <font color = "grey">unreachable  </font>
69257      <font color = "grey">unreachable  </font>
69258                   
                   <font color = "red">==>  MISSING_ELSE</font>
69259                   // FlexNoC version    : 4.7.0
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod937.html" >rsnoc_z_H_R_G_T2_U_U_9a01fdb2</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>46</td><td>1</td><td>2.17</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>46</td><td>1</td><td>2.17</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67705
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67710
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67724
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67737
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : (u_2a86 ? Req1_AddLd0 : Rsp_NextAddr))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67737
 SUB-EXPRESSION (u_2a86 ? Req1_AddLd0 : Rsp_NextAddr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67755
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67761
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67790
 EXPRESSION (u_6f7d ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67841
 EXPRESSION (u_5af4 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67892
 EXPRESSION (u_51fa ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67943
 EXPRESSION (u_3bf9 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67994
 EXPRESSION (u_112c ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68045
 EXPRESSION (u_fc2c ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68096
 EXPRESSION (u_6c8a ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68147
 EXPRESSION (u_67ec_1183 ? Req1_AddLd0 : Rsp_NextAddr)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68198
 EXPRESSION (u_6779 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68249
 EXPRESSION (u_b2dc ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68300
 EXPRESSION (u_4f78 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68351
 EXPRESSION (u_63ed ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68402
 EXPRESSION (u_7ca3 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68453
 EXPRESSION (u_cb1b ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68504
 EXPRESSION (u_6c6f ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       68833
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod937.html" >rsnoc_z_H_R_G_T2_U_U_9a01fdb2</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">659</td>
<td class="rt">2</td>
<td class="rt">0.30  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12114</td>
<td class="rt">729</td>
<td class="rt">6.02  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6057</td>
<td class="rt">725</td>
<td class="rt">11.97 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6057</td>
<td class="rt">4</td>
<td class="rt">0.07  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">2</td>
<td class="rt">3.70  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1290</td>
<td class="rt">82</td>
<td class="rt">6.36  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">645</td>
<td class="rt">79</td>
<td class="rt">12.25 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">645</td>
<td class="rt">3</td>
<td class="rt">0.47  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">605</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">10824</td>
<td class="rt">647</td>
<td class="rt">5.98  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">5412</td>
<td class="rt">646</td>
<td class="rt">11.94 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">5412</td>
<td class="rt">1</td>
<td class="rt">0.02  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[37:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[47:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[52:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[54:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[59:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[28:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:77]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[112:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[114:113]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[115]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[125:117]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[126]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[130:127]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[132:131]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[137:133]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[138]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[142:139]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Be[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[37:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[47:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[52:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[54:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[59:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Len1[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_User[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_112c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1287[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_13[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_17f1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1bd5[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1c51[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1db3[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1efc[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1fce[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_20be[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_223b[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_22e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_239[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_2393[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_24a0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2640[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_26ed[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2a86</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2b1f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2b75[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2d8f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ee4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_314[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_31d5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_31f2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_324d[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_324d[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_324d[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_324d[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_324d[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_324d[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_324d[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_324d[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_324d[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_324d[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_324d[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_324d[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_348d[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_354[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_365c[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_38b4[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_39f8[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3b2c[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3bf9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3dbf[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3e56[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_428f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42b9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4361[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4575[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4695</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_46c8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_499b[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4b4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4f78</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_510e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_51fa</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_520a[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52e8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5585[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_57be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_59a5[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5a9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5af4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5bcb[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5c0f[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5cc9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5cd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f39</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6004[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_60ce[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_61f9[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_61ff</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_62df[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_63ed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_64e1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6505[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6595[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6614[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6779</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_67ec_1183</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_68cb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_696d[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_69df</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_69f0[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6c1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6c6f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6c8a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6c90[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6ce4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6e4e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f7d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6f8c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6fd0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70b6[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70fb[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70fb[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70fb[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70fb[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_70fb[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7267[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_746d[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_790a[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c91</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ca3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7e24[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7f88[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_83e1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_863f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_876e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8a44[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b78[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8e33[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8ebf[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8f1a[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_904a[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_91fc[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_921[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_938f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_93a9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9780</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9eed[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9f80</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a055[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a2ed[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a36a[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a4e7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a60c[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a610[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a735[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a747</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_aa88[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_aab2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac5d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac64</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_aca4[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_af8c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b0cd[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b175[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b2dc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b376[13:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b376[19:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b376[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b376[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b376[33:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b376[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b376[38:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[40:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b376[41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b376[51:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b376[56:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[58:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b376[63:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b376[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b376[68:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b3a8[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b54d[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum4_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum6_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Datum7_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b580_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b60b[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Data_Datum4_Byte[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum4_Byte[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Data_Datum4_Byte[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum4_Byte[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Data_Datum6_Byte[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Data_Datum6_Byte[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum6_Byte[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Data_Datum7_Byte[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Data_Datum7_Byte[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Datum7_Byte[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Data_Datum7_Byte[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Hdr_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Hdr_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Hdr_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Hdr_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Hdr_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Hdr_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Hdr_Addr[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Len1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Hdr_Len1[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Opc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Hdr_Opc[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_RouteId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_RouteId[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Hdr_RouteId[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Hdr_RouteId[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b66_Hdr_User[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_b66_Hdr_User[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b837</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_babe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb4d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bc25[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bc3e[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bcfc[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bf45[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c008[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c05[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c982</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb1b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb2d[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_0[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_0[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_0[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_0[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_0[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_0[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_0[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_13[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_13[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_19[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_2[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_8[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_cb9b_8[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ce3b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cf27[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d06b[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d13f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_0[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_0[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_0[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_0[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_0[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_0[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_0[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_13[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_13[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_19[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_2[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_8[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_d4d9_8[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d560</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d645[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d870[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d8d4[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d97a[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d9a9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dda1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_df38[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e124</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e423[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e423[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_e423[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e70e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e8f5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e8fd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ec8c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed02[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f10b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f30a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f53d[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f66d[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f6e5[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f78[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f7ed[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f8d5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f9da[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fc2c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fcae[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fdde[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ff39[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ffe7[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ChainVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtxFreeId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_1[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_10[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_11[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_12[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_13[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_14[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_15[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_2[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_3[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_4[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_5[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_6[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_7[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_8[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_9[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtFreeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum4_Byte[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum4_Byte[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum4_Byte[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum4_Byte[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum6_Byte[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum6_Byte[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum6_Byte[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum7_Byte[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum7_Byte[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum7_Byte[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum7_Byte[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum4_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum4_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum5_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum5_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum6_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum6_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum7_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum7_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Len1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtWr_Len1[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ErrCxtWr_OpcT[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RouteIdZ[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrWrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Be[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[37:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[47:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[52:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[54:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[59:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqBe[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[37:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[47:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[52:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[54:53]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[59:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLclReqData[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyData[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MyDatum[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NextRsp0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTrn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTxPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBePld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Data[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Len1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Len1[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_SeqId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_SeqId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeIn_User[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Data[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Len1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_Len1[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PipeOut_User[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pld_Data[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddLd0[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddMdL[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddMdL[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddMdL[14:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddMdL[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddMdL[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddMdL[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddNttp[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddNttp[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddNttp[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddNttp[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddNttp[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddNttp[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_AddNttp[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Addr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Addr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Addr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr4Be[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_ConnId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_ConnId[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Len1[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Opc[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_OpcT[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OrdId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OrdId[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_OrdId[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OrdId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_OrdId[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RawAddr[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RawAddr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RawAddr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RawAddr[22:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RawAddr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RawAddr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RawAddr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RouteId[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RouteId[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_RouteIdZ[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_SeqId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_SeqId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Strm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Req1_User[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqGenSeqId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqGenSeqId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHeadXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqNormSeqId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqNormSeqId[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ReqPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_NextAddr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_NextAddr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_NextAddr[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0CxtId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp2_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[76:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[79:77]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[87:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[93:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[100:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[103:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[107:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[112:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[114:113]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[115]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[125:117]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[126]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[130:127]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[132:131]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[137:133]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[138]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxErr_Data[142:139]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[76:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[79:77]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[87:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[93:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[100:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[103:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[107:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[112:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[114:113]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[115]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[125:117]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[126]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[130:127]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[132:131]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[137:133]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[138]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxIn_Data[142:139]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInData[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[41:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[53:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[58:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[60:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[66:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[76:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[79:77]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[87:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[93:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[97:96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[100:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[103:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[107:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[112:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[114:113]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[115]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[125:117]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[126]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[130:127]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[132:131]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[137:133]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[138]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Data[142:139]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_CxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnGate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[73:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktCxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrConnId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrConnId[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrCxtId[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapGn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uReq1_Opc_caseSel[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_NextAddr_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_1bd5_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_1bd5_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_22e_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_22e_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_348d_caseSel[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_57be_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_57be_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_5cc9_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_5cc9_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_60ce_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_60ce_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_6595_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_6595_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_6f8c_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_6f8c_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_8e33_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_8e33_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_a735_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_a735_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_b3a8_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_b3a8_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_b54d_caseSel[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_bc25_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_bc25_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_cc5c_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_d645_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_d645_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_d870_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_d870_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_ed02_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_ed02_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_fdde_caseSel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uu_fdde_caseSel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod937.html" >rsnoc_z_H_R_G_T2_U_U_9a01fdb2</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">459</td>
<td class="rt">262</td>
<td class="rt">57.08 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">68833</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">67702</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">67707</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">67713</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">67721</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">67727</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">67734</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">67752</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">67758</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67763</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67768</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">67774</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67782</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">67787</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67804</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67809</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67814</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67819</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">67825</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">67838</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67860</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67865</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67870</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">67876</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67884</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">67889</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67906</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67911</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67916</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67921</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">67927</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67935</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">67940</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67957</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67962</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67967</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67972</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">67978</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">67986</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">67991</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68008</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68013</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68018</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68023</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">68029</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68037</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68042</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68059</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68064</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68069</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68074</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">68080</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68088</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68093</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68110</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68115</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68120</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68125</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">68131</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68139</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68144</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68161</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68166</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68176</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">68182</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68190</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68195</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68212</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68217</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68222</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68227</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">68233</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68241</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68246</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68263</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68268</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68273</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68278</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">68284</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68292</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68297</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68314</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68319</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68324</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68329</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">68335</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68343</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68348</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68365</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68380</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">68386</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68394</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68399</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68416</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68421</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68426</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68431</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">68437</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68445</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68450</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68467</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68472</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68477</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68482</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">68488</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68496</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">68501</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68518</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68523</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">68562</td>
<td class="rt">17</td>
<td class="rt">1</td>
<td class="rt">5.88  </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">68636</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">68676</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68747</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">68793</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">68872</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">68884</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">69085</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">69107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">69112</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68833      		,	I [81]
           		 	      
68834      		,	I [72]
           		 	      
68835      		,	I [63]
           		 	      
68836      		,	I [54]
           		 	      
68837      		,	I [45]
           		 	      
68838      		,	I [36]
           		 	      
68839      		,	I [27]
           		 	      
68840      		,	I [18]
           		 	      
68841      		,	I [9]
           		 	     
68842      		,	I [0]
           		 	     
68843      		};
           		  
68844      endmodule
                    
68845      
           
68846      `timescale 1ps/1ps
                             
68847      module rsnoc_z_H_R_T_Sa_U_Dp_3e7485f0 (
                                                  
68848      	Rx_Data
           	       
68849      ,	Rx_Head
            	       
68850      ,	Rx_Rdy
            	      
68851      ,	Rx_Tail
            	       
68852      ,	Rx_Vld
            	      
68853      ,	Sys_Clk
            	       
68854      ,	Sys_Clk_ClkS
            	            
68855      ,	Sys_Clk_En
            	          
68856      ,	Sys_Clk_EnS
            	           
68857      ,	Sys_Clk_RetRstN
            	               
68858      ,	Sys_Clk_RstN
            	            
68859      ,	Sys_Clk_Tm
            	          
68860      ,	Sys_Pwr_Idle
            	            
68861      ,	Sys_Pwr_WakeUp
            	              
68862      ,	Tx_Data
            	       
68863      ,	Tx_Head
            	       
68864      ,	Tx_Rdy
            	      
68865      ,	Tx_Tail
            	       
68866      ,	Tx_Vld
            	      
68867      );
             
68868      	input  [215:0] Rx_Data         ;
           	                                
68869      	input          Rx_Head         ;
           	                                
68870      	output         Rx_Rdy          ;
           	                                
68871      	input          Rx_Tail         ;
           	                                
68872      	input          Rx_Vld          ;
           	                                
68873      	input          Sys_Clk         ;
           	                                
68874      	input          Sys_Clk_ClkS    ;
           	                                
68875      	input          Sys_Clk_En      ;
           	                                
68876      	input          Sys_Clk_EnS     ;
           	                                
68877      	input          Sys_Clk_RetRstN ;
           	                                
68878      	input          Sys_Clk_RstN    ;
           	                                
68879      	input          Sys_Clk_Tm      ;
           	                                
68880      	output         Sys_Pwr_Idle    ;
           	                                
68881      	output         Sys_Pwr_WakeUp  ;
           	                                
68882      	output [107:0] Tx_Data         ;
           	                                
68883      	output         Tx_Head         ;
           	                                
68884      	input          Tx_Rdy          ;
           	                                
68885      	output         Tx_Tail         ;
           	                                
68886      	output         Tx_Vld          ;
           	                                
68887      	wire [1:0]   u_298c    ;
           	                        
68888      	wire [35:0]  u_3382    ;
           	                        
68889      	wire [3:0]   u_37c3    ;
           	                        
68890      	wire [35:0]  u_37e9    ;
           	                        
68891      	wire [35:0]  u_45ca    ;
           	                        
68892      	wire [1:0]   u_56      ;
           	                        
68893      	wire [3:0]   u_686c    ;
           	                        
68894      	wire [3:0]   u_70f0    ;
           	                        
68895      	wire [143:0] u_72eb    ;
           	                        
68896      	wire [6:0]   u_760c    ;
           	                        
68897      	wire [3:0]   u_8c9e    ;
           	                        
68898      	wire         u_93c4    ;
           	                        
68899      	wire [3:0]   u_a1a5    ;
           	                        
68900      	wire [30:0]  u_b4b7    ;
           	                        
68901      	wire [6:0]   u_ed9d    ;
           	                        
68902      	wire [1:0]   u_f3c6    ;
           	                        
68903      	wire [35:0]  u_fe08    ;
           	                        
68904      	wire [3:0]   Addr      ;
           	                        
68905      	wire [15:0]  Be        ;
           	                        
68906      	wire [3:0]   BeGrp     ;
           	                        
68907      	wire [1:0]   DSel      ;
           	                        
68908      	reg  [1:0]   DSelReg   ;
           	                        
68909      	wire [1:0]   End       ;
           	                        
68910      	wire         HasData   ;
           	                        
68911      	reg          Head      ;
           	                        
68912      	wire [9:0]   Info      ;
           	                        
68913      	wire [9:0]   Info1     ;
           	                        
68914      	reg  [9:0]   Info1Reg  ;
           	                        
68915      	wire         Last      ;
           	                        
68916      	wire [1:0]   LastAddr  ;
           	                        
68917      	wire [1:0]   LastAddrA ;
           	                        
68918      	wire         LastWord  ;
           	                        
68919      	wire [3:0]   Len1      ;
           	                        
68920      	wire [3:0]   Len1A     ;
           	                        
68921      	reg          New       ;
           	                        
68922      	wire         Next      ;
           	                        
68923      	wire [1:0]   Restart   ;
           	                        
68924      	wire [69:0]  RxHdr     ;
           	                        
68925      	wire [3:0]   RxOpc     ;
           	                        
68926      	wire [145:0] RxPld     ;
           	                        
68927      	wire         RxVld     ;
           	                        
68928      	reg  [35:0]  TxData    ;
           	                        
68929      	wire [37:0]  TxPld     ;
           	                        
68930      	wire         TxTail    ;
           	                        
68931      	wire         WordErr   ;
           	                        
68932      	wire         Wr        ;
           	                        
68933      	wire         Wrap      ;
           	                        
68934      	reg          Tx_Head   ;
           	                        
68935      	assign Len1A = Info [3:0];
           	                          
68936      	assign Len1 = Len1A;
           	                    
68937      	assign Addr = Info [7:4];
           	                         
68938      	assign RxHdr = Rx_Data [215:146];
           	                                 
68939      	assign RxOpc = RxHdr [54:51];
           	                             
68940      	assign u_b4b7 = RxHdr [41:11];
           	                              
68941      	assign u_760c = RxHdr [48:42];
           	                              
68942      	assign Info1 =
           	              
68943      		{		RxOpc == 4'b0100 | RxOpc == 4'b0101 | RxOpc == 4'b0110 | RxOpc == 4'b0111
           		 		                                                                         
68944      		,		RxOpc == 4'b0001 | RxOpc == 4'b0101
           		 		                                   
68945      		,	u_b4b7 [3:0]
           		 	            
68946      		,	u_760c [3:0]
           		 	            
68947      		};
           		  
68948      	assign Info = Rx_Head ? Info1 : Info1Reg;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67702      	assign GenLcl_Rsp_Opc = GenPrt_Rsp_Opc;
           	<font color = "green">-1-</font>                                       
67703      	assign GenLcl_Rsp_SeqId = GenPrt_Rsp_SeqId;
           <font color = "green">	==></font>
67704      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	<font color = "red">-2-</font>                                                         
67705      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67707      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	<font color = "green">-1-</font>                                         
67708      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           <font color = "green">	==></font>
67709      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	<font color = "red">-2-</font>                                                   
67710      	assign GenPrt_Req_Data = GenLcl_Req_Data;
           	                                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67713      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	<font color = "red">-1-</font>                                         
67714      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           <font color = "green">	==></font>
67715      	assign GenPrt_Req_SeqId = GenLcl_Req_SeqId;
           <font color = "red">	==></font>
67716      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           <font color = "green">	==></font>
67717      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67721      endmodule
           <font color = "green">-1-</font>         
67722      
           <font color = "green">==></font>
67723      `timescale 1ps/1ps
           <font color = "red">-2-</font>                  
67724      module rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe (
                                                  
67725      	GenLcl_Req_Addr
           	               
67726      ,	GenLcl_Req_Be
            	             
67727      ,	GenLcl_Req_BurstType
            	                    
67728      ,	GenLcl_Req_Data
            	               
67729      ,	GenLcl_Req_Last
            	               
67730      ,	GenLcl_Req_Len1
            	               
67731      ,	GenLcl_Req_Lock
            	               
67732      ,	GenLcl_Req_Opc
            	              
67733      ,	GenLcl_Req_Rdy
            	              
67734      ,	GenLcl_Req_SeqId
            	                
67735      ,	GenLcl_Req_SeqUnOrdered
            	                       
67736      ,	GenLcl_Req_SeqUnique
            	                    
67737      ,	GenLcl_Req_User
            	               
67738      ,	GenLcl_Req_Vld
            	              
67739      ,	GenLcl_Rsp_Data
            	               
67740      ,	GenLcl_Rsp_Last
            	               
67741      ,	GenLcl_Rsp_Opc
            	              
67742      ,	GenLcl_Rsp_Rdy
            	              
67743      ,	GenLcl_Rsp_SeqId
            	                
67744      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
67745      ,	GenLcl_Rsp_Status
            	                 
67746      ,	GenLcl_Rsp_Vld
            	              
67747      ,	GenPrt_Req_Addr
            	               
67748      ,	GenPrt_Req_Be
            	             
67749      ,	GenPrt_Req_BurstType
            	                    
67750      ,	GenPrt_Req_Data
            	               
67751      ,	GenPrt_Req_Last
            	               
67752      ,	GenPrt_Req_Len1
            	               
67753      ,	GenPrt_Req_Lock
            	               
67754      ,	GenPrt_Req_Opc
            	              
67755      ,	GenPrt_Req_Rdy
            	              
67756      ,	GenPrt_Req_SeqId
            	                
67757      ,	GenPrt_Req_SeqUnOrdered
            	                       
67758      ,	GenPrt_Req_SeqUnique
            	                    
67759      ,	GenPrt_Req_User
            	               
67760      ,	GenPrt_Req_Vld
            	              
67761      ,	GenPrt_Rsp_Data
            	               
67762      ,	GenPrt_Rsp_Last
            	               
67763      ,	GenPrt_Rsp_Opc
            	              
67764      ,	GenPrt_Rsp_Rdy
            	              
67765      ,	GenPrt_Rsp_SeqId
            	                
67766      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
67767      ,	GenPrt_Rsp_Status
            	                 
67768      ,	GenPrt_Rsp_Vld
            	              
67769      ,	Sys_Clk
            	       
67770      ,	Sys_Clk_ClkS
            	            
67771      ,	Sys_Clk_En
            	          
67772      ,	Sys_Clk_EnS
            	           
67773      ,	Sys_Clk_RetRstN
            	               
67774      ,	Sys_Clk_RstN
            	            
67775      ,	Sys_Clk_Tm
            	          
67776      ,	Sys_Pwr_Idle
            	            
67777      ,	Sys_Pwr_WakeUp
            	              
67778      );
             
67779      	input  [31:0]  GenLcl_Req_Addr         ;
           	                                        
67780      	input  [15:0]  GenLcl_Req_Be           ;
           	                                        
67781      	input          GenLcl_Req_BurstType    ;
           	                                        
67782      	input  [127:0] GenLcl_Req_Data         ;
           	                                        
67783      	input          GenLcl_Req_Last         ;
           	                                        
67784      	input  [6:0]   GenLcl_Req_Len1         ;
           	                                        
67785      	input          GenLcl_Req_Lock         ;
           	                                        
67786      	input  [2:0]   GenLcl_Req_Opc          ;
           	                                        
67787      	output         GenLcl_Req_Rdy          ;
           	                                        
67788      	input  [3:0]   GenLcl_Req_SeqId        ;
           	                                        
67789      	input          GenLcl_Req_SeqUnOrdered ;
           	                                        
67790      	input          GenLcl_Req_SeqUnique    ;
           	                                        
67791      	input  [7:0]   GenLcl_Req_User         ;
           	                                        
67792      	input          GenLcl_Req_Vld          ;
           	                                        
67793      	output [127:0] GenLcl_Rsp_Data         ;
           	                                        
67794      	output         GenLcl_Rsp_Last         ;
           	                                        
67795      	output [2:0]   GenLcl_Rsp_Opc          ;
           	                                        
67796      	input          GenLcl_Rsp_Rdy          ;
           	                                        
67797      	output [3:0]   GenLcl_Rsp_SeqId        ;
           	                                        
67798      	output         GenLcl_Rsp_SeqUnOrdered ;
           	                                        
67799      	output [1:0]   GenLcl_Rsp_Status       ;
           	                                        
67800      	output         GenLcl_Rsp_Vld          ;
           	                                        
67801      	output [31:0]  GenPrt_Req_Addr         ;
           	                                        
67802      	output [15:0]  GenPrt_Req_Be           ;
           	                                        
67803      	output         GenPrt_Req_BurstType    ;
           	                                        
67804      	output [127:0] GenPrt_Req_Data         ;
           	                                        
67805      	output         GenPrt_Req_Last         ;
           	                                        
67806      	output [6:0]   GenPrt_Req_Len1         ;
           	                                        
67807      	output         GenPrt_Req_Lock         ;
           	                                        
67808      	output [2:0]   GenPrt_Req_Opc          ;
           	                                        
67809      	input          GenPrt_Req_Rdy          ;
           	                                        
67810      	output [3:0]   GenPrt_Req_SeqId        ;
           	                                        
67811      	output         GenPrt_Req_SeqUnOrdered ;
           	                                        
67812      	output         GenPrt_Req_SeqUnique    ;
           	                                        
67813      	output [7:0]   GenPrt_Req_User         ;
           	                                        
67814      	output         GenPrt_Req_Vld          ;
           	                                        
67815      	input  [127:0] GenPrt_Rsp_Data         ;
           	                                        
67816      	input          GenPrt_Rsp_Last         ;
           	                                        
67817      	input  [2:0]   GenPrt_Rsp_Opc          ;
           	                                        
67818      	output         GenPrt_Rsp_Rdy          ;
           	                                        
67819      	input  [3:0]   GenPrt_Rsp_SeqId        ;
           	                                        
67820      	input          GenPrt_Rsp_SeqUnOrdered ;
           	                                        
67821      	input  [1:0]   GenPrt_Rsp_Status       ;
           	                                        
67822      	input          GenPrt_Rsp_Vld          ;
           	                                        
67823      	input          Sys_Clk                 ;
           	                                        
67824      	input          Sys_Clk_ClkS            ;
           	                                        
67825      	input          Sys_Clk_En              ;
           	                                        
67826      	input          Sys_Clk_EnS             ;
           	                                        
67827      	input          Sys_Clk_RetRstN         ;
           	                                        
67828      	input          Sys_Clk_RstN            ;
           	                                        
67829      	input          Sys_Clk_Tm              ;
           	                                        
67830      	output         Sys_Pwr_Idle            ;
           	                                        
67831      	output         Sys_Pwr_WakeUp          ;
           	                                        
67832      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
67833      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
67834      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
67835      	assign GenLcl_Rsp_Opc = GenPrt_Rsp_Opc;
           	                                       
67836      	assign GenLcl_Rsp_SeqId = GenPrt_Rsp_SeqId;
           	                                           
67837      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
67838      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
67839      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
67840      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
67841      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
67842      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
67843      	assign GenPrt_Req_Data =
           	                        
67844      		{	GenLcl_Req_Data [127:120]
           		 	                         
67845      		,	GenLcl_Req_Data [119:112]
           		 	                         
67846      		,	GenLcl_Req_Data [111:104]
           		 	                         
67847      		,	GenLcl_Req_Data [103:96]
           		 	                        
67848      		,	GenLcl_Req_Data [95:88]
           		 	                       
67849      		,	GenLcl_Req_Data [87:80]
           		 	                       
67850      		,	GenLcl_Req_Data [79:72]
           		 	                       
67851      		,	GenLcl_Req_Data [71:64]
           		 	                       
67852      		,	GenLcl_Req_Data [63:56]
           		 	                       
67853      		,	GenLcl_Req_Data [55:48]
           		 	                       
67854      		,	GenLcl_Req_Data [47:40]
           		 	                       
67855      		,	GenLcl_Req_Data [39:32]
           		 	                       
67856      		,	GenLcl_Req_Data [31:24]
           		 	                       
67857      		,	GenLcl_Req_Data [23:16]
           		 	                       
67858      		,	GenLcl_Req_Data [15:8]
           		 	                      
67859      		,	GenLcl_Req_Data [7:0]
           		 	                     
67860      		};
           		  
67861      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
67862      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
67863      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
67864      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
67865      	assign GenPrt_Req_SeqId = GenLcl_Req_SeqId;
           	                                           
67866      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
67867      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
67868      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
67869      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
67870      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
67871      	assign Sys_Pwr_Idle = 1'b1;
           	                           
67872      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
67873      endmodule
                    
67874      
           
67875      `timescale 1ps/1ps
                             
67876      module rsnoc_z_H_R_G_P_U_U_bbfde3ba (
                                                
67877      	GenMst_Req_Addr
           	               
67878      ,	GenMst_Req_Be
            	             
67879      ,	GenMst_Req_BurstType
            	                    
67880      ,	GenMst_Req_Data
            	               
67881      ,	GenMst_Req_Last
            	               
67882      ,	GenMst_Req_Len1
            	               
67883      ,	GenMst_Req_Lock
            	               
67884      ,	GenMst_Req_Opc
            	              
67885      ,	GenMst_Req_Rdy
            	              
67886      ,	GenMst_Req_SeqId
            	                
67887      ,	GenMst_Req_SeqUnOrdered
            	                       
67888      ,	GenMst_Req_SeqUnique
            	                    
67889      ,	GenMst_Req_User
            	               
67890      ,	GenMst_Req_Vld
            	              
67891      ,	GenMst_Rsp_Data
            	               
67892      ,	GenMst_Rsp_Last
            	               
67893      ,	GenMst_Rsp_Opc
            	              
67894      ,	GenMst_Rsp_Rdy
            	              
67895      ,	GenMst_Rsp_SeqId
            	                
67896      ,	GenMst_Rsp_SeqUnOrdered
            	                       
67897      ,	GenMst_Rsp_Status
            	                 
67898      ,	GenMst_Rsp_Vld
            	              
67899      ,	GenSlv_Req_Addr
            	               
67900      ,	GenSlv_Req_Be
            	             
67901      ,	GenSlv_Req_BurstType
            	                    
67902      ,	GenSlv_Req_Data
            	               
67903      ,	GenSlv_Req_Last
            	               
67904      ,	GenSlv_Req_Len1
            	               
67905      ,	GenSlv_Req_Lock
            	               
67906      ,	GenSlv_Req_Opc
            	              
67907      ,	GenSlv_Req_Rdy
            	              
67908      ,	GenSlv_Req_SeqId
            	                
67909      ,	GenSlv_Req_SeqUnOrdered
            	                       
67910      ,	GenSlv_Req_SeqUnique
            	                    
67911      ,	GenSlv_Req_User
            	               
67912      ,	GenSlv_Req_Vld
            	              
67913      ,	GenSlv_Rsp_Data
            	               
67914      ,	GenSlv_Rsp_Last
            	               
67915      ,	GenSlv_Rsp_Opc
            	              
67916      ,	GenSlv_Rsp_Rdy
            	              
67917      ,	GenSlv_Rsp_SeqId
            	                
67918      ,	GenSlv_Rsp_SeqUnOrdered
            	                       
67919      ,	GenSlv_Rsp_Status
            	                 
67920      ,	GenSlv_Rsp_Vld
            	              
67921      ,	Sys_Clk
            	       
67922      ,	Sys_Clk_ClkS
            	            
67923      ,	Sys_Clk_En
            	          
67924      ,	Sys_Clk_EnS
            	           
67925      ,	Sys_Clk_RetRstN
            	               
67926      ,	Sys_Clk_RstN
            	            
67927      ,	Sys_Clk_Tm
            	          
67928      ,	Sys_Pwr_Idle
            	            
67929      ,	Sys_Pwr_WakeUp
            	              
67930      ,	WakeUp_GenMst
            	             
67931      ,	WakeUp_GenSlv
            	             
67932      );
             
67933      	output [31:0]  GenMst_Req_Addr         ;
           	                                        
67934      	output [15:0]  GenMst_Req_Be           ;
           	                                        
67935      	output         GenMst_Req_BurstType    ;
           	                                        
67936      	output [127:0] GenMst_Req_Data         ;
           	                                        
67937      	output         GenMst_Req_Last         ;
           	                                        
67938      	output [6:0]   GenMst_Req_Len1         ;
           	                                        
67939      	output         GenMst_Req_Lock         ;
           	                                        
67940      	output [2:0]   GenMst_Req_Opc          ;
           	                                        
67941      	input          GenMst_Req_Rdy          ;
           	                                        
67942      	output [3:0]   GenMst_Req_SeqId        ;
           	                                        
67943      	output         GenMst_Req_SeqUnOrdered ;
           	                                        
67944      	output         GenMst_Req_SeqUnique    ;
           	                                        
67945      	output [7:0]   GenMst_Req_User         ;
           	                                        
67946      	output         GenMst_Req_Vld          ;
           	                                        
67947      	input  [127:0] GenMst_Rsp_Data         ;
           	                                        
67948      	input          GenMst_Rsp_Last         ;
           	                                        
67949      	input  [2:0]   GenMst_Rsp_Opc          ;
           	                                        
67950      	output         GenMst_Rsp_Rdy          ;
           	                                        
67951      	input  [3:0]   GenMst_Rsp_SeqId        ;
           	                                        
67952      	input          GenMst_Rsp_SeqUnOrdered ;
           	                                        
67953      	input  [1:0]   GenMst_Rsp_Status       ;
           	                                        
67954      	input          GenMst_Rsp_Vld          ;
           	                                        
67955      	input  [31:0]  GenSlv_Req_Addr         ;
           	                                        
67956      	input  [15:0]  GenSlv_Req_Be           ;
           	                                        
67957      	input          GenSlv_Req_BurstType    ;
           	                                        
67958      	input  [127:0] GenSlv_Req_Data         ;
           	                                        
67959      	input          GenSlv_Req_Last         ;
           	                                        
67960      	input  [6:0]   GenSlv_Req_Len1         ;
           	                                        
67961      	input          GenSlv_Req_Lock         ;
           	                                        
67962      	input  [2:0]   GenSlv_Req_Opc          ;
           	                                        
67963      	output         GenSlv_Req_Rdy          ;
           	                                        
67964      	input  [3:0]   GenSlv_Req_SeqId        ;
           	                                        
67965      	input          GenSlv_Req_SeqUnOrdered ;
           	                                        
67966      	input          GenSlv_Req_SeqUnique    ;
           	                                        
67967      	input  [7:0]   GenSlv_Req_User         ;
           	                                        
67968      	input          GenSlv_Req_Vld          ;
           	                                        
67969      	output [127:0] GenSlv_Rsp_Data         ;
           	                                        
67970      	output         GenSlv_Rsp_Last         ;
           	                                        
67971      	output [2:0]   GenSlv_Rsp_Opc          ;
           	                                        
67972      	input          GenSlv_Rsp_Rdy          ;
           	                                        
67973      	output [3:0]   GenSlv_Rsp_SeqId        ;
           	                                        
67974      	output         GenSlv_Rsp_SeqUnOrdered ;
           	                                        
67975      	output [1:0]   GenSlv_Rsp_Status       ;
           	                                        
67976      	output         GenSlv_Rsp_Vld          ;
           	                                        
67977      	input          Sys_Clk                 ;
           	                                        
67978      	input          Sys_Clk_ClkS            ;
           	                                        
67979      	input          Sys_Clk_En              ;
           	                                        
67980      	input          Sys_Clk_EnS             ;
           	                                        
67981      	input          Sys_Clk_RetRstN         ;
           	                                        
67982      	input          Sys_Clk_RstN            ;
           	                                        
67983      	input          Sys_Clk_Tm              ;
           	                                        
67984      	output         Sys_Pwr_Idle            ;
           	                                        
67985      	output         Sys_Pwr_WakeUp          ;
           	                                        
67986      	output         WakeUp_GenMst           ;
           	                                        
67987      	output         WakeUp_GenSlv           ;
           	                                        
67988      	wire [31:0]  u_Req_Addr                 ;
           	                                         
67989      	wire [15:0]  u_Req_Be                   ;
           	                                         
67990      	wire         u_Req_BurstType            ;
           	                                         
67991      	wire [127:0] u_Req_Data                 ;
           	                                         
67992      	wire         u_Req_Last                 ;
           	                                         
67993      	wire [6:0]   u_Req_Len1                 ;
           	                                         
67994      	wire         u_Req_Lock                 ;
           	                                         
67995      	wire [2:0]   u_Req_Opc                  ;
           	                                         
67996      	wire         u_Req_Rdy                  ;
           	                                         
67997      	wire [3:0]   u_Req_SeqId                ;
           	                                         
67998      	wire         u_Req_SeqUnOrdered         ;
           	                                         
67999      	wire         u_Req_SeqUnique            ;
           	                                         
68000      	wire [7:0]   u_Req_User                 ;
           	                                         
68001      	wire         u_Req_Vld                  ;
           	                                         
68002      	wire [127:0] u_Rsp_Data                 ;
           	                                         
68003      	wire         u_Rsp_Last                 ;
           	                                         
68004      	wire [2:0]   u_Rsp_Opc                  ;
           	                                         
68005      	wire         u_Rsp_Rdy                  ;
           	                                         
68006      	wire [3:0]   u_Rsp_SeqId                ;
           	                                         
68007      	wire         u_Rsp_SeqUnOrdered         ;
           	                                         
68008      	wire [1:0]   u_Rsp_Status               ;
           	                                         
68009      	wire         u_Rsp_Vld                  ;
           	                                         
68010      	wire         u_72_Idle                  ;
           	                                         
68011      	wire         u_72_WakeUp                ;
           	                                         
68012      	wire [31:0]  GenMstLcl_Req_Addr         ;
           	                                         
68013      	wire [15:0]  GenMstLcl_Req_Be           ;
           	                                         
68014      	wire         GenMstLcl_Req_BurstType    ;
           	                                         
68015      	wire [127:0] GenMstLcl_Req_Data         ;
           	                                         
68016      	wire         GenMstLcl_Req_Last         ;
           	                                         
68017      	wire [6:0]   GenMstLcl_Req_Len1         ;
           	                                         
68018      	wire         GenMstLcl_Req_Lock         ;
           	                                         
68019      	wire [2:0]   GenMstLcl_Req_Opc          ;
           	                                         
68020      	wire         GenMstLcl_Req_Rdy          ;
           	                                         
68021      	wire [3:0]   GenMstLcl_Req_SeqId        ;
           	                                         
68022      	wire         GenMstLcl_Req_SeqUnOrdered ;
           	                                         
68023      	wire         GenMstLcl_Req_SeqUnique    ;
           	                                         
68024      	wire [7:0]   GenMstLcl_Req_User         ;
           	                                         
68025      	wire         GenMstLcl_Req_Vld          ;
           	                                         
68026      	wire [127:0] GenMstLcl_Rsp_Data         ;
           	                                         
68027      	wire         GenMstLcl_Rsp_Last         ;
           	                                         
68028      	wire [2:0]   GenMstLcl_Rsp_Opc          ;
           	                                         
68029      	wire         GenMstLcl_Rsp_Rdy          ;
           	                                         
68030      	wire [3:0]   GenMstLcl_Rsp_SeqId        ;
           	                                         
68031      	wire         GenMstLcl_Rsp_SeqUnOrdered ;
           	                                         
68032      	wire [1:0]   GenMstLcl_Rsp_Status       ;
           	                                         
68033      	wire         GenMstLcl_Rsp_Vld          ;
           	                                         
68034      	wire         ReqPwr_Idle                ;
           	                                         
68035      	wire         ReqPwr_WakeUp              ;
           	                                         
68036      	wire         RspPwr_Idle                ;
           	                                         
68037      	wire         RspPwr_WakeUp              ;
           	                                         
68038      	wire [202:0] RxReq                      ;
           	                                         
68039      	wire [31:0]  RxReqCn_Addr               ;
           	                                         
68040      	wire [15:0]  RxReqCn_Be                 ;
           	                                         
68041      	wire         RxReqCn_BurstType          ;
           	                                         
68042      	wire [127:0] RxReqCn_Data               ;
           	                                         
68043      	wire         RxReqCn_Last               ;
           	                                         
68044      	wire [6:0]   RxReqCn_Len1               ;
           	                                         
68045      	wire         RxReqCn_Lock               ;
           	                                         
68046      	wire [2:0]   RxReqCn_Opc                ;
           	                                         
68047      	wire [3:0]   RxReqCn_SeqId              ;
           	                                         
68048      	wire         RxReqCn_SeqUnOrdered       ;
           	                                         
68049      	wire         RxReqCn_SeqUnique          ;
           	                                         
68050      	wire [7:0]   RxReqCn_User               ;
           	                                         
68051      	wire [138:0] RxRsp                      ;
           	                                         
68052      	wire [127:0] RxRspCn_Data               ;
           	                                         
68053      	wire         RxRspCn_Last               ;
           	                                         
68054      	wire [2:0]   RxRspCn_Opc                ;
           	                                         
68055      	wire [3:0]   RxRspCn_SeqId              ;
           	                                         
68056      	wire         RxRspCn_SeqUnOrdered       ;
           	                                         
68057      	wire [1:0]   RxRspCn_Status             ;
           	                                         
68058      	wire         SlvReqRdy                  ;
           	                                         
68059      	wire [202:0] TxReq                      ;
           	                                         
68060      	wire [31:0]  TxReqCn_Addr               ;
           	                                         
68061      	wire [15:0]  TxReqCn_Be                 ;
           	                                         
68062      	wire         TxReqCn_BurstType          ;
           	                                         
68063      	wire [127:0] TxReqCn_Data               ;
           	                                         
68064      	wire         TxReqCn_Last               ;
           	                                         
68065      	wire [6:0]   TxReqCn_Len1               ;
           	                                         
68066      	wire         TxReqCn_Lock               ;
           	                                         
68067      	wire [2:0]   TxReqCn_Opc                ;
           	                                         
68068      	wire [3:0]   TxReqCn_SeqId              ;
           	                                         
68069      	wire         TxReqCn_SeqUnOrdered       ;
           	                                         
68070      	wire         TxReqCn_SeqUnique          ;
           	                                         
68071      	wire [7:0]   TxReqCn_User               ;
           	                                         
68072      	wire [138:0] TxRsp                      ;
           	                                         
68073      	wire [127:0] TxRspCn_Data               ;
           	                                         
68074      	wire         TxRspCn_Last               ;
           	                                         
68075      	wire [2:0]   TxRspCn_Opc                ;
           	                                         
68076      	wire [3:0]   TxRspCn_SeqId              ;
           	                                         
68077      	wire         TxRspCn_SeqUnOrdered       ;
           	                                         
68078      	wire [1:0]   TxRspCn_Status             ;
           	                                         
68079      	assign RxReqCn_Addr = GenSlv_Req_Addr;
           	                                      
68080      	assign RxReqCn_Be = GenSlv_Req_Be;
           	                                  
68081      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           	                                                
68082      	assign RxReqCn_Data = GenSlv_Req_Data;
           	                                      
68083      	assign RxReqCn_Last = GenSlv_Req_Last;
           	                                      
68084      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           	                                      
68085      	assign RxReqCn_Lock = GenSlv_Req_Lock;
           	                                      
68086      	assign RxReqCn_Opc = GenSlv_Req_Opc;
           	                                    
68087      	assign RxReqCn_SeqId = GenSlv_Req_SeqId;
           	                                        
68088      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	                                                      
68089      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           	                                                
68090      	assign RxReqCn_User = GenSlv_Req_User;
           	                                      
68091      	assign RxReq =
           	              
68092      		{
           		 
68093      		RxReqCn_Addr
           		            
68094      		,
           		 
68095      		RxReqCn_Be
           		          
68096      		,
           		 
68097      		RxReqCn_BurstType
           		                 
68098      		,
           		 
68099      		RxReqCn_Data
           		            
68100      		,
           		 
68101      		RxReqCn_Last
           		            
68102      		,
           		 
68103      		RxReqCn_Len1
           		            
68104      		,
           		 
68105      		RxReqCn_Lock
           		            
68106      		,
           		 
68107      		RxReqCn_Opc
           		           
68108      		,
           		 
68109      		RxReqCn_SeqId
           		             
68110      		,
           		 
68111      		RxReqCn_SeqUnOrdered
           		                    
68112      		,
           		 
68113      		RxReqCn_SeqUnique
           		                 
68114      		,
           		 
68115      		RxReqCn_User
           		            
68116      		};
           		  
68117      	rsnoc_z_H_R_U_P_N_33ed4d46_A203 un33ed4d46(
           	                                           
68118      		.Rx_D( RxReq )
           		              
68119      	,	.RxRdy( SlvReqRdy )
           	 	                   
68120      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
68121      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68122      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68123      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68124      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68125      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68126      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68127      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68128      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
68129      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
68130      	,	.Tx_D( TxReq )
           	 	              
68131      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
68132      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
68133      	);
           	  
68134      	assign TxReqCn_Addr = TxReq [202:171];
           	                                      
68135      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
68136      	assign TxReqCn_Be = TxReq [170:155];
           	                                    
68137      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
68138      	assign TxReqCn_BurstType = TxReq [154];
           	                                       
68139      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
68140      	assign TxReqCn_Data = TxReq [153:26];
           	                                     
68141      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
68142      	assign TxReqCn_Last = TxReq [25];
           	                                 
68143      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
68144      	assign TxReqCn_Len1 = TxReq [24:18];
           	                                    
68145      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
68146      	assign TxReqCn_Lock = TxReq [17];
           	                                 
68147      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
68148      	assign TxReqCn_Opc = TxReq [16:14];
           	                                   
68149      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
68150      	assign TxReqCn_SeqId = TxReq [13:10];
           	                                     
68151      	assign GenMstLcl_Req_SeqId = TxReqCn_SeqId;
           	                                           
68152      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
68153      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
68154      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
68155      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
68156      	assign TxReqCn_User = TxReq [7:0];
           	                                  
68157      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
68158      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
68159      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
68160      	assign RxRspCn_Opc = GenMstLcl_Rsp_Opc;
           	                                       
68161      	assign RxRspCn_SeqId = GenMstLcl_Rsp_SeqId;
           	                                           
68162      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
68163      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
68164      	assign RxRsp = { RxRspCn_Data , RxRspCn_Last , RxRspCn_Opc , RxRspCn_SeqId , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                                     
68165      	rsnoc_z_H_R_U_P_N_33ed4d46_A139 un33ed4d46_166(
           	                                               
68166      		.Rx_D( RxRsp )
           		              
68167      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
68168      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
68169      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68170      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68171      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68172      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68173      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68174      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68175      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68176      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
68177      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
68178      	,	.Tx_D( TxRsp )
           	 	              
68179      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
68180      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
68181      	);
           	  
68182      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           	                                        
68183      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
68184      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
68185      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
68186      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
68187      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
68188      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
68189      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
68190      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
68191      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
68192      	,	.GenLcl_Req_SeqId( GenMstLcl_Req_SeqId )
           	 	                                        
68193      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
68194      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
68195      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
68196      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
68197      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
68198      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
68199      	,	.GenLcl_Rsp_Opc( GenMstLcl_Rsp_Opc )
           	 	                                    
68200      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
68201      	,	.GenLcl_Rsp_SeqId( GenMstLcl_Rsp_SeqId )
           	 	                                        
68202      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
68203      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
68204      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
68205      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
68206      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
68207      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
68208      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
68209      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
68210      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
68211      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
68212      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
68213      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
68214      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	 	                                
68215      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68216      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68217      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
68218      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
68219      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
68220      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
68221      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68222      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68223      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68224      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68225      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
68226      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68227      	);
           	  
68228      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
68229      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
68230      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
68231      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
68232      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
68233      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
68234      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
68235      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
68236      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
68237      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
68238      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
68239      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68240      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68241      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
68242      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
68243      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
68244      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
68245      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68246      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68247      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68248      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68249      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
68250      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68251      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
68252      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
68253      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
68254      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
68255      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
68256      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
68257      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
68258      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
68259      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
68260      	,	.GenPrt_Req_SeqId( GenMst_Req_SeqId )
           	 	                                     
68261      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
68262      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
68263      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
68264      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
68265      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
68266      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
68267      	,	.GenPrt_Rsp_Opc( GenMst_Rsp_Opc )
           	 	                                 
68268      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
68269      	,	.GenPrt_Rsp_SeqId( GenMst_Rsp_SeqId )
           	 	                                     
68270      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
68271      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
68272      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
68273      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68274      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68275      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68276      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68277      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68278      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68279      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68280      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
68281      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
68282      	);
           	  
68283      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
68284      	assign TxRspCn_Data = TxRsp [138:11];
           	                                     
68285      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
68286      	assign TxRspCn_Last = TxRsp [10];
           	                                 
68287      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
68288      	assign TxRspCn_Opc = TxRsp [9:7];
           	                                 
68289      	assign GenSlv_Rsp_Opc = TxRspCn_Opc;
           	                                    
68290      	assign TxRspCn_SeqId = TxRsp [6:3];
           	                                   
68291      	assign GenSlv_Rsp_SeqId = TxRspCn_SeqId;
           	                                        
68292      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
68293      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
68294      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
68295      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
68296      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
68297      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
68298      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
68299      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
68300      endmodule
                    
68301      
           
68302      
           
68303      
           
68304      // FlexNoC version    : 4.7.0
                                        
68305      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
68306      // Exported Structure : /Specification.Architecture.Structure
                                                                        
68307      // ExportOption       : /verilog
                                           
68308      
           
68309      `timescale 1ps/1ps
                             
68310      module rsnoc_z_H_R_T_Sa_U_Up_33b4d8fc (
                                                  
68311      	Rx_Data
           	       
68312      ,	Rx_Head
            	       
68313      ,	Rx_Rdy
            	      
68314      ,	Rx_Tail
            	       
68315      ,	Rx_Vld
            	      
68316      ,	Sys_Clk
            	       
68317      ,	Sys_Clk_ClkS
            	            
68318      ,	Sys_Clk_En
            	          
68319      ,	Sys_Clk_EnS
            	           
68320      ,	Sys_Clk_RetRstN
            	               
68321      ,	Sys_Clk_RstN
            	            
68322      ,	Sys_Clk_Tm
            	          
68323      ,	Sys_Pwr_Idle
            	            
68324      ,	Sys_Pwr_WakeUp
            	              
68325      ,	Tx_Data
            	       
68326      ,	Tx_Head
            	       
68327      ,	Tx_Rdy
            	      
68328      ,	Tx_Tail
            	       
68329      ,	Tx_Vld
            	      
68330      );
             
68331      	input  [107:0] Rx_Data         ;
           	                                
68332      	input          Rx_Head         ;
           	                                
68333      	output         Rx_Rdy          ;
           	                                
68334      	input          Rx_Tail         ;
           	                                
68335      	input          Rx_Vld          ;
           	                                
68336      	input          Sys_Clk         ;
           	                                
68337      	input          Sys_Clk_ClkS    ;
           	                                
68338      	input          Sys_Clk_En      ;
           	                                
68339      	input          Sys_Clk_EnS     ;
           	                                
68340      	input          Sys_Clk_RetRstN ;
           	                                
68341      	input          Sys_Clk_RstN    ;
           	                                
68342      	input          Sys_Clk_Tm      ;
           	                                
68343      	output         Sys_Pwr_Idle    ;
           	                                
68344      	output         Sys_Pwr_WakeUp  ;
           	                                
68345      	output [215:0] Tx_Data         ;
           	                                
68346      	output         Tx_Head         ;
           	                                
68347      	input          Tx_Rdy          ;
           	                                
68348      	output         Tx_Tail         ;
           	                                
68349      	output         Tx_Vld          ;
           	                                
68350      	reg  [35:0]  u_24d1     ;
           	                         
68351      	wire [3:0]   u_2d98     ;
           	                         
68352      	wire         u_4072     ;
           	                         
68353      	wire         u_6542     ;
           	                         
68354      	wire [6:0]   u_760c     ;
           	                         
68355      	wire         u_7bab     ;
           	                         
68356      	reg  [69:0]  u_7c15     ;
           	                         
68357      	wire [3:0]   u_a203     ;
           	                         
68358      	wire [30:0]  u_b4b7     ;
           	                         
68359      	wire [3:0]   u_bf42     ;
           	                         
68360      	wire [1:0]   u_bf59     ;
           	                         
68361      	wire         u_c39d     ;
           	                         
68362      	wire [1:0]   u_cc76     ;
           	                         
68363      	wire [6:0]   u_d9ff     ;
           	                         
68364      	wire [3:0]   u_f636     ;
           	                         
68365      	reg  [35:0]  u_fd75     ;
           	                         
68366      	reg  [35:0]  u_fe9      ;
           	                         
68367      	wire [3:0]   Addr       ;
           	                         
68368      	wire [2:0]   DCe        ;
           	                         
68369      	wire [35:0]  DClean     ;
           	                         
68370      	wire [1:0]   DCnt       ;
           	                         
68371      	reg  [1:0]   DCntReg    ;
           	                         
68372      	wire [3:0]   DSel       ;
           	                         
68373      	wire [1:0]   End        ;
           	                         
68374      	wire         HRegCe     ;
           	                         
68375      	wire         HasData    ;
           	                         
68376      	reg          Head       ;
           	                         
68377      	wire [8:0]   Info       ;
           	                         
68378      	wire [8:0]   Info1      ;
           	                         
68379      	wire         Last       ;
           	                         
68380      	wire         LastWord   ;
           	                         
68381      	wire [3:0]   Len1       ;
           	                         
68382      	wire [3:0]   Len1A      ;
           	                         
68383      	reg          New        ;
           	                         
68384      	wire [1:0]   Restart    ;
           	                         
68385      	wire [69:0]  RxHdr      ;
           	                         
68386      	wire [37:0]  RxPld      ;
           	                         
68387      	wire         RxRdy      ;
           	                         
68388      	wire         RxVld      ;
           	                         
68389      	wire [35:0]  TxD_0      ;
           	                         
68390      	wire [35:0]  TxD_1      ;
           	                         
68391      	wire [35:0]  TxD_2      ;
           	                         
68392      	wire [35:0]  TxD_3      ;
           	                         
68393      	wire [143:0] TxData     ;
           	                         
68394      	wire [69:0]  TxHdr      ;
           	                         
68395      	wire [145:0] TxPld      ;
           	                         
68396      	wire         TxVld      ;
           	                         
68397      	wire         WordErr    ;
           	                         
68398      	wire         WordErrReg ;
           	                         
68399      	wire         Wrap       ;
           	                         
68400      	reg          Tx_Head    ;
           	                         
68401      	assign Len1A = Info [3:0];
           	                          
68402      	assign Len1 = Len1A;
           	                    
68403      	assign Addr = Info [7:4];
           	                         
68404      	assign RxHdr = Rx_Data [107:38];
           	                                
68405      	assign HRegCe = Rx_Vld & Rx_Rdy & Rx_Head & ~ Rx_Tail;
           	                                                      
68406      	assign TxHdr = Rx_Head ? RxHdr : u_7c15;
           	                       <font color = "red">-3-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67727      ,	GenLcl_Req_BurstType
           <font color = "red">-1-</font> 	                    
67728      ,	GenLcl_Req_Data
           <font color = "green">==></font>
67729      ,	GenLcl_Req_Last
           <font color = "red">==></font>
67730      ,	GenLcl_Req_Len1
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1'b0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67734      ,	GenLcl_Req_SeqId
           <font color = "green">-1-</font> 	                
67735      ,	GenLcl_Req_SeqUnOrdered
           <font color = "green">==></font>
67736      ,	GenLcl_Req_SeqUnique
           <font color = "red">-2-</font> 	                    
67737      ,	GenLcl_Req_User
            	               
67738      ,	GenLcl_Req_Vld
            	              
67739      ,	GenLcl_Rsp_Data
            	               
67740      ,	GenLcl_Rsp_Last
            	               
67741      ,	GenLcl_Rsp_Opc
            	              
67742      ,	GenLcl_Rsp_Rdy
            	              
67743      ,	GenLcl_Rsp_SeqId
            	                
67744      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
67745      ,	GenLcl_Rsp_Status
            	                 
67746      ,	GenLcl_Rsp_Vld
            	              
67747      ,	GenPrt_Req_Addr
            	               
67748      ,	GenPrt_Req_Be
            	             
67749      ,	GenPrt_Req_BurstType
            	                    
67750      ,	GenPrt_Req_Data
            	               
67751      ,	GenPrt_Req_Last
            	               
67752      ,	GenPrt_Req_Len1
            	               
67753      ,	GenPrt_Req_Lock
            	               
67754      ,	GenPrt_Req_Opc
            	              
67755      ,	GenPrt_Req_Rdy
            	              
67756      ,	GenPrt_Req_SeqId
            	                
67757      ,	GenPrt_Req_SeqUnOrdered
            	                       
67758      ,	GenPrt_Req_SeqUnique
            	                    
67759      ,	GenPrt_Req_User
            	               
67760      ,	GenPrt_Req_Vld
            	              
67761      ,	GenPrt_Rsp_Data
            	               
67762      ,	GenPrt_Rsp_Last
            	               
67763      ,	GenPrt_Rsp_Opc
            	              
67764      ,	GenPrt_Rsp_Rdy
            	              
67765      ,	GenPrt_Rsp_SeqId
            	                
67766      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
67767      ,	GenPrt_Rsp_Status
            	                 
67768      ,	GenPrt_Rsp_Vld
            	              
67769      ,	Sys_Clk
            	       
67770      ,	Sys_Clk_ClkS
            	            
67771      ,	Sys_Clk_En
            	          
67772      ,	Sys_Clk_EnS
            	           
67773      ,	Sys_Clk_RetRstN
            	               
67774      ,	Sys_Clk_RstN
            	            
67775      ,	Sys_Clk_Tm
            	          
67776      ,	Sys_Pwr_Idle
            	            
67777      ,	Sys_Pwr_WakeUp
            	              
67778      );
             
67779      	input  [31:0]  GenLcl_Req_Addr         ;
           	                                        
67780      	input  [15:0]  GenLcl_Req_Be           ;
           	                                        
67781      	input          GenLcl_Req_BurstType    ;
           	                                        
67782      	input  [127:0] GenLcl_Req_Data         ;
           	                                        
67783      	input          GenLcl_Req_Last         ;
           	                                        
67784      	input  [6:0]   GenLcl_Req_Len1         ;
           	                                        
67785      	input          GenLcl_Req_Lock         ;
           	                                        
67786      	input  [2:0]   GenLcl_Req_Opc          ;
           	                                        
67787      	output         GenLcl_Req_Rdy          ;
           	                                        
67788      	input  [3:0]   GenLcl_Req_SeqId        ;
           	                                        
67789      	input          GenLcl_Req_SeqUnOrdered ;
           	                                        
67790      	input          GenLcl_Req_SeqUnique    ;
           	                                        
67791      	input  [7:0]   GenLcl_Req_User         ;
           	                                        
67792      	input          GenLcl_Req_Vld          ;
           	                                        
67793      	output [127:0] GenLcl_Rsp_Data         ;
           	                                        
67794      	output         GenLcl_Rsp_Last         ;
           	                                        
67795      	output [2:0]   GenLcl_Rsp_Opc          ;
           	                                        
67796      	input          GenLcl_Rsp_Rdy          ;
           	                                        
67797      	output [3:0]   GenLcl_Rsp_SeqId        ;
           	                                        
67798      	output         GenLcl_Rsp_SeqUnOrdered ;
           	                                        
67799      	output [1:0]   GenLcl_Rsp_Status       ;
           	                                        
67800      	output         GenLcl_Rsp_Vld          ;
           	                                        
67801      	output [31:0]  GenPrt_Req_Addr         ;
           	                                        
67802      	output [15:0]  GenPrt_Req_Be           ;
           	                                        
67803      	output         GenPrt_Req_BurstType    ;
           	                                        
67804      	output [127:0] GenPrt_Req_Data         ;
           	                                        
67805      	output         GenPrt_Req_Last         ;
           	                                        
67806      	output [6:0]   GenPrt_Req_Len1         ;
           	                                        
67807      	output         GenPrt_Req_Lock         ;
           	                                        
67808      	output [2:0]   GenPrt_Req_Opc          ;
           	                                        
67809      	input          GenPrt_Req_Rdy          ;
           	                                        
67810      	output [3:0]   GenPrt_Req_SeqId        ;
           	                                        
67811      	output         GenPrt_Req_SeqUnOrdered ;
           	                                        
67812      	output         GenPrt_Req_SeqUnique    ;
           	                                        
67813      	output [7:0]   GenPrt_Req_User         ;
           	                                        
67814      	output         GenPrt_Req_Vld          ;
           	                                        
67815      	input  [127:0] GenPrt_Rsp_Data         ;
           	                                        
67816      	input          GenPrt_Rsp_Last         ;
           	                                        
67817      	input  [2:0]   GenPrt_Rsp_Opc          ;
           	                                        
67818      	output         GenPrt_Rsp_Rdy          ;
           	                                        
67819      	input  [3:0]   GenPrt_Rsp_SeqId        ;
           	                                        
67820      	input          GenPrt_Rsp_SeqUnOrdered ;
           	                                        
67821      	input  [1:0]   GenPrt_Rsp_Status       ;
           	                                        
67822      	input          GenPrt_Rsp_Vld          ;
           	                                        
67823      	input          Sys_Clk                 ;
           	                                        
67824      	input          Sys_Clk_ClkS            ;
           	                                        
67825      	input          Sys_Clk_En              ;
           	                                        
67826      	input          Sys_Clk_EnS             ;
           	                                        
67827      	input          Sys_Clk_RetRstN         ;
           	                                        
67828      	input          Sys_Clk_RstN            ;
           	                                        
67829      	input          Sys_Clk_Tm              ;
           	                                        
67830      	output         Sys_Pwr_Idle            ;
           	                                        
67831      	output         Sys_Pwr_WakeUp          ;
           	                                        
67832      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
67833      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
67834      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
67835      	assign GenLcl_Rsp_Opc = GenPrt_Rsp_Opc;
           	                                       
67836      	assign GenLcl_Rsp_SeqId = GenPrt_Rsp_SeqId;
           	                                           
67837      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
67838      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
67839      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
67840      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
67841      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
67842      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
67843      	assign GenPrt_Req_Data =
           	                        
67844      		{	GenLcl_Req_Data [127:120]
           		 	                         
67845      		,	GenLcl_Req_Data [119:112]
           		 	                         
67846      		,	GenLcl_Req_Data [111:104]
           		 	                         
67847      		,	GenLcl_Req_Data [103:96]
           		 	                        
67848      		,	GenLcl_Req_Data [95:88]
           		 	                       
67849      		,	GenLcl_Req_Data [87:80]
           		 	                       
67850      		,	GenLcl_Req_Data [79:72]
           		 	                       
67851      		,	GenLcl_Req_Data [71:64]
           		 	                       
67852      		,	GenLcl_Req_Data [63:56]
           		 	                       
67853      		,	GenLcl_Req_Data [55:48]
           		 	                       
67854      		,	GenLcl_Req_Data [47:40]
           		 	                       
67855      		,	GenLcl_Req_Data [39:32]
           		 	                       
67856      		,	GenLcl_Req_Data [31:24]
           		 	                       
67857      		,	GenLcl_Req_Data [23:16]
           		 	                       
67858      		,	GenLcl_Req_Data [15:8]
           		 	                      
67859      		,	GenLcl_Req_Data [7:0]
           		 	                     
67860      		};
           		  
67861      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
67862      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
67863      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
67864      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
67865      	assign GenPrt_Req_SeqId = GenLcl_Req_SeqId;
           	                                           
67866      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
67867      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
67868      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
67869      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
67870      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
67871      	assign Sys_Pwr_Idle = 1'b1;
           	                           
67872      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
67873      endmodule
                    
67874      
           
67875      `timescale 1ps/1ps
                             
67876      module rsnoc_z_H_R_G_P_U_U_bbfde3ba (
                                                
67877      	GenMst_Req_Addr
           	               
67878      ,	GenMst_Req_Be
            	             
67879      ,	GenMst_Req_BurstType
            	                    
67880      ,	GenMst_Req_Data
            	               
67881      ,	GenMst_Req_Last
            	               
67882      ,	GenMst_Req_Len1
            	               
67883      ,	GenMst_Req_Lock
            	               
67884      ,	GenMst_Req_Opc
            	              
67885      ,	GenMst_Req_Rdy
            	              
67886      ,	GenMst_Req_SeqId
            	                
67887      ,	GenMst_Req_SeqUnOrdered
            	                       
67888      ,	GenMst_Req_SeqUnique
            	                    
67889      ,	GenMst_Req_User
            	               
67890      ,	GenMst_Req_Vld
            	              
67891      ,	GenMst_Rsp_Data
            	               
67892      ,	GenMst_Rsp_Last
            	               
67893      ,	GenMst_Rsp_Opc
            	              
67894      ,	GenMst_Rsp_Rdy
            	              
67895      ,	GenMst_Rsp_SeqId
            	                
67896      ,	GenMst_Rsp_SeqUnOrdered
            	                       
67897      ,	GenMst_Rsp_Status
            	                 
67898      ,	GenMst_Rsp_Vld
            	              
67899      ,	GenSlv_Req_Addr
            	               
67900      ,	GenSlv_Req_Be
            	             
67901      ,	GenSlv_Req_BurstType
            	                    
67902      ,	GenSlv_Req_Data
            	               
67903      ,	GenSlv_Req_Last
            	               
67904      ,	GenSlv_Req_Len1
            	               
67905      ,	GenSlv_Req_Lock
            	               
67906      ,	GenSlv_Req_Opc
            	              
67907      ,	GenSlv_Req_Rdy
            	              
67908      ,	GenSlv_Req_SeqId
            	                
67909      ,	GenSlv_Req_SeqUnOrdered
            	                       
67910      ,	GenSlv_Req_SeqUnique
            	                    
67911      ,	GenSlv_Req_User
            	               
67912      ,	GenSlv_Req_Vld
            	              
67913      ,	GenSlv_Rsp_Data
            	               
67914      ,	GenSlv_Rsp_Last
            	               
67915      ,	GenSlv_Rsp_Opc
            	              
67916      ,	GenSlv_Rsp_Rdy
            	              
67917      ,	GenSlv_Rsp_SeqId
            	                
67918      ,	GenSlv_Rsp_SeqUnOrdered
            	                       
67919      ,	GenSlv_Rsp_Status
            	                 
67920      ,	GenSlv_Rsp_Vld
            	              
67921      ,	Sys_Clk
            	       
67922      ,	Sys_Clk_ClkS
            	            
67923      ,	Sys_Clk_En
            	          
67924      ,	Sys_Clk_EnS
            	           
67925      ,	Sys_Clk_RetRstN
            	               
67926      ,	Sys_Clk_RstN
            	            
67927      ,	Sys_Clk_Tm
            	          
67928      ,	Sys_Pwr_Idle
            	            
67929      ,	Sys_Pwr_WakeUp
            	              
67930      ,	WakeUp_GenMst
            	             
67931      ,	WakeUp_GenSlv
            	             
67932      );
             
67933      	output [31:0]  GenMst_Req_Addr         ;
           	                                        
67934      	output [15:0]  GenMst_Req_Be           ;
           	                                        
67935      	output         GenMst_Req_BurstType    ;
           	                                        
67936      	output [127:0] GenMst_Req_Data         ;
           	                                        
67937      	output         GenMst_Req_Last         ;
           	                                        
67938      	output [6:0]   GenMst_Req_Len1         ;
           	                                        
67939      	output         GenMst_Req_Lock         ;
           	                                        
67940      	output [2:0]   GenMst_Req_Opc          ;
           	                                        
67941      	input          GenMst_Req_Rdy          ;
           	                                        
67942      	output [3:0]   GenMst_Req_SeqId        ;
           	                                        
67943      	output         GenMst_Req_SeqUnOrdered ;
           	                                        
67944      	output         GenMst_Req_SeqUnique    ;
           	                                        
67945      	output [7:0]   GenMst_Req_User         ;
           	                                        
67946      	output         GenMst_Req_Vld          ;
           	                                        
67947      	input  [127:0] GenMst_Rsp_Data         ;
           	                                        
67948      	input          GenMst_Rsp_Last         ;
           	                                        
67949      	input  [2:0]   GenMst_Rsp_Opc          ;
           	                                        
67950      	output         GenMst_Rsp_Rdy          ;
           	                                        
67951      	input  [3:0]   GenMst_Rsp_SeqId        ;
           	                                        
67952      	input          GenMst_Rsp_SeqUnOrdered ;
           	                                        
67953      	input  [1:0]   GenMst_Rsp_Status       ;
           	                                        
67954      	input          GenMst_Rsp_Vld          ;
           	                                        
67955      	input  [31:0]  GenSlv_Req_Addr         ;
           	                                        
67956      	input  [15:0]  GenSlv_Req_Be           ;
           	                                        
67957      	input          GenSlv_Req_BurstType    ;
           	                                        
67958      	input  [127:0] GenSlv_Req_Data         ;
           	                                        
67959      	input          GenSlv_Req_Last         ;
           	                                        
67960      	input  [6:0]   GenSlv_Req_Len1         ;
           	                                        
67961      	input          GenSlv_Req_Lock         ;
           	                                        
67962      	input  [2:0]   GenSlv_Req_Opc          ;
           	                                        
67963      	output         GenSlv_Req_Rdy          ;
           	                                        
67964      	input  [3:0]   GenSlv_Req_SeqId        ;
           	                                        
67965      	input          GenSlv_Req_SeqUnOrdered ;
           	                                        
67966      	input          GenSlv_Req_SeqUnique    ;
           	                                        
67967      	input  [7:0]   GenSlv_Req_User         ;
           	                                        
67968      	input          GenSlv_Req_Vld          ;
           	                                        
67969      	output [127:0] GenSlv_Rsp_Data         ;
           	                                        
67970      	output         GenSlv_Rsp_Last         ;
           	                                        
67971      	output [2:0]   GenSlv_Rsp_Opc          ;
           	                                        
67972      	input          GenSlv_Rsp_Rdy          ;
           	                                        
67973      	output [3:0]   GenSlv_Rsp_SeqId        ;
           	                                        
67974      	output         GenSlv_Rsp_SeqUnOrdered ;
           	                                        
67975      	output [1:0]   GenSlv_Rsp_Status       ;
           	                                        
67976      	output         GenSlv_Rsp_Vld          ;
           	                                        
67977      	input          Sys_Clk                 ;
           	                                        
67978      	input          Sys_Clk_ClkS            ;
           	                                        
67979      	input          Sys_Clk_En              ;
           	                                        
67980      	input          Sys_Clk_EnS             ;
           	                                        
67981      	input          Sys_Clk_RetRstN         ;
           	                                        
67982      	input          Sys_Clk_RstN            ;
           	                                        
67983      	input          Sys_Clk_Tm              ;
           	                                        
67984      	output         Sys_Pwr_Idle            ;
           	                                        
67985      	output         Sys_Pwr_WakeUp          ;
           	                                        
67986      	output         WakeUp_GenMst           ;
           	                                        
67987      	output         WakeUp_GenSlv           ;
           	                                        
67988      	wire [31:0]  u_Req_Addr                 ;
           	                                         
67989      	wire [15:0]  u_Req_Be                   ;
           	                                         
67990      	wire         u_Req_BurstType            ;
           	                                         
67991      	wire [127:0] u_Req_Data                 ;
           	                                         
67992      	wire         u_Req_Last                 ;
           	                                         
67993      	wire [6:0]   u_Req_Len1                 ;
           	                                         
67994      	wire         u_Req_Lock                 ;
           	                                         
67995      	wire [2:0]   u_Req_Opc                  ;
           	                                         
67996      	wire         u_Req_Rdy                  ;
           	                                         
67997      	wire [3:0]   u_Req_SeqId                ;
           	                                         
67998      	wire         u_Req_SeqUnOrdered         ;
           	                                         
67999      	wire         u_Req_SeqUnique            ;
           	                                         
68000      	wire [7:0]   u_Req_User                 ;
           	                                         
68001      	wire         u_Req_Vld                  ;
           	                                         
68002      	wire [127:0] u_Rsp_Data                 ;
           	                                         
68003      	wire         u_Rsp_Last                 ;
           	                                         
68004      	wire [2:0]   u_Rsp_Opc                  ;
           	                                         
68005      	wire         u_Rsp_Rdy                  ;
           	                                         
68006      	wire [3:0]   u_Rsp_SeqId                ;
           	                                         
68007      	wire         u_Rsp_SeqUnOrdered         ;
           	                                         
68008      	wire [1:0]   u_Rsp_Status               ;
           	                                         
68009      	wire         u_Rsp_Vld                  ;
           	                                         
68010      	wire         u_72_Idle                  ;
           	                                         
68011      	wire         u_72_WakeUp                ;
           	                                         
68012      	wire [31:0]  GenMstLcl_Req_Addr         ;
           	                                         
68013      	wire [15:0]  GenMstLcl_Req_Be           ;
           	                                         
68014      	wire         GenMstLcl_Req_BurstType    ;
           	                                         
68015      	wire [127:0] GenMstLcl_Req_Data         ;
           	                                         
68016      	wire         GenMstLcl_Req_Last         ;
           	                                         
68017      	wire [6:0]   GenMstLcl_Req_Len1         ;
           	                                         
68018      	wire         GenMstLcl_Req_Lock         ;
           	                                         
68019      	wire [2:0]   GenMstLcl_Req_Opc          ;
           	                                         
68020      	wire         GenMstLcl_Req_Rdy          ;
           	                                         
68021      	wire [3:0]   GenMstLcl_Req_SeqId        ;
           	                                         
68022      	wire         GenMstLcl_Req_SeqUnOrdered ;
           	                                         
68023      	wire         GenMstLcl_Req_SeqUnique    ;
           	                                         
68024      	wire [7:0]   GenMstLcl_Req_User         ;
           	                                         
68025      	wire         GenMstLcl_Req_Vld          ;
           	                                         
68026      	wire [127:0] GenMstLcl_Rsp_Data         ;
           	                                         
68027      	wire         GenMstLcl_Rsp_Last         ;
           	                                         
68028      	wire [2:0]   GenMstLcl_Rsp_Opc          ;
           	                                         
68029      	wire         GenMstLcl_Rsp_Rdy          ;
           	                                         
68030      	wire [3:0]   GenMstLcl_Rsp_SeqId        ;
           	                                         
68031      	wire         GenMstLcl_Rsp_SeqUnOrdered ;
           	                                         
68032      	wire [1:0]   GenMstLcl_Rsp_Status       ;
           	                                         
68033      	wire         GenMstLcl_Rsp_Vld          ;
           	                                         
68034      	wire         ReqPwr_Idle                ;
           	                                         
68035      	wire         ReqPwr_WakeUp              ;
           	                                         
68036      	wire         RspPwr_Idle                ;
           	                                         
68037      	wire         RspPwr_WakeUp              ;
           	                                         
68038      	wire [202:0] RxReq                      ;
           	                                         
68039      	wire [31:0]  RxReqCn_Addr               ;
           	                                         
68040      	wire [15:0]  RxReqCn_Be                 ;
           	                                         
68041      	wire         RxReqCn_BurstType          ;
           	                                         
68042      	wire [127:0] RxReqCn_Data               ;
           	                                         
68043      	wire         RxReqCn_Last               ;
           	                                         
68044      	wire [6:0]   RxReqCn_Len1               ;
           	                                         
68045      	wire         RxReqCn_Lock               ;
           	                                         
68046      	wire [2:0]   RxReqCn_Opc                ;
           	                                         
68047      	wire [3:0]   RxReqCn_SeqId              ;
           	                                         
68048      	wire         RxReqCn_SeqUnOrdered       ;
           	                                         
68049      	wire         RxReqCn_SeqUnique          ;
           	                                         
68050      	wire [7:0]   RxReqCn_User               ;
           	                                         
68051      	wire [138:0] RxRsp                      ;
           	                                         
68052      	wire [127:0] RxRspCn_Data               ;
           	                                         
68053      	wire         RxRspCn_Last               ;
           	                                         
68054      	wire [2:0]   RxRspCn_Opc                ;
           	                                         
68055      	wire [3:0]   RxRspCn_SeqId              ;
           	                                         
68056      	wire         RxRspCn_SeqUnOrdered       ;
           	                                         
68057      	wire [1:0]   RxRspCn_Status             ;
           	                                         
68058      	wire         SlvReqRdy                  ;
           	                                         
68059      	wire [202:0] TxReq                      ;
           	                                         
68060      	wire [31:0]  TxReqCn_Addr               ;
           	                                         
68061      	wire [15:0]  TxReqCn_Be                 ;
           	                                         
68062      	wire         TxReqCn_BurstType          ;
           	                                         
68063      	wire [127:0] TxReqCn_Data               ;
           	                                         
68064      	wire         TxReqCn_Last               ;
           	                                         
68065      	wire [6:0]   TxReqCn_Len1               ;
           	                                         
68066      	wire         TxReqCn_Lock               ;
           	                                         
68067      	wire [2:0]   TxReqCn_Opc                ;
           	                                         
68068      	wire [3:0]   TxReqCn_SeqId              ;
           	                                         
68069      	wire         TxReqCn_SeqUnOrdered       ;
           	                                         
68070      	wire         TxReqCn_SeqUnique          ;
           	                                         
68071      	wire [7:0]   TxReqCn_User               ;
           	                                         
68072      	wire [138:0] TxRsp                      ;
           	                                         
68073      	wire [127:0] TxRspCn_Data               ;
           	                                         
68074      	wire         TxRspCn_Last               ;
           	                                         
68075      	wire [2:0]   TxRspCn_Opc                ;
           	                                         
68076      	wire [3:0]   TxRspCn_SeqId              ;
           	                                         
68077      	wire         TxRspCn_SeqUnOrdered       ;
           	                                         
68078      	wire [1:0]   TxRspCn_Status             ;
           	                                         
68079      	assign RxReqCn_Addr = GenSlv_Req_Addr;
           	                                      
68080      	assign RxReqCn_Be = GenSlv_Req_Be;
           	                                  
68081      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           	                                                
68082      	assign RxReqCn_Data = GenSlv_Req_Data;
           	                                      
68083      	assign RxReqCn_Last = GenSlv_Req_Last;
           	                                      
68084      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           	                                      
68085      	assign RxReqCn_Lock = GenSlv_Req_Lock;
           	                                      
68086      	assign RxReqCn_Opc = GenSlv_Req_Opc;
           	                                    
68087      	assign RxReqCn_SeqId = GenSlv_Req_SeqId;
           	                                        
68088      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	                                                      
68089      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           	                                                
68090      	assign RxReqCn_User = GenSlv_Req_User;
           	                                      
68091      	assign RxReq =
           	              
68092      		{
           		 
68093      		RxReqCn_Addr
           		            
68094      		,
           		 
68095      		RxReqCn_Be
           		          
68096      		,
           		 
68097      		RxReqCn_BurstType
           		                 
68098      		,
           		 
68099      		RxReqCn_Data
           		            
68100      		,
           		 
68101      		RxReqCn_Last
           		            
68102      		,
           		 
68103      		RxReqCn_Len1
           		            
68104      		,
           		 
68105      		RxReqCn_Lock
           		            
68106      		,
           		 
68107      		RxReqCn_Opc
           		           
68108      		,
           		 
68109      		RxReqCn_SeqId
           		             
68110      		,
           		 
68111      		RxReqCn_SeqUnOrdered
           		                    
68112      		,
           		 
68113      		RxReqCn_SeqUnique
           		                 
68114      		,
           		 
68115      		RxReqCn_User
           		            
68116      		};
           		  
68117      	rsnoc_z_H_R_U_P_N_33ed4d46_A203 un33ed4d46(
           	                                           
68118      		.Rx_D( RxReq )
           		              
68119      	,	.RxRdy( SlvReqRdy )
           	 	                   
68120      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
68121      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68122      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68123      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68124      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68125      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68126      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68127      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68128      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
68129      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
68130      	,	.Tx_D( TxReq )
           	 	              
68131      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
68132      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
68133      	);
           	  
68134      	assign TxReqCn_Addr = TxReq [202:171];
           	                                      
68135      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
68136      	assign TxReqCn_Be = TxReq [170:155];
           	                                    
68137      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
68138      	assign TxReqCn_BurstType = TxReq [154];
           	                                       
68139      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
68140      	assign TxReqCn_Data = TxReq [153:26];
           	                                     
68141      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
68142      	assign TxReqCn_Last = TxReq [25];
           	                                 
68143      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
68144      	assign TxReqCn_Len1 = TxReq [24:18];
           	                                    
68145      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
68146      	assign TxReqCn_Lock = TxReq [17];
           	                                 
68147      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
68148      	assign TxReqCn_Opc = TxReq [16:14];
           	                                   
68149      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
68150      	assign TxReqCn_SeqId = TxReq [13:10];
           	                                     
68151      	assign GenMstLcl_Req_SeqId = TxReqCn_SeqId;
           	                                           
68152      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
68153      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
68154      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
68155      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
68156      	assign TxReqCn_User = TxReq [7:0];
           	                                  
68157      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
68158      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
68159      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
68160      	assign RxRspCn_Opc = GenMstLcl_Rsp_Opc;
           	                                       
68161      	assign RxRspCn_SeqId = GenMstLcl_Rsp_SeqId;
           	                                           
68162      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
68163      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
68164      	assign RxRsp = { RxRspCn_Data , RxRspCn_Last , RxRspCn_Opc , RxRspCn_SeqId , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                                     
68165      	rsnoc_z_H_R_U_P_N_33ed4d46_A139 un33ed4d46_166(
           	                                               
68166      		.Rx_D( RxRsp )
           		              
68167      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
68168      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
68169      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68170      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68171      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68172      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68173      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68174      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68175      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68176      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
68177      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
68178      	,	.Tx_D( TxRsp )
           	 	              
68179      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
68180      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
68181      	);
           	  
68182      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           	                                        
68183      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
68184      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
68185      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
68186      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
68187      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
68188      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
68189      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
68190      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
68191      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
68192      	,	.GenLcl_Req_SeqId( GenMstLcl_Req_SeqId )
           	 	                                        
68193      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
68194      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
68195      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
68196      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
68197      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
68198      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
68199      	,	.GenLcl_Rsp_Opc( GenMstLcl_Rsp_Opc )
           	 	                                    
68200      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
68201      	,	.GenLcl_Rsp_SeqId( GenMstLcl_Rsp_SeqId )
           	 	                                        
68202      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
68203      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
68204      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
68205      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
68206      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
68207      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
68208      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
68209      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
68210      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
68211      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
68212      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
68213      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
68214      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	 	                                
68215      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68216      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68217      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
68218      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
68219      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
68220      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
68221      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68222      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68223      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68224      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68225      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
68226      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68227      	);
           	  
68228      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
68229      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
68230      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
68231      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
68232      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
68233      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
68234      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
68235      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
68236      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
68237      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
68238      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
68239      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68240      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68241      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
68242      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
68243      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
68244      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
68245      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68246      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68247      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68248      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68249      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
68250      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68251      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
68252      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
68253      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
68254      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
68255      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
68256      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
68257      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
68258      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
68259      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
68260      	,	.GenPrt_Req_SeqId( GenMst_Req_SeqId )
           	 	                                     
68261      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
68262      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
68263      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
68264      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
68265      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
68266      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
68267      	,	.GenPrt_Rsp_Opc( GenMst_Rsp_Opc )
           	 	                                 
68268      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
68269      	,	.GenPrt_Rsp_SeqId( GenMst_Rsp_SeqId )
           	 	                                     
68270      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
68271      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
68272      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
68273      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68274      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68275      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68276      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68277      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68278      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68279      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68280      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
68281      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
68282      	);
           	  
68283      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
68284      	assign TxRspCn_Data = TxRsp [138:11];
           	                                     
68285      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
68286      	assign TxRspCn_Last = TxRsp [10];
           	                                 
68287      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
68288      	assign TxRspCn_Opc = TxRsp [9:7];
           	                                 
68289      	assign GenSlv_Rsp_Opc = TxRspCn_Opc;
           	                                    
68290      	assign TxRspCn_SeqId = TxRsp [6:3];
           	                                   
68291      	assign GenSlv_Rsp_SeqId = TxRspCn_SeqId;
           	                                        
68292      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
68293      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
68294      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
68295      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
68296      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
68297      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
68298      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
68299      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
68300      endmodule
                    
68301      
           
68302      
           
68303      
           
68304      // FlexNoC version    : 4.7.0
                                        
68305      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
68306      // Exported Structure : /Specification.Architecture.Structure
                                                                        
68307      // ExportOption       : /verilog
                                           
68308      
           
68309      `timescale 1ps/1ps
                             
68310      module rsnoc_z_H_R_T_Sa_U_Up_33b4d8fc (
                                                  
68311      	Rx_Data
           	       
68312      ,	Rx_Head
            	       
68313      ,	Rx_Rdy
            	      
68314      ,	Rx_Tail
            	       
68315      ,	Rx_Vld
            	      
68316      ,	Sys_Clk
            	       
68317      ,	Sys_Clk_ClkS
            	            
68318      ,	Sys_Clk_En
            	          
68319      ,	Sys_Clk_EnS
            	           
68320      ,	Sys_Clk_RetRstN
            	               
68321      ,	Sys_Clk_RstN
            	            
68322      ,	Sys_Clk_Tm
            	          
68323      ,	Sys_Pwr_Idle
            	            
68324      ,	Sys_Pwr_WakeUp
            	              
68325      ,	Tx_Data
            	       
68326      ,	Tx_Head
            	       
68327      ,	Tx_Rdy
            	      
68328      ,	Tx_Tail
            	       
68329      ,	Tx_Vld
            	      
68330      );
             
68331      	input  [107:0] Rx_Data         ;
           	                                
68332      	input          Rx_Head         ;
           	                                
68333      	output         Rx_Rdy          ;
           	                                
68334      	input          Rx_Tail         ;
           	                                
68335      	input          Rx_Vld          ;
           	                                
68336      	input          Sys_Clk         ;
           	                                
68337      	input          Sys_Clk_ClkS    ;
           	                                
68338      	input          Sys_Clk_En      ;
           	                                
68339      	input          Sys_Clk_EnS     ;
           	                                
68340      	input          Sys_Clk_RetRstN ;
           	                                
68341      	input          Sys_Clk_RstN    ;
           	                                
68342      	input          Sys_Clk_Tm      ;
           	                                
68343      	output         Sys_Pwr_Idle    ;
           	                                
68344      	output         Sys_Pwr_WakeUp  ;
           	                                
68345      	output [215:0] Tx_Data         ;
           	                                
68346      	output         Tx_Head         ;
           	                                
68347      	input          Tx_Rdy          ;
           	                                
68348      	output         Tx_Tail         ;
           	                                
68349      	output         Tx_Vld          ;
           	                                
68350      	reg  [35:0]  u_24d1     ;
           	                         
68351      	wire [3:0]   u_2d98     ;
           	                         
68352      	wire         u_4072     ;
           	                         
68353      	wire         u_6542     ;
           	                         
68354      	wire [6:0]   u_760c     ;
           	                         
68355      	wire         u_7bab     ;
           	                         
68356      	reg  [69:0]  u_7c15     ;
           	                         
68357      	wire [3:0]   u_a203     ;
           	                         
68358      	wire [30:0]  u_b4b7     ;
           	                         
68359      	wire [3:0]   u_bf42     ;
           	                         
68360      	wire [1:0]   u_bf59     ;
           	                         
68361      	wire         u_c39d     ;
           	                         
68362      	wire [1:0]   u_cc76     ;
           	                         
68363      	wire [6:0]   u_d9ff     ;
           	                         
68364      	wire [3:0]   u_f636     ;
           	                         
68365      	reg  [35:0]  u_fd75     ;
           	                         
68366      	reg  [35:0]  u_fe9      ;
           	                         
68367      	wire [3:0]   Addr       ;
           	                         
68368      	wire [2:0]   DCe        ;
           	                         
68369      	wire [35:0]  DClean     ;
           	                         
68370      	wire [1:0]   DCnt       ;
           	                         
68371      	reg  [1:0]   DCntReg    ;
           	                         
68372      	wire [3:0]   DSel       ;
           	                         
68373      	wire [1:0]   End        ;
           	                         
68374      	wire         HRegCe     ;
           	                         
68375      	wire         HasData    ;
           	                         
68376      	reg          Head       ;
           	                         
68377      	wire [8:0]   Info       ;
           	                         
68378      	wire [8:0]   Info1      ;
           	                         
68379      	wire         Last       ;
           	                         
68380      	wire         LastWord   ;
           	                         
68381      	wire [3:0]   Len1       ;
           	                         
68382      	wire [3:0]   Len1A      ;
           	                         
68383      	reg          New        ;
           	                         
68384      	wire [1:0]   Restart    ;
           	                         
68385      	wire [69:0]  RxHdr      ;
           	                         
68386      	wire [37:0]  RxPld      ;
           	                         
68387      	wire         RxRdy      ;
           	                         
68388      	wire         RxVld      ;
           	                         
68389      	wire [35:0]  TxD_0      ;
           	                         
68390      	wire [35:0]  TxD_1      ;
           	                         
68391      	wire [35:0]  TxD_2      ;
           	                         
68392      	wire [35:0]  TxD_3      ;
           	                         
68393      	wire [143:0] TxData     ;
           	                         
68394      	wire [69:0]  TxHdr      ;
           	                         
68395      	wire [145:0] TxPld      ;
           	                         
68396      	wire         TxVld      ;
           	                         
68397      	wire         WordErr    ;
           	                         
68398      	wire         WordErrReg ;
           	                         
68399      	wire         Wrap       ;
           	                         
68400      	reg          Tx_Head    ;
           	                         
68401      	assign Len1A = Info [3:0];
           	                          
68402      	assign Len1 = Len1A;
           	                    
68403      	assign Addr = Info [7:4];
           	                         
68404      	assign RxHdr = Rx_Data [107:38];
           	                                
68405      	assign HRegCe = Rx_Vld & Rx_Rdy & Rx_Head & ~ Rx_Tail;
           	                                                      
68406      	assign TxHdr = Rx_Head ? RxHdr : u_7c15;
           	                       <font color = "red">-3-</font>  
           	                       <font color = "red">==></font>  
68407      	assign u_f636 = TxHdr [54:51];
           	                              
68408      	assign u_b4b7 = TxHdr [41:11];
           	                              
68409      	assign u_760c = TxHdr [48:42];
           	                              
68410      	assign Info1 = { u_f636 == 4'b0001 | u_f636 == 4'b0101 , u_b4b7 [3:0] , u_760c [3:0] };
           	                                                                                       
68411      	assign Info = Info1;
           	                    
68412      	assign Wrap = Info [8];
           	                       
68413      	assign Restart = Wrap ? ~ Len1 [3:2] & Addr [3:2] : 2'b0;
           	                      <font color = "red">-4-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67752      ,	GenPrt_Req_Len1
           <font color = "green">-1-</font> 	               
67753      ,	GenPrt_Req_Lock
           <font color = "green">==></font>
67754      ,	GenPrt_Req_Opc
           <font color = "red">-2-</font> 	              
67755      ,	GenPrt_Req_Rdy
            	              
67756      ,	GenPrt_Req_SeqId
            	                
67757      ,	GenPrt_Req_SeqUnOrdered
            	                       
67758      ,	GenPrt_Req_SeqUnique
            	                    
67759      ,	GenPrt_Req_User
            	               
67760      ,	GenPrt_Req_Vld
            	              
67761      ,	GenPrt_Rsp_Data
            	               
67762      ,	GenPrt_Rsp_Last
            	               
67763      ,	GenPrt_Rsp_Opc
            	              
67764      ,	GenPrt_Rsp_Rdy
            	              
67765      ,	GenPrt_Rsp_SeqId
            	                
67766      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
67767      ,	GenPrt_Rsp_Status
            	                 
67768      ,	GenPrt_Rsp_Vld
            	              
67769      ,	Sys_Clk
            	       
67770      ,	Sys_Clk_ClkS
            	            
67771      ,	Sys_Clk_En
            	          
67772      ,	Sys_Clk_EnS
            	           
67773      ,	Sys_Clk_RetRstN
            	               
67774      ,	Sys_Clk_RstN
            	            
67775      ,	Sys_Clk_Tm
            	          
67776      ,	Sys_Pwr_Idle
            	            
67777      ,	Sys_Pwr_WakeUp
            	              
67778      );
             
67779      	input  [31:0]  GenLcl_Req_Addr         ;
           	                                        
67780      	input  [15:0]  GenLcl_Req_Be           ;
           	                                        
67781      	input          GenLcl_Req_BurstType    ;
           	                                        
67782      	input  [127:0] GenLcl_Req_Data         ;
           	                                        
67783      	input          GenLcl_Req_Last         ;
           	                                        
67784      	input  [6:0]   GenLcl_Req_Len1         ;
           	                                        
67785      	input          GenLcl_Req_Lock         ;
           	                                        
67786      	input  [2:0]   GenLcl_Req_Opc          ;
           	                                        
67787      	output         GenLcl_Req_Rdy          ;
           	                                        
67788      	input  [3:0]   GenLcl_Req_SeqId        ;
           	                                        
67789      	input          GenLcl_Req_SeqUnOrdered ;
           	                                        
67790      	input          GenLcl_Req_SeqUnique    ;
           	                                        
67791      	input  [7:0]   GenLcl_Req_User         ;
           	                                        
67792      	input          GenLcl_Req_Vld          ;
           	                                        
67793      	output [127:0] GenLcl_Rsp_Data         ;
           	                                        
67794      	output         GenLcl_Rsp_Last         ;
           	                                        
67795      	output [2:0]   GenLcl_Rsp_Opc          ;
           	                                        
67796      	input          GenLcl_Rsp_Rdy          ;
           	                                        
67797      	output [3:0]   GenLcl_Rsp_SeqId        ;
           	                                        
67798      	output         GenLcl_Rsp_SeqUnOrdered ;
           	                                        
67799      	output [1:0]   GenLcl_Rsp_Status       ;
           	                                        
67800      	output         GenLcl_Rsp_Vld          ;
           	                                        
67801      	output [31:0]  GenPrt_Req_Addr         ;
           	                                        
67802      	output [15:0]  GenPrt_Req_Be           ;
           	                                        
67803      	output         GenPrt_Req_BurstType    ;
           	                                        
67804      	output [127:0] GenPrt_Req_Data         ;
           	                                        
67805      	output         GenPrt_Req_Last         ;
           	                                        
67806      	output [6:0]   GenPrt_Req_Len1         ;
           	                                        
67807      	output         GenPrt_Req_Lock         ;
           	                                        
67808      	output [2:0]   GenPrt_Req_Opc          ;
           	                                        
67809      	input          GenPrt_Req_Rdy          ;
           	                                        
67810      	output [3:0]   GenPrt_Req_SeqId        ;
           	                                        
67811      	output         GenPrt_Req_SeqUnOrdered ;
           	                                        
67812      	output         GenPrt_Req_SeqUnique    ;
           	                                        
67813      	output [7:0]   GenPrt_Req_User         ;
           	                                        
67814      	output         GenPrt_Req_Vld          ;
           	                                        
67815      	input  [127:0] GenPrt_Rsp_Data         ;
           	                                        
67816      	input          GenPrt_Rsp_Last         ;
           	                                        
67817      	input  [2:0]   GenPrt_Rsp_Opc          ;
           	                                        
67818      	output         GenPrt_Rsp_Rdy          ;
           	                                        
67819      	input  [3:0]   GenPrt_Rsp_SeqId        ;
           	                                        
67820      	input          GenPrt_Rsp_SeqUnOrdered ;
           	                                        
67821      	input  [1:0]   GenPrt_Rsp_Status       ;
           	                                        
67822      	input          GenPrt_Rsp_Vld          ;
           	                                        
67823      	input          Sys_Clk                 ;
           	                                        
67824      	input          Sys_Clk_ClkS            ;
           	                                        
67825      	input          Sys_Clk_En              ;
           	                                        
67826      	input          Sys_Clk_EnS             ;
           	                                        
67827      	input          Sys_Clk_RetRstN         ;
           	                                        
67828      	input          Sys_Clk_RstN            ;
           	                                        
67829      	input          Sys_Clk_Tm              ;
           	                                        
67830      	output         Sys_Pwr_Idle            ;
           	                                        
67831      	output         Sys_Pwr_WakeUp          ;
           	                                        
67832      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
67833      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
67834      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
67835      	assign GenLcl_Rsp_Opc = GenPrt_Rsp_Opc;
           	                                       
67836      	assign GenLcl_Rsp_SeqId = GenPrt_Rsp_SeqId;
           	                                           
67837      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
67838      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
67839      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
67840      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
67841      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
67842      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
67843      	assign GenPrt_Req_Data =
           	                        
67844      		{	GenLcl_Req_Data [127:120]
           		 	                         
67845      		,	GenLcl_Req_Data [119:112]
           		 	                         
67846      		,	GenLcl_Req_Data [111:104]
           		 	                         
67847      		,	GenLcl_Req_Data [103:96]
           		 	                        
67848      		,	GenLcl_Req_Data [95:88]
           		 	                       
67849      		,	GenLcl_Req_Data [87:80]
           		 	                       
67850      		,	GenLcl_Req_Data [79:72]
           		 	                       
67851      		,	GenLcl_Req_Data [71:64]
           		 	                       
67852      		,	GenLcl_Req_Data [63:56]
           		 	                       
67853      		,	GenLcl_Req_Data [55:48]
           		 	                       
67854      		,	GenLcl_Req_Data [47:40]
           		 	                       
67855      		,	GenLcl_Req_Data [39:32]
           		 	                       
67856      		,	GenLcl_Req_Data [31:24]
           		 	                       
67857      		,	GenLcl_Req_Data [23:16]
           		 	                       
67858      		,	GenLcl_Req_Data [15:8]
           		 	                      
67859      		,	GenLcl_Req_Data [7:0]
           		 	                     
67860      		};
           		  
67861      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
67862      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
67863      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
67864      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
67865      	assign GenPrt_Req_SeqId = GenLcl_Req_SeqId;
           	                                           
67866      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
67867      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
67868      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
67869      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
67870      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
67871      	assign Sys_Pwr_Idle = 1'b1;
           	                           
67872      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
67873      endmodule
                    
67874      
           
67875      `timescale 1ps/1ps
                             
67876      module rsnoc_z_H_R_G_P_U_U_bbfde3ba (
                                                
67877      	GenMst_Req_Addr
           	               
67878      ,	GenMst_Req_Be
            	             
67879      ,	GenMst_Req_BurstType
            	                    
67880      ,	GenMst_Req_Data
            	               
67881      ,	GenMst_Req_Last
            	               
67882      ,	GenMst_Req_Len1
            	               
67883      ,	GenMst_Req_Lock
            	               
67884      ,	GenMst_Req_Opc
            	              
67885      ,	GenMst_Req_Rdy
            	              
67886      ,	GenMst_Req_SeqId
            	                
67887      ,	GenMst_Req_SeqUnOrdered
            	                       
67888      ,	GenMst_Req_SeqUnique
            	                    
67889      ,	GenMst_Req_User
            	               
67890      ,	GenMst_Req_Vld
            	              
67891      ,	GenMst_Rsp_Data
            	               
67892      ,	GenMst_Rsp_Last
            	               
67893      ,	GenMst_Rsp_Opc
            	              
67894      ,	GenMst_Rsp_Rdy
            	              
67895      ,	GenMst_Rsp_SeqId
            	                
67896      ,	GenMst_Rsp_SeqUnOrdered
            	                       
67897      ,	GenMst_Rsp_Status
            	                 
67898      ,	GenMst_Rsp_Vld
            	              
67899      ,	GenSlv_Req_Addr
            	               
67900      ,	GenSlv_Req_Be
            	             
67901      ,	GenSlv_Req_BurstType
            	                    
67902      ,	GenSlv_Req_Data
            	               
67903      ,	GenSlv_Req_Last
            	               
67904      ,	GenSlv_Req_Len1
            	               
67905      ,	GenSlv_Req_Lock
            	               
67906      ,	GenSlv_Req_Opc
            	              
67907      ,	GenSlv_Req_Rdy
            	              
67908      ,	GenSlv_Req_SeqId
            	                
67909      ,	GenSlv_Req_SeqUnOrdered
            	                       
67910      ,	GenSlv_Req_SeqUnique
            	                    
67911      ,	GenSlv_Req_User
            	               
67912      ,	GenSlv_Req_Vld
            	              
67913      ,	GenSlv_Rsp_Data
            	               
67914      ,	GenSlv_Rsp_Last
            	               
67915      ,	GenSlv_Rsp_Opc
            	              
67916      ,	GenSlv_Rsp_Rdy
            	              
67917      ,	GenSlv_Rsp_SeqId
            	                
67918      ,	GenSlv_Rsp_SeqUnOrdered
            	                       
67919      ,	GenSlv_Rsp_Status
            	                 
67920      ,	GenSlv_Rsp_Vld
            	              
67921      ,	Sys_Clk
            	       
67922      ,	Sys_Clk_ClkS
            	            
67923      ,	Sys_Clk_En
            	          
67924      ,	Sys_Clk_EnS
            	           
67925      ,	Sys_Clk_RetRstN
            	               
67926      ,	Sys_Clk_RstN
            	            
67927      ,	Sys_Clk_Tm
            	          
67928      ,	Sys_Pwr_Idle
            	            
67929      ,	Sys_Pwr_WakeUp
            	              
67930      ,	WakeUp_GenMst
            	             
67931      ,	WakeUp_GenSlv
            	             
67932      );
             
67933      	output [31:0]  GenMst_Req_Addr         ;
           	                                        
67934      	output [15:0]  GenMst_Req_Be           ;
           	                                        
67935      	output         GenMst_Req_BurstType    ;
           	                                        
67936      	output [127:0] GenMst_Req_Data         ;
           	                                        
67937      	output         GenMst_Req_Last         ;
           	                                        
67938      	output [6:0]   GenMst_Req_Len1         ;
           	                                        
67939      	output         GenMst_Req_Lock         ;
           	                                        
67940      	output [2:0]   GenMst_Req_Opc          ;
           	                                        
67941      	input          GenMst_Req_Rdy          ;
           	                                        
67942      	output [3:0]   GenMst_Req_SeqId        ;
           	                                        
67943      	output         GenMst_Req_SeqUnOrdered ;
           	                                        
67944      	output         GenMst_Req_SeqUnique    ;
           	                                        
67945      	output [7:0]   GenMst_Req_User         ;
           	                                        
67946      	output         GenMst_Req_Vld          ;
           	                                        
67947      	input  [127:0] GenMst_Rsp_Data         ;
           	                                        
67948      	input          GenMst_Rsp_Last         ;
           	                                        
67949      	input  [2:0]   GenMst_Rsp_Opc          ;
           	                                        
67950      	output         GenMst_Rsp_Rdy          ;
           	                                        
67951      	input  [3:0]   GenMst_Rsp_SeqId        ;
           	                                        
67952      	input          GenMst_Rsp_SeqUnOrdered ;
           	                                        
67953      	input  [1:0]   GenMst_Rsp_Status       ;
           	                                        
67954      	input          GenMst_Rsp_Vld          ;
           	                                        
67955      	input  [31:0]  GenSlv_Req_Addr         ;
           	                                        
67956      	input  [15:0]  GenSlv_Req_Be           ;
           	                                        
67957      	input          GenSlv_Req_BurstType    ;
           	                                        
67958      	input  [127:0] GenSlv_Req_Data         ;
           	                                        
67959      	input          GenSlv_Req_Last         ;
           	                                        
67960      	input  [6:0]   GenSlv_Req_Len1         ;
           	                                        
67961      	input          GenSlv_Req_Lock         ;
           	                                        
67962      	input  [2:0]   GenSlv_Req_Opc          ;
           	                                        
67963      	output         GenSlv_Req_Rdy          ;
           	                                        
67964      	input  [3:0]   GenSlv_Req_SeqId        ;
           	                                        
67965      	input          GenSlv_Req_SeqUnOrdered ;
           	                                        
67966      	input          GenSlv_Req_SeqUnique    ;
           	                                        
67967      	input  [7:0]   GenSlv_Req_User         ;
           	                                        
67968      	input          GenSlv_Req_Vld          ;
           	                                        
67969      	output [127:0] GenSlv_Rsp_Data         ;
           	                                        
67970      	output         GenSlv_Rsp_Last         ;
           	                                        
67971      	output [2:0]   GenSlv_Rsp_Opc          ;
           	                                        
67972      	input          GenSlv_Rsp_Rdy          ;
           	                                        
67973      	output [3:0]   GenSlv_Rsp_SeqId        ;
           	                                        
67974      	output         GenSlv_Rsp_SeqUnOrdered ;
           	                                        
67975      	output [1:0]   GenSlv_Rsp_Status       ;
           	                                        
67976      	output         GenSlv_Rsp_Vld          ;
           	                                        
67977      	input          Sys_Clk                 ;
           	                                        
67978      	input          Sys_Clk_ClkS            ;
           	                                        
67979      	input          Sys_Clk_En              ;
           	                                        
67980      	input          Sys_Clk_EnS             ;
           	                                        
67981      	input          Sys_Clk_RetRstN         ;
           	                                        
67982      	input          Sys_Clk_RstN            ;
           	                                        
67983      	input          Sys_Clk_Tm              ;
           	                                        
67984      	output         Sys_Pwr_Idle            ;
           	                                        
67985      	output         Sys_Pwr_WakeUp          ;
           	                                        
67986      	output         WakeUp_GenMst           ;
           	                                        
67987      	output         WakeUp_GenSlv           ;
           	                                        
67988      	wire [31:0]  u_Req_Addr                 ;
           	                                         
67989      	wire [15:0]  u_Req_Be                   ;
           	                                         
67990      	wire         u_Req_BurstType            ;
           	                                         
67991      	wire [127:0] u_Req_Data                 ;
           	                                         
67992      	wire         u_Req_Last                 ;
           	                                         
67993      	wire [6:0]   u_Req_Len1                 ;
           	                                         
67994      	wire         u_Req_Lock                 ;
           	                                         
67995      	wire [2:0]   u_Req_Opc                  ;
           	                                         
67996      	wire         u_Req_Rdy                  ;
           	                                         
67997      	wire [3:0]   u_Req_SeqId                ;
           	                                         
67998      	wire         u_Req_SeqUnOrdered         ;
           	                                         
67999      	wire         u_Req_SeqUnique            ;
           	                                         
68000      	wire [7:0]   u_Req_User                 ;
           	                                         
68001      	wire         u_Req_Vld                  ;
           	                                         
68002      	wire [127:0] u_Rsp_Data                 ;
           	                                         
68003      	wire         u_Rsp_Last                 ;
           	                                         
68004      	wire [2:0]   u_Rsp_Opc                  ;
           	                                         
68005      	wire         u_Rsp_Rdy                  ;
           	                                         
68006      	wire [3:0]   u_Rsp_SeqId                ;
           	                                         
68007      	wire         u_Rsp_SeqUnOrdered         ;
           	                                         
68008      	wire [1:0]   u_Rsp_Status               ;
           	                                         
68009      	wire         u_Rsp_Vld                  ;
           	                                         
68010      	wire         u_72_Idle                  ;
           	                                         
68011      	wire         u_72_WakeUp                ;
           	                                         
68012      	wire [31:0]  GenMstLcl_Req_Addr         ;
           	                                         
68013      	wire [15:0]  GenMstLcl_Req_Be           ;
           	                                         
68014      	wire         GenMstLcl_Req_BurstType    ;
           	                                         
68015      	wire [127:0] GenMstLcl_Req_Data         ;
           	                                         
68016      	wire         GenMstLcl_Req_Last         ;
           	                                         
68017      	wire [6:0]   GenMstLcl_Req_Len1         ;
           	                                         
68018      	wire         GenMstLcl_Req_Lock         ;
           	                                         
68019      	wire [2:0]   GenMstLcl_Req_Opc          ;
           	                                         
68020      	wire         GenMstLcl_Req_Rdy          ;
           	                                         
68021      	wire [3:0]   GenMstLcl_Req_SeqId        ;
           	                                         
68022      	wire         GenMstLcl_Req_SeqUnOrdered ;
           	                                         
68023      	wire         GenMstLcl_Req_SeqUnique    ;
           	                                         
68024      	wire [7:0]   GenMstLcl_Req_User         ;
           	                                         
68025      	wire         GenMstLcl_Req_Vld          ;
           	                                         
68026      	wire [127:0] GenMstLcl_Rsp_Data         ;
           	                                         
68027      	wire         GenMstLcl_Rsp_Last         ;
           	                                         
68028      	wire [2:0]   GenMstLcl_Rsp_Opc          ;
           	                                         
68029      	wire         GenMstLcl_Rsp_Rdy          ;
           	                                         
68030      	wire [3:0]   GenMstLcl_Rsp_SeqId        ;
           	                                         
68031      	wire         GenMstLcl_Rsp_SeqUnOrdered ;
           	                                         
68032      	wire [1:0]   GenMstLcl_Rsp_Status       ;
           	                                         
68033      	wire         GenMstLcl_Rsp_Vld          ;
           	                                         
68034      	wire         ReqPwr_Idle                ;
           	                                         
68035      	wire         ReqPwr_WakeUp              ;
           	                                         
68036      	wire         RspPwr_Idle                ;
           	                                         
68037      	wire         RspPwr_WakeUp              ;
           	                                         
68038      	wire [202:0] RxReq                      ;
           	                                         
68039      	wire [31:0]  RxReqCn_Addr               ;
           	                                         
68040      	wire [15:0]  RxReqCn_Be                 ;
           	                                         
68041      	wire         RxReqCn_BurstType          ;
           	                                         
68042      	wire [127:0] RxReqCn_Data               ;
           	                                         
68043      	wire         RxReqCn_Last               ;
           	                                         
68044      	wire [6:0]   RxReqCn_Len1               ;
           	                                         
68045      	wire         RxReqCn_Lock               ;
           	                                         
68046      	wire [2:0]   RxReqCn_Opc                ;
           	                                         
68047      	wire [3:0]   RxReqCn_SeqId              ;
           	                                         
68048      	wire         RxReqCn_SeqUnOrdered       ;
           	                                         
68049      	wire         RxReqCn_SeqUnique          ;
           	                                         
68050      	wire [7:0]   RxReqCn_User               ;
           	                                         
68051      	wire [138:0] RxRsp                      ;
           	                                         
68052      	wire [127:0] RxRspCn_Data               ;
           	                                         
68053      	wire         RxRspCn_Last               ;
           	                                         
68054      	wire [2:0]   RxRspCn_Opc                ;
           	                                         
68055      	wire [3:0]   RxRspCn_SeqId              ;
           	                                         
68056      	wire         RxRspCn_SeqUnOrdered       ;
           	                                         
68057      	wire [1:0]   RxRspCn_Status             ;
           	                                         
68058      	wire         SlvReqRdy                  ;
           	                                         
68059      	wire [202:0] TxReq                      ;
           	                                         
68060      	wire [31:0]  TxReqCn_Addr               ;
           	                                         
68061      	wire [15:0]  TxReqCn_Be                 ;
           	                                         
68062      	wire         TxReqCn_BurstType          ;
           	                                         
68063      	wire [127:0] TxReqCn_Data               ;
           	                                         
68064      	wire         TxReqCn_Last               ;
           	                                         
68065      	wire [6:0]   TxReqCn_Len1               ;
           	                                         
68066      	wire         TxReqCn_Lock               ;
           	                                         
68067      	wire [2:0]   TxReqCn_Opc                ;
           	                                         
68068      	wire [3:0]   TxReqCn_SeqId              ;
           	                                         
68069      	wire         TxReqCn_SeqUnOrdered       ;
           	                                         
68070      	wire         TxReqCn_SeqUnique          ;
           	                                         
68071      	wire [7:0]   TxReqCn_User               ;
           	                                         
68072      	wire [138:0] TxRsp                      ;
           	                                         
68073      	wire [127:0] TxRspCn_Data               ;
           	                                         
68074      	wire         TxRspCn_Last               ;
           	                                         
68075      	wire [2:0]   TxRspCn_Opc                ;
           	                                         
68076      	wire [3:0]   TxRspCn_SeqId              ;
           	                                         
68077      	wire         TxRspCn_SeqUnOrdered       ;
           	                                         
68078      	wire [1:0]   TxRspCn_Status             ;
           	                                         
68079      	assign RxReqCn_Addr = GenSlv_Req_Addr;
           	                                      
68080      	assign RxReqCn_Be = GenSlv_Req_Be;
           	                                  
68081      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           	                                                
68082      	assign RxReqCn_Data = GenSlv_Req_Data;
           	                                      
68083      	assign RxReqCn_Last = GenSlv_Req_Last;
           	                                      
68084      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           	                                      
68085      	assign RxReqCn_Lock = GenSlv_Req_Lock;
           	                                      
68086      	assign RxReqCn_Opc = GenSlv_Req_Opc;
           	                                    
68087      	assign RxReqCn_SeqId = GenSlv_Req_SeqId;
           	                                        
68088      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	                                                      
68089      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           	                                                
68090      	assign RxReqCn_User = GenSlv_Req_User;
           	                                      
68091      	assign RxReq =
           	              
68092      		{
           		 
68093      		RxReqCn_Addr
           		            
68094      		,
           		 
68095      		RxReqCn_Be
           		          
68096      		,
           		 
68097      		RxReqCn_BurstType
           		                 
68098      		,
           		 
68099      		RxReqCn_Data
           		            
68100      		,
           		 
68101      		RxReqCn_Last
           		            
68102      		,
           		 
68103      		RxReqCn_Len1
           		            
68104      		,
           		 
68105      		RxReqCn_Lock
           		            
68106      		,
           		 
68107      		RxReqCn_Opc
           		           
68108      		,
           		 
68109      		RxReqCn_SeqId
           		             
68110      		,
           		 
68111      		RxReqCn_SeqUnOrdered
           		                    
68112      		,
           		 
68113      		RxReqCn_SeqUnique
           		                 
68114      		,
           		 
68115      		RxReqCn_User
           		            
68116      		};
           		  
68117      	rsnoc_z_H_R_U_P_N_33ed4d46_A203 un33ed4d46(
           	                                           
68118      		.Rx_D( RxReq )
           		              
68119      	,	.RxRdy( SlvReqRdy )
           	 	                   
68120      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
68121      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68122      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68123      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68124      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68125      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68126      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68127      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68128      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
68129      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
68130      	,	.Tx_D( TxReq )
           	 	              
68131      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
68132      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
68133      	);
           	  
68134      	assign TxReqCn_Addr = TxReq [202:171];
           	                                      
68135      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
68136      	assign TxReqCn_Be = TxReq [170:155];
           	                                    
68137      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
68138      	assign TxReqCn_BurstType = TxReq [154];
           	                                       
68139      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
68140      	assign TxReqCn_Data = TxReq [153:26];
           	                                     
68141      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
68142      	assign TxReqCn_Last = TxReq [25];
           	                                 
68143      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
68144      	assign TxReqCn_Len1 = TxReq [24:18];
           	                                    
68145      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
68146      	assign TxReqCn_Lock = TxReq [17];
           	                                 
68147      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
68148      	assign TxReqCn_Opc = TxReq [16:14];
           	                                   
68149      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
68150      	assign TxReqCn_SeqId = TxReq [13:10];
           	                                     
68151      	assign GenMstLcl_Req_SeqId = TxReqCn_SeqId;
           	                                           
68152      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
68153      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
68154      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
68155      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
68156      	assign TxReqCn_User = TxReq [7:0];
           	                                  
68157      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
68158      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
68159      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
68160      	assign RxRspCn_Opc = GenMstLcl_Rsp_Opc;
           	                                       
68161      	assign RxRspCn_SeqId = GenMstLcl_Rsp_SeqId;
           	                                           
68162      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
68163      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
68164      	assign RxRsp = { RxRspCn_Data , RxRspCn_Last , RxRspCn_Opc , RxRspCn_SeqId , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                                     
68165      	rsnoc_z_H_R_U_P_N_33ed4d46_A139 un33ed4d46_166(
           	                                               
68166      		.Rx_D( RxRsp )
           		              
68167      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
68168      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
68169      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68170      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68171      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68172      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68173      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68174      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68175      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68176      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
68177      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
68178      	,	.Tx_D( TxRsp )
           	 	              
68179      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
68180      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
68181      	);
           	  
68182      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           	                                        
68183      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
68184      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
68185      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
68186      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
68187      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
68188      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
68189      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
68190      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
68191      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
68192      	,	.GenLcl_Req_SeqId( GenMstLcl_Req_SeqId )
           	 	                                        
68193      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
68194      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
68195      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
68196      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
68197      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
68198      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
68199      	,	.GenLcl_Rsp_Opc( GenMstLcl_Rsp_Opc )
           	 	                                    
68200      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
68201      	,	.GenLcl_Rsp_SeqId( GenMstLcl_Rsp_SeqId )
           	 	                                        
68202      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
68203      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
68204      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
68205      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
68206      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
68207      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
68208      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
68209      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
68210      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
68211      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
68212      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
68213      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
68214      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	 	                                
68215      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68216      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68217      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
68218      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
68219      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
68220      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
68221      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68222      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68223      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68224      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68225      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
68226      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68227      	);
           	  
68228      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
68229      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
68230      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
68231      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
68232      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
68233      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
68234      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
68235      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
68236      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
68237      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
68238      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
68239      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68240      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68241      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
68242      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
68243      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
68244      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
68245      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68246      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68247      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68248      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68249      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
68250      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68251      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
68252      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
68253      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
68254      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
68255      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
68256      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
68257      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
68258      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
68259      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
68260      	,	.GenPrt_Req_SeqId( GenMst_Req_SeqId )
           	 	                                     
68261      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
68262      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
68263      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
68264      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
68265      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
68266      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
68267      	,	.GenPrt_Rsp_Opc( GenMst_Rsp_Opc )
           	 	                                 
68268      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
68269      	,	.GenPrt_Rsp_SeqId( GenMst_Rsp_SeqId )
           	 	                                     
68270      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
68271      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
68272      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
68273      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68274      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68275      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68276      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68277      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68278      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68279      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68280      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
68281      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
68282      	);
           	  
68283      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
68284      	assign TxRspCn_Data = TxRsp [138:11];
           	                                     
68285      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
68286      	assign TxRspCn_Last = TxRsp [10];
           	                                 
68287      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
68288      	assign TxRspCn_Opc = TxRsp [9:7];
           	                                 
68289      	assign GenSlv_Rsp_Opc = TxRspCn_Opc;
           	                                    
68290      	assign TxRspCn_SeqId = TxRsp [6:3];
           	                                   
68291      	assign GenSlv_Rsp_SeqId = TxRspCn_SeqId;
           	                                        
68292      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
68293      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
68294      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
68295      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
68296      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
68297      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
68298      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
68299      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
68300      endmodule
                    
68301      
           
68302      
           
68303      
           
68304      // FlexNoC version    : 4.7.0
                                        
68305      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
68306      // Exported Structure : /Specification.Architecture.Structure
                                                                        
68307      // ExportOption       : /verilog
                                           
68308      
           
68309      `timescale 1ps/1ps
                             
68310      module rsnoc_z_H_R_T_Sa_U_Up_33b4d8fc (
                                                  
68311      	Rx_Data
           	       
68312      ,	Rx_Head
            	       
68313      ,	Rx_Rdy
            	      
68314      ,	Rx_Tail
            	       
68315      ,	Rx_Vld
            	      
68316      ,	Sys_Clk
            	       
68317      ,	Sys_Clk_ClkS
            	            
68318      ,	Sys_Clk_En
            	          
68319      ,	Sys_Clk_EnS
            	           
68320      ,	Sys_Clk_RetRstN
            	               
68321      ,	Sys_Clk_RstN
            	            
68322      ,	Sys_Clk_Tm
            	          
68323      ,	Sys_Pwr_Idle
            	            
68324      ,	Sys_Pwr_WakeUp
            	              
68325      ,	Tx_Data
            	       
68326      ,	Tx_Head
            	       
68327      ,	Tx_Rdy
            	      
68328      ,	Tx_Tail
            	       
68329      ,	Tx_Vld
            	      
68330      );
             
68331      	input  [107:0] Rx_Data         ;
           	                                
68332      	input          Rx_Head         ;
           	                                
68333      	output         Rx_Rdy          ;
           	                                
68334      	input          Rx_Tail         ;
           	                                
68335      	input          Rx_Vld          ;
           	                                
68336      	input          Sys_Clk         ;
           	                                
68337      	input          Sys_Clk_ClkS    ;
           	                                
68338      	input          Sys_Clk_En      ;
           	                                
68339      	input          Sys_Clk_EnS     ;
           	                                
68340      	input          Sys_Clk_RetRstN ;
           	                                
68341      	input          Sys_Clk_RstN    ;
           	                                
68342      	input          Sys_Clk_Tm      ;
           	                                
68343      	output         Sys_Pwr_Idle    ;
           	                                
68344      	output         Sys_Pwr_WakeUp  ;
           	                                
68345      	output [215:0] Tx_Data         ;
           	                                
68346      	output         Tx_Head         ;
           	                                
68347      	input          Tx_Rdy          ;
           	                                
68348      	output         Tx_Tail         ;
           	                                
68349      	output         Tx_Vld          ;
           	                                
68350      	reg  [35:0]  u_24d1     ;
           	                         
68351      	wire [3:0]   u_2d98     ;
           	                         
68352      	wire         u_4072     ;
           	                         
68353      	wire         u_6542     ;
           	                         
68354      	wire [6:0]   u_760c     ;
           	                         
68355      	wire         u_7bab     ;
           	                         
68356      	reg  [69:0]  u_7c15     ;
           	                         
68357      	wire [3:0]   u_a203     ;
           	                         
68358      	wire [30:0]  u_b4b7     ;
           	                         
68359      	wire [3:0]   u_bf42     ;
           	                         
68360      	wire [1:0]   u_bf59     ;
           	                         
68361      	wire         u_c39d     ;
           	                         
68362      	wire [1:0]   u_cc76     ;
           	                         
68363      	wire [6:0]   u_d9ff     ;
           	                         
68364      	wire [3:0]   u_f636     ;
           	                         
68365      	reg  [35:0]  u_fd75     ;
           	                         
68366      	reg  [35:0]  u_fe9      ;
           	                         
68367      	wire [3:0]   Addr       ;
           	                         
68368      	wire [2:0]   DCe        ;
           	                         
68369      	wire [35:0]  DClean     ;
           	                         
68370      	wire [1:0]   DCnt       ;
           	                         
68371      	reg  [1:0]   DCntReg    ;
           	                         
68372      	wire [3:0]   DSel       ;
           	                         
68373      	wire [1:0]   End        ;
           	                         
68374      	wire         HRegCe     ;
           	                         
68375      	wire         HasData    ;
           	                         
68376      	reg          Head       ;
           	                         
68377      	wire [8:0]   Info       ;
           	                         
68378      	wire [8:0]   Info1      ;
           	                         
68379      	wire         Last       ;
           	                         
68380      	wire         LastWord   ;
           	                         
68381      	wire [3:0]   Len1       ;
           	                         
68382      	wire [3:0]   Len1A      ;
           	                         
68383      	reg          New        ;
           	                         
68384      	wire [1:0]   Restart    ;
           	                         
68385      	wire [69:0]  RxHdr      ;
           	                         
68386      	wire [37:0]  RxPld      ;
           	                         
68387      	wire         RxRdy      ;
           	                         
68388      	wire         RxVld      ;
           	                         
68389      	wire [35:0]  TxD_0      ;
           	                         
68390      	wire [35:0]  TxD_1      ;
           	                         
68391      	wire [35:0]  TxD_2      ;
           	                         
68392      	wire [35:0]  TxD_3      ;
           	                         
68393      	wire [143:0] TxData     ;
           	                         
68394      	wire [69:0]  TxHdr      ;
           	                         
68395      	wire [145:0] TxPld      ;
           	                         
68396      	wire         TxVld      ;
           	                         
68397      	wire         WordErr    ;
           	                         
68398      	wire         WordErrReg ;
           	                         
68399      	wire         Wrap       ;
           	                         
68400      	reg          Tx_Head    ;
           	                         
68401      	assign Len1A = Info [3:0];
           	                          
68402      	assign Len1 = Len1A;
           	                    
68403      	assign Addr = Info [7:4];
           	                         
68404      	assign RxHdr = Rx_Data [107:38];
           	                                
68405      	assign HRegCe = Rx_Vld & Rx_Rdy & Rx_Head & ~ Rx_Tail;
           	                                                      
68406      	assign TxHdr = Rx_Head ? RxHdr : u_7c15;
           	                       <font color = "red">-3-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67758      ,	GenPrt_Req_SeqUnique
           <font color = "green">-1-</font> 	                    
67759      ,	GenPrt_Req_User
           <font color = "green">==></font>
67760      ,	GenPrt_Req_Vld
           <font color = "red">-2-</font> 	              
67761      ,	GenPrt_Rsp_Data
            	               
67762      ,	GenPrt_Rsp_Last
            	               
67763      ,	GenPrt_Rsp_Opc
            	              
67764      ,	GenPrt_Rsp_Rdy
            	              
67765      ,	GenPrt_Rsp_SeqId
            	                
67766      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
67767      ,	GenPrt_Rsp_Status
            	                 
67768      ,	GenPrt_Rsp_Vld
            	              
67769      ,	Sys_Clk
            	       
67770      ,	Sys_Clk_ClkS
            	            
67771      ,	Sys_Clk_En
            	          
67772      ,	Sys_Clk_EnS
            	           
67773      ,	Sys_Clk_RetRstN
            	               
67774      ,	Sys_Clk_RstN
            	            
67775      ,	Sys_Clk_Tm
            	          
67776      ,	Sys_Pwr_Idle
            	            
67777      ,	Sys_Pwr_WakeUp
            	              
67778      );
             
67779      	input  [31:0]  GenLcl_Req_Addr         ;
           	                                        
67780      	input  [15:0]  GenLcl_Req_Be           ;
           	                                        
67781      	input          GenLcl_Req_BurstType    ;
           	                                        
67782      	input  [127:0] GenLcl_Req_Data         ;
           	                                        
67783      	input          GenLcl_Req_Last         ;
           	                                        
67784      	input  [6:0]   GenLcl_Req_Len1         ;
           	                                        
67785      	input          GenLcl_Req_Lock         ;
           	                                        
67786      	input  [2:0]   GenLcl_Req_Opc          ;
           	                                        
67787      	output         GenLcl_Req_Rdy          ;
           	                                        
67788      	input  [3:0]   GenLcl_Req_SeqId        ;
           	                                        
67789      	input          GenLcl_Req_SeqUnOrdered ;
           	                                        
67790      	input          GenLcl_Req_SeqUnique    ;
           	                                        
67791      	input  [7:0]   GenLcl_Req_User         ;
           	                                        
67792      	input          GenLcl_Req_Vld          ;
           	                                        
67793      	output [127:0] GenLcl_Rsp_Data         ;
           	                                        
67794      	output         GenLcl_Rsp_Last         ;
           	                                        
67795      	output [2:0]   GenLcl_Rsp_Opc          ;
           	                                        
67796      	input          GenLcl_Rsp_Rdy          ;
           	                                        
67797      	output [3:0]   GenLcl_Rsp_SeqId        ;
           	                                        
67798      	output         GenLcl_Rsp_SeqUnOrdered ;
           	                                        
67799      	output [1:0]   GenLcl_Rsp_Status       ;
           	                                        
67800      	output         GenLcl_Rsp_Vld          ;
           	                                        
67801      	output [31:0]  GenPrt_Req_Addr         ;
           	                                        
67802      	output [15:0]  GenPrt_Req_Be           ;
           	                                        
67803      	output         GenPrt_Req_BurstType    ;
           	                                        
67804      	output [127:0] GenPrt_Req_Data         ;
           	                                        
67805      	output         GenPrt_Req_Last         ;
           	                                        
67806      	output [6:0]   GenPrt_Req_Len1         ;
           	                                        
67807      	output         GenPrt_Req_Lock         ;
           	                                        
67808      	output [2:0]   GenPrt_Req_Opc          ;
           	                                        
67809      	input          GenPrt_Req_Rdy          ;
           	                                        
67810      	output [3:0]   GenPrt_Req_SeqId        ;
           	                                        
67811      	output         GenPrt_Req_SeqUnOrdered ;
           	                                        
67812      	output         GenPrt_Req_SeqUnique    ;
           	                                        
67813      	output [7:0]   GenPrt_Req_User         ;
           	                                        
67814      	output         GenPrt_Req_Vld          ;
           	                                        
67815      	input  [127:0] GenPrt_Rsp_Data         ;
           	                                        
67816      	input          GenPrt_Rsp_Last         ;
           	                                        
67817      	input  [2:0]   GenPrt_Rsp_Opc          ;
           	                                        
67818      	output         GenPrt_Rsp_Rdy          ;
           	                                        
67819      	input  [3:0]   GenPrt_Rsp_SeqId        ;
           	                                        
67820      	input          GenPrt_Rsp_SeqUnOrdered ;
           	                                        
67821      	input  [1:0]   GenPrt_Rsp_Status       ;
           	                                        
67822      	input          GenPrt_Rsp_Vld          ;
           	                                        
67823      	input          Sys_Clk                 ;
           	                                        
67824      	input          Sys_Clk_ClkS            ;
           	                                        
67825      	input          Sys_Clk_En              ;
           	                                        
67826      	input          Sys_Clk_EnS             ;
           	                                        
67827      	input          Sys_Clk_RetRstN         ;
           	                                        
67828      	input          Sys_Clk_RstN            ;
           	                                        
67829      	input          Sys_Clk_Tm              ;
           	                                        
67830      	output         Sys_Pwr_Idle            ;
           	                                        
67831      	output         Sys_Pwr_WakeUp          ;
           	                                        
67832      	assign GenLcl_Req_Rdy = GenPrt_Req_Rdy;
           	                                       
67833      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	                                         
67834      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           	                                         
67835      	assign GenLcl_Rsp_Opc = GenPrt_Rsp_Opc;
           	                                       
67836      	assign GenLcl_Rsp_SeqId = GenPrt_Rsp_SeqId;
           	                                           
67837      	assign GenLcl_Rsp_SeqUnOrdered = GenPrt_Rsp_SeqUnOrdered;
           	                                                         
67838      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	                                             
67839      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           	                                       
67840      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	                                         
67841      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
67842      	assign GenPrt_Req_BurstType = GenLcl_Req_BurstType;
           	                                                   
67843      	assign GenPrt_Req_Data =
           	                        
67844      		{	GenLcl_Req_Data [127:120]
           		 	                         
67845      		,	GenLcl_Req_Data [119:112]
           		 	                         
67846      		,	GenLcl_Req_Data [111:104]
           		 	                         
67847      		,	GenLcl_Req_Data [103:96]
           		 	                        
67848      		,	GenLcl_Req_Data [95:88]
           		 	                       
67849      		,	GenLcl_Req_Data [87:80]
           		 	                       
67850      		,	GenLcl_Req_Data [79:72]
           		 	                       
67851      		,	GenLcl_Req_Data [71:64]
           		 	                       
67852      		,	GenLcl_Req_Data [63:56]
           		 	                       
67853      		,	GenLcl_Req_Data [55:48]
           		 	                       
67854      		,	GenLcl_Req_Data [47:40]
           		 	                       
67855      		,	GenLcl_Req_Data [39:32]
           		 	                       
67856      		,	GenLcl_Req_Data [31:24]
           		 	                       
67857      		,	GenLcl_Req_Data [23:16]
           		 	                       
67858      		,	GenLcl_Req_Data [15:8]
           		 	                      
67859      		,	GenLcl_Req_Data [7:0]
           		 	                     
67860      		};
           		  
67861      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           	                                         
67862      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	                                         
67863      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           	                                         
67864      	assign GenPrt_Req_Opc = GenLcl_Req_Opc;
           	                                       
67865      	assign GenPrt_Req_SeqId = GenLcl_Req_SeqId;
           	                                           
67866      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           	                                                         
67867      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	                                                   
67868      	assign GenPrt_Req_User = GenLcl_Req_User;
           	                                         
67869      	assign GenPrt_Req_Vld = GenLcl_Req_Vld;
           	                                       
67870      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	                                       
67871      	assign Sys_Pwr_Idle = 1'b1;
           	                           
67872      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
67873      endmodule
                    
67874      
           
67875      `timescale 1ps/1ps
                             
67876      module rsnoc_z_H_R_G_P_U_U_bbfde3ba (
                                                
67877      	GenMst_Req_Addr
           	               
67878      ,	GenMst_Req_Be
            	             
67879      ,	GenMst_Req_BurstType
            	                    
67880      ,	GenMst_Req_Data
            	               
67881      ,	GenMst_Req_Last
            	               
67882      ,	GenMst_Req_Len1
            	               
67883      ,	GenMst_Req_Lock
            	               
67884      ,	GenMst_Req_Opc
            	              
67885      ,	GenMst_Req_Rdy
            	              
67886      ,	GenMst_Req_SeqId
            	                
67887      ,	GenMst_Req_SeqUnOrdered
            	                       
67888      ,	GenMst_Req_SeqUnique
            	                    
67889      ,	GenMst_Req_User
            	               
67890      ,	GenMst_Req_Vld
            	              
67891      ,	GenMst_Rsp_Data
            	               
67892      ,	GenMst_Rsp_Last
            	               
67893      ,	GenMst_Rsp_Opc
            	              
67894      ,	GenMst_Rsp_Rdy
            	              
67895      ,	GenMst_Rsp_SeqId
            	                
67896      ,	GenMst_Rsp_SeqUnOrdered
            	                       
67897      ,	GenMst_Rsp_Status
            	                 
67898      ,	GenMst_Rsp_Vld
            	              
67899      ,	GenSlv_Req_Addr
            	               
67900      ,	GenSlv_Req_Be
            	             
67901      ,	GenSlv_Req_BurstType
            	                    
67902      ,	GenSlv_Req_Data
            	               
67903      ,	GenSlv_Req_Last
            	               
67904      ,	GenSlv_Req_Len1
            	               
67905      ,	GenSlv_Req_Lock
            	               
67906      ,	GenSlv_Req_Opc
            	              
67907      ,	GenSlv_Req_Rdy
            	              
67908      ,	GenSlv_Req_SeqId
            	                
67909      ,	GenSlv_Req_SeqUnOrdered
            	                       
67910      ,	GenSlv_Req_SeqUnique
            	                    
67911      ,	GenSlv_Req_User
            	               
67912      ,	GenSlv_Req_Vld
            	              
67913      ,	GenSlv_Rsp_Data
            	               
67914      ,	GenSlv_Rsp_Last
            	               
67915      ,	GenSlv_Rsp_Opc
            	              
67916      ,	GenSlv_Rsp_Rdy
            	              
67917      ,	GenSlv_Rsp_SeqId
            	                
67918      ,	GenSlv_Rsp_SeqUnOrdered
            	                       
67919      ,	GenSlv_Rsp_Status
            	                 
67920      ,	GenSlv_Rsp_Vld
            	              
67921      ,	Sys_Clk
            	       
67922      ,	Sys_Clk_ClkS
            	            
67923      ,	Sys_Clk_En
            	          
67924      ,	Sys_Clk_EnS
            	           
67925      ,	Sys_Clk_RetRstN
            	               
67926      ,	Sys_Clk_RstN
            	            
67927      ,	Sys_Clk_Tm
            	          
67928      ,	Sys_Pwr_Idle
            	            
67929      ,	Sys_Pwr_WakeUp
            	              
67930      ,	WakeUp_GenMst
            	             
67931      ,	WakeUp_GenSlv
            	             
67932      );
             
67933      	output [31:0]  GenMst_Req_Addr         ;
           	                                        
67934      	output [15:0]  GenMst_Req_Be           ;
           	                                        
67935      	output         GenMst_Req_BurstType    ;
           	                                        
67936      	output [127:0] GenMst_Req_Data         ;
           	                                        
67937      	output         GenMst_Req_Last         ;
           	                                        
67938      	output [6:0]   GenMst_Req_Len1         ;
           	                                        
67939      	output         GenMst_Req_Lock         ;
           	                                        
67940      	output [2:0]   GenMst_Req_Opc          ;
           	                                        
67941      	input          GenMst_Req_Rdy          ;
           	                                        
67942      	output [3:0]   GenMst_Req_SeqId        ;
           	                                        
67943      	output         GenMst_Req_SeqUnOrdered ;
           	                                        
67944      	output         GenMst_Req_SeqUnique    ;
           	                                        
67945      	output [7:0]   GenMst_Req_User         ;
           	                                        
67946      	output         GenMst_Req_Vld          ;
           	                                        
67947      	input  [127:0] GenMst_Rsp_Data         ;
           	                                        
67948      	input          GenMst_Rsp_Last         ;
           	                                        
67949      	input  [2:0]   GenMst_Rsp_Opc          ;
           	                                        
67950      	output         GenMst_Rsp_Rdy          ;
           	                                        
67951      	input  [3:0]   GenMst_Rsp_SeqId        ;
           	                                        
67952      	input          GenMst_Rsp_SeqUnOrdered ;
           	                                        
67953      	input  [1:0]   GenMst_Rsp_Status       ;
           	                                        
67954      	input          GenMst_Rsp_Vld          ;
           	                                        
67955      	input  [31:0]  GenSlv_Req_Addr         ;
           	                                        
67956      	input  [15:0]  GenSlv_Req_Be           ;
           	                                        
67957      	input          GenSlv_Req_BurstType    ;
           	                                        
67958      	input  [127:0] GenSlv_Req_Data         ;
           	                                        
67959      	input          GenSlv_Req_Last         ;
           	                                        
67960      	input  [6:0]   GenSlv_Req_Len1         ;
           	                                        
67961      	input          GenSlv_Req_Lock         ;
           	                                        
67962      	input  [2:0]   GenSlv_Req_Opc          ;
           	                                        
67963      	output         GenSlv_Req_Rdy          ;
           	                                        
67964      	input  [3:0]   GenSlv_Req_SeqId        ;
           	                                        
67965      	input          GenSlv_Req_SeqUnOrdered ;
           	                                        
67966      	input          GenSlv_Req_SeqUnique    ;
           	                                        
67967      	input  [7:0]   GenSlv_Req_User         ;
           	                                        
67968      	input          GenSlv_Req_Vld          ;
           	                                        
67969      	output [127:0] GenSlv_Rsp_Data         ;
           	                                        
67970      	output         GenSlv_Rsp_Last         ;
           	                                        
67971      	output [2:0]   GenSlv_Rsp_Opc          ;
           	                                        
67972      	input          GenSlv_Rsp_Rdy          ;
           	                                        
67973      	output [3:0]   GenSlv_Rsp_SeqId        ;
           	                                        
67974      	output         GenSlv_Rsp_SeqUnOrdered ;
           	                                        
67975      	output [1:0]   GenSlv_Rsp_Status       ;
           	                                        
67976      	output         GenSlv_Rsp_Vld          ;
           	                                        
67977      	input          Sys_Clk                 ;
           	                                        
67978      	input          Sys_Clk_ClkS            ;
           	                                        
67979      	input          Sys_Clk_En              ;
           	                                        
67980      	input          Sys_Clk_EnS             ;
           	                                        
67981      	input          Sys_Clk_RetRstN         ;
           	                                        
67982      	input          Sys_Clk_RstN            ;
           	                                        
67983      	input          Sys_Clk_Tm              ;
           	                                        
67984      	output         Sys_Pwr_Idle            ;
           	                                        
67985      	output         Sys_Pwr_WakeUp          ;
           	                                        
67986      	output         WakeUp_GenMst           ;
           	                                        
67987      	output         WakeUp_GenSlv           ;
           	                                        
67988      	wire [31:0]  u_Req_Addr                 ;
           	                                         
67989      	wire [15:0]  u_Req_Be                   ;
           	                                         
67990      	wire         u_Req_BurstType            ;
           	                                         
67991      	wire [127:0] u_Req_Data                 ;
           	                                         
67992      	wire         u_Req_Last                 ;
           	                                         
67993      	wire [6:0]   u_Req_Len1                 ;
           	                                         
67994      	wire         u_Req_Lock                 ;
           	                                         
67995      	wire [2:0]   u_Req_Opc                  ;
           	                                         
67996      	wire         u_Req_Rdy                  ;
           	                                         
67997      	wire [3:0]   u_Req_SeqId                ;
           	                                         
67998      	wire         u_Req_SeqUnOrdered         ;
           	                                         
67999      	wire         u_Req_SeqUnique            ;
           	                                         
68000      	wire [7:0]   u_Req_User                 ;
           	                                         
68001      	wire         u_Req_Vld                  ;
           	                                         
68002      	wire [127:0] u_Rsp_Data                 ;
           	                                         
68003      	wire         u_Rsp_Last                 ;
           	                                         
68004      	wire [2:0]   u_Rsp_Opc                  ;
           	                                         
68005      	wire         u_Rsp_Rdy                  ;
           	                                         
68006      	wire [3:0]   u_Rsp_SeqId                ;
           	                                         
68007      	wire         u_Rsp_SeqUnOrdered         ;
           	                                         
68008      	wire [1:0]   u_Rsp_Status               ;
           	                                         
68009      	wire         u_Rsp_Vld                  ;
           	                                         
68010      	wire         u_72_Idle                  ;
           	                                         
68011      	wire         u_72_WakeUp                ;
           	                                         
68012      	wire [31:0]  GenMstLcl_Req_Addr         ;
           	                                         
68013      	wire [15:0]  GenMstLcl_Req_Be           ;
           	                                         
68014      	wire         GenMstLcl_Req_BurstType    ;
           	                                         
68015      	wire [127:0] GenMstLcl_Req_Data         ;
           	                                         
68016      	wire         GenMstLcl_Req_Last         ;
           	                                         
68017      	wire [6:0]   GenMstLcl_Req_Len1         ;
           	                                         
68018      	wire         GenMstLcl_Req_Lock         ;
           	                                         
68019      	wire [2:0]   GenMstLcl_Req_Opc          ;
           	                                         
68020      	wire         GenMstLcl_Req_Rdy          ;
           	                                         
68021      	wire [3:0]   GenMstLcl_Req_SeqId        ;
           	                                         
68022      	wire         GenMstLcl_Req_SeqUnOrdered ;
           	                                         
68023      	wire         GenMstLcl_Req_SeqUnique    ;
           	                                         
68024      	wire [7:0]   GenMstLcl_Req_User         ;
           	                                         
68025      	wire         GenMstLcl_Req_Vld          ;
           	                                         
68026      	wire [127:0] GenMstLcl_Rsp_Data         ;
           	                                         
68027      	wire         GenMstLcl_Rsp_Last         ;
           	                                         
68028      	wire [2:0]   GenMstLcl_Rsp_Opc          ;
           	                                         
68029      	wire         GenMstLcl_Rsp_Rdy          ;
           	                                         
68030      	wire [3:0]   GenMstLcl_Rsp_SeqId        ;
           	                                         
68031      	wire         GenMstLcl_Rsp_SeqUnOrdered ;
           	                                         
68032      	wire [1:0]   GenMstLcl_Rsp_Status       ;
           	                                         
68033      	wire         GenMstLcl_Rsp_Vld          ;
           	                                         
68034      	wire         ReqPwr_Idle                ;
           	                                         
68035      	wire         ReqPwr_WakeUp              ;
           	                                         
68036      	wire         RspPwr_Idle                ;
           	                                         
68037      	wire         RspPwr_WakeUp              ;
           	                                         
68038      	wire [202:0] RxReq                      ;
           	                                         
68039      	wire [31:0]  RxReqCn_Addr               ;
           	                                         
68040      	wire [15:0]  RxReqCn_Be                 ;
           	                                         
68041      	wire         RxReqCn_BurstType          ;
           	                                         
68042      	wire [127:0] RxReqCn_Data               ;
           	                                         
68043      	wire         RxReqCn_Last               ;
           	                                         
68044      	wire [6:0]   RxReqCn_Len1               ;
           	                                         
68045      	wire         RxReqCn_Lock               ;
           	                                         
68046      	wire [2:0]   RxReqCn_Opc                ;
           	                                         
68047      	wire [3:0]   RxReqCn_SeqId              ;
           	                                         
68048      	wire         RxReqCn_SeqUnOrdered       ;
           	                                         
68049      	wire         RxReqCn_SeqUnique          ;
           	                                         
68050      	wire [7:0]   RxReqCn_User               ;
           	                                         
68051      	wire [138:0] RxRsp                      ;
           	                                         
68052      	wire [127:0] RxRspCn_Data               ;
           	                                         
68053      	wire         RxRspCn_Last               ;
           	                                         
68054      	wire [2:0]   RxRspCn_Opc                ;
           	                                         
68055      	wire [3:0]   RxRspCn_SeqId              ;
           	                                         
68056      	wire         RxRspCn_SeqUnOrdered       ;
           	                                         
68057      	wire [1:0]   RxRspCn_Status             ;
           	                                         
68058      	wire         SlvReqRdy                  ;
           	                                         
68059      	wire [202:0] TxReq                      ;
           	                                         
68060      	wire [31:0]  TxReqCn_Addr               ;
           	                                         
68061      	wire [15:0]  TxReqCn_Be                 ;
           	                                         
68062      	wire         TxReqCn_BurstType          ;
           	                                         
68063      	wire [127:0] TxReqCn_Data               ;
           	                                         
68064      	wire         TxReqCn_Last               ;
           	                                         
68065      	wire [6:0]   TxReqCn_Len1               ;
           	                                         
68066      	wire         TxReqCn_Lock               ;
           	                                         
68067      	wire [2:0]   TxReqCn_Opc                ;
           	                                         
68068      	wire [3:0]   TxReqCn_SeqId              ;
           	                                         
68069      	wire         TxReqCn_SeqUnOrdered       ;
           	                                         
68070      	wire         TxReqCn_SeqUnique          ;
           	                                         
68071      	wire [7:0]   TxReqCn_User               ;
           	                                         
68072      	wire [138:0] TxRsp                      ;
           	                                         
68073      	wire [127:0] TxRspCn_Data               ;
           	                                         
68074      	wire         TxRspCn_Last               ;
           	                                         
68075      	wire [2:0]   TxRspCn_Opc                ;
           	                                         
68076      	wire [3:0]   TxRspCn_SeqId              ;
           	                                         
68077      	wire         TxRspCn_SeqUnOrdered       ;
           	                                         
68078      	wire [1:0]   TxRspCn_Status             ;
           	                                         
68079      	assign RxReqCn_Addr = GenSlv_Req_Addr;
           	                                      
68080      	assign RxReqCn_Be = GenSlv_Req_Be;
           	                                  
68081      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           	                                                
68082      	assign RxReqCn_Data = GenSlv_Req_Data;
           	                                      
68083      	assign RxReqCn_Last = GenSlv_Req_Last;
           	                                      
68084      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           	                                      
68085      	assign RxReqCn_Lock = GenSlv_Req_Lock;
           	                                      
68086      	assign RxReqCn_Opc = GenSlv_Req_Opc;
           	                                    
68087      	assign RxReqCn_SeqId = GenSlv_Req_SeqId;
           	                                        
68088      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	                                                      
68089      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           	                                                
68090      	assign RxReqCn_User = GenSlv_Req_User;
           	                                      
68091      	assign RxReq =
           	              
68092      		{
           		 
68093      		RxReqCn_Addr
           		            
68094      		,
           		 
68095      		RxReqCn_Be
           		          
68096      		,
           		 
68097      		RxReqCn_BurstType
           		                 
68098      		,
           		 
68099      		RxReqCn_Data
           		            
68100      		,
           		 
68101      		RxReqCn_Last
           		            
68102      		,
           		 
68103      		RxReqCn_Len1
           		            
68104      		,
           		 
68105      		RxReqCn_Lock
           		            
68106      		,
           		 
68107      		RxReqCn_Opc
           		           
68108      		,
           		 
68109      		RxReqCn_SeqId
           		             
68110      		,
           		 
68111      		RxReqCn_SeqUnOrdered
           		                    
68112      		,
           		 
68113      		RxReqCn_SeqUnique
           		                 
68114      		,
           		 
68115      		RxReqCn_User
           		            
68116      		};
           		  
68117      	rsnoc_z_H_R_U_P_N_33ed4d46_A203 un33ed4d46(
           	                                           
68118      		.Rx_D( RxReq )
           		              
68119      	,	.RxRdy( SlvReqRdy )
           	 	                   
68120      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
68121      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68122      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68123      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68124      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68125      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68126      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68127      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68128      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
68129      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
68130      	,	.Tx_D( TxReq )
           	 	              
68131      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
68132      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
68133      	);
           	  
68134      	assign TxReqCn_Addr = TxReq [202:171];
           	                                      
68135      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
68136      	assign TxReqCn_Be = TxReq [170:155];
           	                                    
68137      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
68138      	assign TxReqCn_BurstType = TxReq [154];
           	                                       
68139      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
68140      	assign TxReqCn_Data = TxReq [153:26];
           	                                     
68141      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
68142      	assign TxReqCn_Last = TxReq [25];
           	                                 
68143      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
68144      	assign TxReqCn_Len1 = TxReq [24:18];
           	                                    
68145      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
68146      	assign TxReqCn_Lock = TxReq [17];
           	                                 
68147      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
68148      	assign TxReqCn_Opc = TxReq [16:14];
           	                                   
68149      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
68150      	assign TxReqCn_SeqId = TxReq [13:10];
           	                                     
68151      	assign GenMstLcl_Req_SeqId = TxReqCn_SeqId;
           	                                           
68152      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
68153      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
68154      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
68155      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
68156      	assign TxReqCn_User = TxReq [7:0];
           	                                  
68157      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
68158      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
68159      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
68160      	assign RxRspCn_Opc = GenMstLcl_Rsp_Opc;
           	                                       
68161      	assign RxRspCn_SeqId = GenMstLcl_Rsp_SeqId;
           	                                           
68162      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
68163      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
68164      	assign RxRsp = { RxRspCn_Data , RxRspCn_Last , RxRspCn_Opc , RxRspCn_SeqId , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                                     
68165      	rsnoc_z_H_R_U_P_N_33ed4d46_A139 un33ed4d46_166(
           	                                               
68166      		.Rx_D( RxRsp )
           		              
68167      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
68168      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
68169      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68170      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68171      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68172      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68173      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68174      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68175      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68176      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
68177      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
68178      	,	.Tx_D( TxRsp )
           	 	              
68179      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
68180      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
68181      	);
           	  
68182      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           	                                        
68183      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
68184      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
68185      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
68186      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
68187      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
68188      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
68189      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
68190      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
68191      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
68192      	,	.GenLcl_Req_SeqId( GenMstLcl_Req_SeqId )
           	 	                                        
68193      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
68194      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
68195      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
68196      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
68197      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
68198      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
68199      	,	.GenLcl_Rsp_Opc( GenMstLcl_Rsp_Opc )
           	 	                                    
68200      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
68201      	,	.GenLcl_Rsp_SeqId( GenMstLcl_Rsp_SeqId )
           	 	                                        
68202      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
68203      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
68204      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
68205      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
68206      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
68207      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
68208      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
68209      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
68210      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
68211      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
68212      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
68213      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
68214      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	 	                                
68215      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68216      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68217      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
68218      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
68219      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
68220      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
68221      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68222      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68223      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68224      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68225      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
68226      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68227      	);
           	  
68228      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
68229      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
68230      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
68231      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
68232      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
68233      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
68234      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
68235      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
68236      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
68237      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
68238      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
68239      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68240      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68241      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
68242      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
68243      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
68244      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
68245      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68246      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68247      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68248      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68249      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
68250      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68251      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
68252      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
68253      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
68254      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
68255      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
68256      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
68257      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
68258      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
68259      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
68260      	,	.GenPrt_Req_SeqId( GenMst_Req_SeqId )
           	 	                                     
68261      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
68262      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
68263      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
68264      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
68265      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
68266      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
68267      	,	.GenPrt_Rsp_Opc( GenMst_Rsp_Opc )
           	 	                                 
68268      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
68269      	,	.GenPrt_Rsp_SeqId( GenMst_Rsp_SeqId )
           	 	                                     
68270      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
68271      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
68272      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
68273      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68274      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68275      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68276      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68277      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68278      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68279      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68280      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
68281      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
68282      	);
           	  
68283      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
68284      	assign TxRspCn_Data = TxRsp [138:11];
           	                                     
68285      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
68286      	assign TxRspCn_Last = TxRsp [10];
           	                                 
68287      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
68288      	assign TxRspCn_Opc = TxRsp [9:7];
           	                                 
68289      	assign GenSlv_Rsp_Opc = TxRspCn_Opc;
           	                                    
68290      	assign TxRspCn_SeqId = TxRsp [6:3];
           	                                   
68291      	assign GenSlv_Rsp_SeqId = TxRspCn_SeqId;
           	                                        
68292      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
68293      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
68294      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
68295      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
68296      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
68297      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
68298      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
68299      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
68300      endmodule
                    
68301      
           
68302      
           
68303      
           
68304      // FlexNoC version    : 4.7.0
                                        
68305      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
68306      // Exported Structure : /Specification.Architecture.Structure
                                                                        
68307      // ExportOption       : /verilog
                                           
68308      
           
68309      `timescale 1ps/1ps
                             
68310      module rsnoc_z_H_R_T_Sa_U_Up_33b4d8fc (
                                                  
68311      	Rx_Data
           	       
68312      ,	Rx_Head
            	       
68313      ,	Rx_Rdy
            	      
68314      ,	Rx_Tail
            	       
68315      ,	Rx_Vld
            	      
68316      ,	Sys_Clk
            	       
68317      ,	Sys_Clk_ClkS
            	            
68318      ,	Sys_Clk_En
            	          
68319      ,	Sys_Clk_EnS
            	           
68320      ,	Sys_Clk_RetRstN
            	               
68321      ,	Sys_Clk_RstN
            	            
68322      ,	Sys_Clk_Tm
            	          
68323      ,	Sys_Pwr_Idle
            	            
68324      ,	Sys_Pwr_WakeUp
            	              
68325      ,	Tx_Data
            	       
68326      ,	Tx_Head
            	       
68327      ,	Tx_Rdy
            	      
68328      ,	Tx_Tail
            	       
68329      ,	Tx_Vld
            	      
68330      );
             
68331      	input  [107:0] Rx_Data         ;
           	                                
68332      	input          Rx_Head         ;
           	                                
68333      	output         Rx_Rdy          ;
           	                                
68334      	input          Rx_Tail         ;
           	                                
68335      	input          Rx_Vld          ;
           	                                
68336      	input          Sys_Clk         ;
           	                                
68337      	input          Sys_Clk_ClkS    ;
           	                                
68338      	input          Sys_Clk_En      ;
           	                                
68339      	input          Sys_Clk_EnS     ;
           	                                
68340      	input          Sys_Clk_RetRstN ;
           	                                
68341      	input          Sys_Clk_RstN    ;
           	                                
68342      	input          Sys_Clk_Tm      ;
           	                                
68343      	output         Sys_Pwr_Idle    ;
           	                                
68344      	output         Sys_Pwr_WakeUp  ;
           	                                
68345      	output [215:0] Tx_Data         ;
           	                                
68346      	output         Tx_Head         ;
           	                                
68347      	input          Tx_Rdy          ;
           	                                
68348      	output         Tx_Tail         ;
           	                                
68349      	output         Tx_Vld          ;
           	                                
68350      	reg  [35:0]  u_24d1     ;
           	                         
68351      	wire [3:0]   u_2d98     ;
           	                         
68352      	wire         u_4072     ;
           	                         
68353      	wire         u_6542     ;
           	                         
68354      	wire [6:0]   u_760c     ;
           	                         
68355      	wire         u_7bab     ;
           	                         
68356      	reg  [69:0]  u_7c15     ;
           	                         
68357      	wire [3:0]   u_a203     ;
           	                         
68358      	wire [30:0]  u_b4b7     ;
           	                         
68359      	wire [3:0]   u_bf42     ;
           	                         
68360      	wire [1:0]   u_bf59     ;
           	                         
68361      	wire         u_c39d     ;
           	                         
68362      	wire [1:0]   u_cc76     ;
           	                         
68363      	wire [6:0]   u_d9ff     ;
           	                         
68364      	wire [3:0]   u_f636     ;
           	                         
68365      	reg  [35:0]  u_fd75     ;
           	                         
68366      	reg  [35:0]  u_fe9      ;
           	                         
68367      	wire [3:0]   Addr       ;
           	                         
68368      	wire [2:0]   DCe        ;
           	                         
68369      	wire [35:0]  DClean     ;
           	                         
68370      	wire [1:0]   DCnt       ;
           	                         
68371      	reg  [1:0]   DCntReg    ;
           	                         
68372      	wire [3:0]   DSel       ;
           	                         
68373      	wire [1:0]   End        ;
           	                         
68374      	wire         HRegCe     ;
           	                         
68375      	wire         HasData    ;
           	                         
68376      	reg          Head       ;
           	                         
68377      	wire [8:0]   Info       ;
           	                         
68378      	wire [8:0]   Info1      ;
           	                         
68379      	wire         Last       ;
           	                         
68380      	wire         LastWord   ;
           	                         
68381      	wire [3:0]   Len1       ;
           	                         
68382      	wire [3:0]   Len1A      ;
           	                         
68383      	reg          New        ;
           	                         
68384      	wire [1:0]   Restart    ;
           	                         
68385      	wire [69:0]  RxHdr      ;
           	                         
68386      	wire [37:0]  RxPld      ;
           	                         
68387      	wire         RxRdy      ;
           	                         
68388      	wire         RxVld      ;
           	                         
68389      	wire [35:0]  TxD_0      ;
           	                         
68390      	wire [35:0]  TxD_1      ;
           	                         
68391      	wire [35:0]  TxD_2      ;
           	                         
68392      	wire [35:0]  TxD_3      ;
           	                         
68393      	wire [143:0] TxData     ;
           	                         
68394      	wire [69:0]  TxHdr      ;
           	                         
68395      	wire [145:0] TxPld      ;
           	                         
68396      	wire         TxVld      ;
           	                         
68397      	wire         WordErr    ;
           	                         
68398      	wire         WordErrReg ;
           	                         
68399      	wire         Wrap       ;
           	                         
68400      	reg          Tx_Head    ;
           	                         
68401      	assign Len1A = Info [3:0];
           	                          
68402      	assign Len1 = Len1A;
           	                    
68403      	assign Addr = Info [7:4];
           	                         
68404      	assign RxHdr = Rx_Data [107:38];
           	                                
68405      	assign HRegCe = Rx_Vld & Rx_Rdy & Rx_Head & ~ Rx_Tail;
           	                                                      
68406      	assign TxHdr = Rx_Head ? RxHdr : u_7c15;
           	                       <font color = "red">-3-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67763      ,	GenPrt_Rsp_Opc
           <font color = "green">-1-</font> 	              
67764      ,	GenPrt_Rsp_Rdy
           <font color = "green">==></font>
67765      ,	GenPrt_Rsp_SeqId
           <font color = "red">-2-</font> 	                
67766      ,	GenPrt_Rsp_SeqUnOrdered
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67768      ,	GenPrt_Rsp_Vld
           <font color = "green">-1-</font> 	              
67769      ,	Sys_Clk
           <font color = "green">==></font>
67770      ,	Sys_Clk_ClkS
           <font color = "red">-2-</font> 	            
67771      ,	Sys_Clk_En
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67774      ,	Sys_Clk_RstN
           <font color = "red">-1-</font> 	            
67775      ,	Sys_Clk_Tm
           <font color = "green">==></font>
67776      ,	Sys_Pwr_Idle
           <font color = "red">==></font>
67777      ,	Sys_Pwr_WakeUp
           <font color = "green">==></font>
67778      );
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67782      	input  [127:0] GenLcl_Req_Data         ;
           	<font color = "green">-1-</font>                                        
67783      	input          GenLcl_Req_Last         ;
           <font color = "green">	==></font>
67784      	input  [6:0]   GenLcl_Req_Len1         ;
           	<font color = "red">-2-</font>                                        
67785      	input          GenLcl_Req_Lock         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67787      	output         GenLcl_Req_Rdy          ;
           	<font color = "green">-1-</font>                                        
67788      	input  [3:0]   GenLcl_Req_SeqId        ;
           <font color = "green">	==></font>
67789      	input          GenLcl_Req_SeqUnOrdered ;
           	<font color = "red">-2-</font>                                        
67790      	input          GenLcl_Req_SeqUnique    ;
           	                                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_6f7d) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67804      	output [127:0] GenPrt_Req_Data         ;
           	<font color = "green">-1-</font>                                        
67805      	output         GenPrt_Req_Last         ;
           <font color = "green">	==></font>
67806      	output [6:0]   GenPrt_Req_Len1         ;
           	<font color = "red">-2-</font>                                        
67807      	output         GenPrt_Req_Lock         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67809      	input          GenPrt_Req_Rdy          ;
           	<font color = "green">-1-</font>                                        
67810      	output [3:0]   GenPrt_Req_SeqId        ;
           <font color = "green">	==></font>
67811      	output         GenPrt_Req_SeqUnOrdered ;
           	<font color = "red">-2-</font>                                        
67812      	output         GenPrt_Req_SeqUnique    ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67814      	output         GenPrt_Req_Vld          ;
           	<font color = "green">-1-</font>                                        
67815      	input  [127:0] GenPrt_Rsp_Data         ;
           <font color = "green">	==></font>
67816      	input          GenPrt_Rsp_Last         ;
           	<font color = "red">-2-</font>                                        
67817      	input  [2:0]   GenPrt_Rsp_Opc          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67819      	input  [3:0]   GenPrt_Rsp_SeqId        ;
           	<font color = "green">-1-</font>                                        
67820      	input          GenPrt_Rsp_SeqUnOrdered ;
           <font color = "green">	==></font>
67821      	input  [1:0]   GenPrt_Rsp_Status       ;
           	<font color = "red">-2-</font>                                        
67822      	input          GenPrt_Rsp_Vld          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67825      	input          Sys_Clk_En              ;
           	<font color = "red">-1-</font>                                        
67826      	input          Sys_Clk_EnS             ;
           <font color = "green">	==></font>
67827      	input          Sys_Clk_RetRstN         ;
           <font color = "red">	==></font>
67828      	input          Sys_Clk_RstN            ;
           <font color = "green">	==></font>
67829      	input          Sys_Clk_Tm              ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67833      	assign GenLcl_Rsp_Data = GenPrt_Rsp_Data;
           	<font color = "green">-1-</font>                                         
67834      	assign GenLcl_Rsp_Last = GenPrt_Rsp_Last;
           <font color = "green">	==></font>
67835      	assign GenLcl_Rsp_Opc = GenPrt_Rsp_Opc;
           	<font color = "red">-2-</font>                                       
67836      	assign GenLcl_Rsp_SeqId = GenPrt_Rsp_SeqId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67838      	assign GenLcl_Rsp_Status = GenPrt_Rsp_Status;
           	<font color = "green">-1-</font>                                             
67839      	assign GenLcl_Rsp_Vld = GenPrt_Rsp_Vld;
           <font color = "green">	==></font>
67840      	assign GenPrt_Req_Addr = GenLcl_Req_Addr;
           	<font color = "red">-2-</font>                                         
67841      	assign GenPrt_Req_Be = GenLcl_Req_Be;
           	                                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_5af4) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67855      		,	GenLcl_Req_Data [39:32]
           		<font color = "green">-1-</font> 	                       
67856      		,	GenLcl_Req_Data [31:24]
           <font color = "green">		==></font>
67857      		,	GenLcl_Req_Data [23:16]
           		<font color = "red">-2-</font> 	                       
67858      		,	GenLcl_Req_Data [15:8]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67860      		};
           		<font color = "green">-1-</font>  
67861      	assign GenPrt_Req_Last = GenLcl_Req_Last;
           <font color = "green">	==></font>
67862      	assign GenPrt_Req_Len1 = GenLcl_Req_Len1;
           	<font color = "red">-2-</font>                                         
67863      	assign GenPrt_Req_Lock = GenLcl_Req_Lock;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67865      	assign GenPrt_Req_SeqId = GenLcl_Req_SeqId;
           	<font color = "green">-1-</font>                                           
67866      	assign GenPrt_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
           <font color = "green">	==></font>
67867      	assign GenPrt_Req_SeqUnique = GenLcl_Req_SeqUnique;
           	<font color = "red">-2-</font>                                                   
67868      	assign GenPrt_Req_User = GenLcl_Req_User;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67870      	assign GenPrt_Rsp_Rdy = GenLcl_Rsp_Rdy;
           	<font color = "green">-1-</font>                                       
67871      	assign Sys_Pwr_Idle = 1'b1;
           <font color = "green">	==></font>
67872      	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "red">-2-</font>                             
67873      endmodule
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67876      module rsnoc_z_H_R_G_P_U_U_bbfde3ba (
           <font color = "red">-1-</font>                                     
67877      	GenMst_Req_Addr
           <font color = "green">	==></font>
67878      ,	GenMst_Req_Be
           <font color = "red">==></font>
67879      ,	GenMst_Req_BurstType
           <font color = "green">==></font>
67880      ,	GenMst_Req_Data
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67884      ,	GenMst_Req_Opc
           <font color = "green">-1-</font> 	              
67885      ,	GenMst_Req_Rdy
           <font color = "green">==></font>
67886      ,	GenMst_Req_SeqId
           <font color = "red">-2-</font> 	                
67887      ,	GenMst_Req_SeqUnOrdered
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67889      ,	GenMst_Req_User
           <font color = "green">-1-</font> 	               
67890      ,	GenMst_Req_Vld
           <font color = "green">==></font>
67891      ,	GenMst_Rsp_Data
           <font color = "red">-2-</font> 	               
67892      ,	GenMst_Rsp_Last
            	               
67893      ,	GenMst_Rsp_Opc
            	              
67894      ,	GenMst_Rsp_Rdy
            	              
67895      ,	GenMst_Rsp_SeqId
            	                
67896      ,	GenMst_Rsp_SeqUnOrdered
            	                       
67897      ,	GenMst_Rsp_Status
            	                 
67898      ,	GenMst_Rsp_Vld
            	              
67899      ,	GenSlv_Req_Addr
            	               
67900      ,	GenSlv_Req_Be
            	             
67901      ,	GenSlv_Req_BurstType
            	                    
67902      ,	GenSlv_Req_Data
            	               
67903      ,	GenSlv_Req_Last
            	               
67904      ,	GenSlv_Req_Len1
            	               
67905      ,	GenSlv_Req_Lock
            	               
67906      ,	GenSlv_Req_Opc
            	              
67907      ,	GenSlv_Req_Rdy
            	              
67908      ,	GenSlv_Req_SeqId
            	                
67909      ,	GenSlv_Req_SeqUnOrdered
            	                       
67910      ,	GenSlv_Req_SeqUnique
            	                    
67911      ,	GenSlv_Req_User
            	               
67912      ,	GenSlv_Req_Vld
            	              
67913      ,	GenSlv_Rsp_Data
            	               
67914      ,	GenSlv_Rsp_Last
            	               
67915      ,	GenSlv_Rsp_Opc
            	              
67916      ,	GenSlv_Rsp_Rdy
            	              
67917      ,	GenSlv_Rsp_SeqId
            	                
67918      ,	GenSlv_Rsp_SeqUnOrdered
            	                       
67919      ,	GenSlv_Rsp_Status
            	                 
67920      ,	GenSlv_Rsp_Vld
            	              
67921      ,	Sys_Clk
            	       
67922      ,	Sys_Clk_ClkS
            	            
67923      ,	Sys_Clk_En
            	          
67924      ,	Sys_Clk_EnS
            	           
67925      ,	Sys_Clk_RetRstN
            	               
67926      ,	Sys_Clk_RstN
            	            
67927      ,	Sys_Clk_Tm
            	          
67928      ,	Sys_Pwr_Idle
            	            
67929      ,	Sys_Pwr_WakeUp
            	              
67930      ,	WakeUp_GenMst
            	             
67931      ,	WakeUp_GenSlv
            	             
67932      );
             
67933      	output [31:0]  GenMst_Req_Addr         ;
           	                                        
67934      	output [15:0]  GenMst_Req_Be           ;
           	                                        
67935      	output         GenMst_Req_BurstType    ;
           	                                        
67936      	output [127:0] GenMst_Req_Data         ;
           	                                        
67937      	output         GenMst_Req_Last         ;
           	                                        
67938      	output [6:0]   GenMst_Req_Len1         ;
           	                                        
67939      	output         GenMst_Req_Lock         ;
           	                                        
67940      	output [2:0]   GenMst_Req_Opc          ;
           	                                        
67941      	input          GenMst_Req_Rdy          ;
           	                                        
67942      	output [3:0]   GenMst_Req_SeqId        ;
           	                                        
67943      	output         GenMst_Req_SeqUnOrdered ;
           	                                        
67944      	output         GenMst_Req_SeqUnique    ;
           	                                        
67945      	output [7:0]   GenMst_Req_User         ;
           	                                        
67946      	output         GenMst_Req_Vld          ;
           	                                        
67947      	input  [127:0] GenMst_Rsp_Data         ;
           	                                        
67948      	input          GenMst_Rsp_Last         ;
           	                                        
67949      	input  [2:0]   GenMst_Rsp_Opc          ;
           	                                        
67950      	output         GenMst_Rsp_Rdy          ;
           	                                        
67951      	input  [3:0]   GenMst_Rsp_SeqId        ;
           	                                        
67952      	input          GenMst_Rsp_SeqUnOrdered ;
           	                                        
67953      	input  [1:0]   GenMst_Rsp_Status       ;
           	                                        
67954      	input          GenMst_Rsp_Vld          ;
           	                                        
67955      	input  [31:0]  GenSlv_Req_Addr         ;
           	                                        
67956      	input  [15:0]  GenSlv_Req_Be           ;
           	                                        
67957      	input          GenSlv_Req_BurstType    ;
           	                                        
67958      	input  [127:0] GenSlv_Req_Data         ;
           	                                        
67959      	input          GenSlv_Req_Last         ;
           	                                        
67960      	input  [6:0]   GenSlv_Req_Len1         ;
           	                                        
67961      	input          GenSlv_Req_Lock         ;
           	                                        
67962      	input  [2:0]   GenSlv_Req_Opc          ;
           	                                        
67963      	output         GenSlv_Req_Rdy          ;
           	                                        
67964      	input  [3:0]   GenSlv_Req_SeqId        ;
           	                                        
67965      	input          GenSlv_Req_SeqUnOrdered ;
           	                                        
67966      	input          GenSlv_Req_SeqUnique    ;
           	                                        
67967      	input  [7:0]   GenSlv_Req_User         ;
           	                                        
67968      	input          GenSlv_Req_Vld          ;
           	                                        
67969      	output [127:0] GenSlv_Rsp_Data         ;
           	                                        
67970      	output         GenSlv_Rsp_Last         ;
           	                                        
67971      	output [2:0]   GenSlv_Rsp_Opc          ;
           	                                        
67972      	input          GenSlv_Rsp_Rdy          ;
           	                                        
67973      	output [3:0]   GenSlv_Rsp_SeqId        ;
           	                                        
67974      	output         GenSlv_Rsp_SeqUnOrdered ;
           	                                        
67975      	output [1:0]   GenSlv_Rsp_Status       ;
           	                                        
67976      	output         GenSlv_Rsp_Vld          ;
           	                                        
67977      	input          Sys_Clk                 ;
           	                                        
67978      	input          Sys_Clk_ClkS            ;
           	                                        
67979      	input          Sys_Clk_En              ;
           	                                        
67980      	input          Sys_Clk_EnS             ;
           	                                        
67981      	input          Sys_Clk_RetRstN         ;
           	                                        
67982      	input          Sys_Clk_RstN            ;
           	                                        
67983      	input          Sys_Clk_Tm              ;
           	                                        
67984      	output         Sys_Pwr_Idle            ;
           	                                        
67985      	output         Sys_Pwr_WakeUp          ;
           	                                        
67986      	output         WakeUp_GenMst           ;
           	                                        
67987      	output         WakeUp_GenSlv           ;
           	                                        
67988      	wire [31:0]  u_Req_Addr                 ;
           	                                         
67989      	wire [15:0]  u_Req_Be                   ;
           	                                         
67990      	wire         u_Req_BurstType            ;
           	                                         
67991      	wire [127:0] u_Req_Data                 ;
           	                                         
67992      	wire         u_Req_Last                 ;
           	                                         
67993      	wire [6:0]   u_Req_Len1                 ;
           	                                         
67994      	wire         u_Req_Lock                 ;
           	                                         
67995      	wire [2:0]   u_Req_Opc                  ;
           	                                         
67996      	wire         u_Req_Rdy                  ;
           	                                         
67997      	wire [3:0]   u_Req_SeqId                ;
           	                                         
67998      	wire         u_Req_SeqUnOrdered         ;
           	                                         
67999      	wire         u_Req_SeqUnique            ;
           	                                         
68000      	wire [7:0]   u_Req_User                 ;
           	                                         
68001      	wire         u_Req_Vld                  ;
           	                                         
68002      	wire [127:0] u_Rsp_Data                 ;
           	                                         
68003      	wire         u_Rsp_Last                 ;
           	                                         
68004      	wire [2:0]   u_Rsp_Opc                  ;
           	                                         
68005      	wire         u_Rsp_Rdy                  ;
           	                                         
68006      	wire [3:0]   u_Rsp_SeqId                ;
           	                                         
68007      	wire         u_Rsp_SeqUnOrdered         ;
           	                                         
68008      	wire [1:0]   u_Rsp_Status               ;
           	                                         
68009      	wire         u_Rsp_Vld                  ;
           	                                         
68010      	wire         u_72_Idle                  ;
           	                                         
68011      	wire         u_72_WakeUp                ;
           	                                         
68012      	wire [31:0]  GenMstLcl_Req_Addr         ;
           	                                         
68013      	wire [15:0]  GenMstLcl_Req_Be           ;
           	                                         
68014      	wire         GenMstLcl_Req_BurstType    ;
           	                                         
68015      	wire [127:0] GenMstLcl_Req_Data         ;
           	                                         
68016      	wire         GenMstLcl_Req_Last         ;
           	                                         
68017      	wire [6:0]   GenMstLcl_Req_Len1         ;
           	                                         
68018      	wire         GenMstLcl_Req_Lock         ;
           	                                         
68019      	wire [2:0]   GenMstLcl_Req_Opc          ;
           	                                         
68020      	wire         GenMstLcl_Req_Rdy          ;
           	                                         
68021      	wire [3:0]   GenMstLcl_Req_SeqId        ;
           	                                         
68022      	wire         GenMstLcl_Req_SeqUnOrdered ;
           	                                         
68023      	wire         GenMstLcl_Req_SeqUnique    ;
           	                                         
68024      	wire [7:0]   GenMstLcl_Req_User         ;
           	                                         
68025      	wire         GenMstLcl_Req_Vld          ;
           	                                         
68026      	wire [127:0] GenMstLcl_Rsp_Data         ;
           	                                         
68027      	wire         GenMstLcl_Rsp_Last         ;
           	                                         
68028      	wire [2:0]   GenMstLcl_Rsp_Opc          ;
           	                                         
68029      	wire         GenMstLcl_Rsp_Rdy          ;
           	                                         
68030      	wire [3:0]   GenMstLcl_Rsp_SeqId        ;
           	                                         
68031      	wire         GenMstLcl_Rsp_SeqUnOrdered ;
           	                                         
68032      	wire [1:0]   GenMstLcl_Rsp_Status       ;
           	                                         
68033      	wire         GenMstLcl_Rsp_Vld          ;
           	                                         
68034      	wire         ReqPwr_Idle                ;
           	                                         
68035      	wire         ReqPwr_WakeUp              ;
           	                                         
68036      	wire         RspPwr_Idle                ;
           	                                         
68037      	wire         RspPwr_WakeUp              ;
           	                                         
68038      	wire [202:0] RxReq                      ;
           	                                         
68039      	wire [31:0]  RxReqCn_Addr               ;
           	                                         
68040      	wire [15:0]  RxReqCn_Be                 ;
           	                                         
68041      	wire         RxReqCn_BurstType          ;
           	                                         
68042      	wire [127:0] RxReqCn_Data               ;
           	                                         
68043      	wire         RxReqCn_Last               ;
           	                                         
68044      	wire [6:0]   RxReqCn_Len1               ;
           	                                         
68045      	wire         RxReqCn_Lock               ;
           	                                         
68046      	wire [2:0]   RxReqCn_Opc                ;
           	                                         
68047      	wire [3:0]   RxReqCn_SeqId              ;
           	                                         
68048      	wire         RxReqCn_SeqUnOrdered       ;
           	                                         
68049      	wire         RxReqCn_SeqUnique          ;
           	                                         
68050      	wire [7:0]   RxReqCn_User               ;
           	                                         
68051      	wire [138:0] RxRsp                      ;
           	                                         
68052      	wire [127:0] RxRspCn_Data               ;
           	                                         
68053      	wire         RxRspCn_Last               ;
           	                                         
68054      	wire [2:0]   RxRspCn_Opc                ;
           	                                         
68055      	wire [3:0]   RxRspCn_SeqId              ;
           	                                         
68056      	wire         RxRspCn_SeqUnOrdered       ;
           	                                         
68057      	wire [1:0]   RxRspCn_Status             ;
           	                                         
68058      	wire         SlvReqRdy                  ;
           	                                         
68059      	wire [202:0] TxReq                      ;
           	                                         
68060      	wire [31:0]  TxReqCn_Addr               ;
           	                                         
68061      	wire [15:0]  TxReqCn_Be                 ;
           	                                         
68062      	wire         TxReqCn_BurstType          ;
           	                                         
68063      	wire [127:0] TxReqCn_Data               ;
           	                                         
68064      	wire         TxReqCn_Last               ;
           	                                         
68065      	wire [6:0]   TxReqCn_Len1               ;
           	                                         
68066      	wire         TxReqCn_Lock               ;
           	                                         
68067      	wire [2:0]   TxReqCn_Opc                ;
           	                                         
68068      	wire [3:0]   TxReqCn_SeqId              ;
           	                                         
68069      	wire         TxReqCn_SeqUnOrdered       ;
           	                                         
68070      	wire         TxReqCn_SeqUnique          ;
           	                                         
68071      	wire [7:0]   TxReqCn_User               ;
           	                                         
68072      	wire [138:0] TxRsp                      ;
           	                                         
68073      	wire [127:0] TxRspCn_Data               ;
           	                                         
68074      	wire         TxRspCn_Last               ;
           	                                         
68075      	wire [2:0]   TxRspCn_Opc                ;
           	                                         
68076      	wire [3:0]   TxRspCn_SeqId              ;
           	                                         
68077      	wire         TxRspCn_SeqUnOrdered       ;
           	                                         
68078      	wire [1:0]   TxRspCn_Status             ;
           	                                         
68079      	assign RxReqCn_Addr = GenSlv_Req_Addr;
           	                                      
68080      	assign RxReqCn_Be = GenSlv_Req_Be;
           	                                  
68081      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           	                                                
68082      	assign RxReqCn_Data = GenSlv_Req_Data;
           	                                      
68083      	assign RxReqCn_Last = GenSlv_Req_Last;
           	                                      
68084      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           	                                      
68085      	assign RxReqCn_Lock = GenSlv_Req_Lock;
           	                                      
68086      	assign RxReqCn_Opc = GenSlv_Req_Opc;
           	                                    
68087      	assign RxReqCn_SeqId = GenSlv_Req_SeqId;
           	                                        
68088      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	                                                      
68089      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           	                                                
68090      	assign RxReqCn_User = GenSlv_Req_User;
           	                                      
68091      	assign RxReq =
           	              
68092      		{
           		 
68093      		RxReqCn_Addr
           		            
68094      		,
           		 
68095      		RxReqCn_Be
           		          
68096      		,
           		 
68097      		RxReqCn_BurstType
           		                 
68098      		,
           		 
68099      		RxReqCn_Data
           		            
68100      		,
           		 
68101      		RxReqCn_Last
           		            
68102      		,
           		 
68103      		RxReqCn_Len1
           		            
68104      		,
           		 
68105      		RxReqCn_Lock
           		            
68106      		,
           		 
68107      		RxReqCn_Opc
           		           
68108      		,
           		 
68109      		RxReqCn_SeqId
           		             
68110      		,
           		 
68111      		RxReqCn_SeqUnOrdered
           		                    
68112      		,
           		 
68113      		RxReqCn_SeqUnique
           		                 
68114      		,
           		 
68115      		RxReqCn_User
           		            
68116      		};
           		  
68117      	rsnoc_z_H_R_U_P_N_33ed4d46_A203 un33ed4d46(
           	                                           
68118      		.Rx_D( RxReq )
           		              
68119      	,	.RxRdy( SlvReqRdy )
           	 	                   
68120      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
68121      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68122      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68123      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68124      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68125      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68126      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68127      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68128      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
68129      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
68130      	,	.Tx_D( TxReq )
           	 	              
68131      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
68132      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
68133      	);
           	  
68134      	assign TxReqCn_Addr = TxReq [202:171];
           	                                      
68135      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
68136      	assign TxReqCn_Be = TxReq [170:155];
           	                                    
68137      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
68138      	assign TxReqCn_BurstType = TxReq [154];
           	                                       
68139      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
68140      	assign TxReqCn_Data = TxReq [153:26];
           	                                     
68141      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
68142      	assign TxReqCn_Last = TxReq [25];
           	                                 
68143      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
68144      	assign TxReqCn_Len1 = TxReq [24:18];
           	                                    
68145      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
68146      	assign TxReqCn_Lock = TxReq [17];
           	                                 
68147      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
68148      	assign TxReqCn_Opc = TxReq [16:14];
           	                                   
68149      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
68150      	assign TxReqCn_SeqId = TxReq [13:10];
           	                                     
68151      	assign GenMstLcl_Req_SeqId = TxReqCn_SeqId;
           	                                           
68152      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
68153      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
68154      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
68155      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
68156      	assign TxReqCn_User = TxReq [7:0];
           	                                  
68157      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
68158      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
68159      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
68160      	assign RxRspCn_Opc = GenMstLcl_Rsp_Opc;
           	                                       
68161      	assign RxRspCn_SeqId = GenMstLcl_Rsp_SeqId;
           	                                           
68162      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
68163      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
68164      	assign RxRsp = { RxRspCn_Data , RxRspCn_Last , RxRspCn_Opc , RxRspCn_SeqId , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                                     
68165      	rsnoc_z_H_R_U_P_N_33ed4d46_A139 un33ed4d46_166(
           	                                               
68166      		.Rx_D( RxRsp )
           		              
68167      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
68168      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
68169      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68170      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68171      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68172      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68173      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68174      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68175      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68176      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
68177      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
68178      	,	.Tx_D( TxRsp )
           	 	              
68179      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
68180      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
68181      	);
           	  
68182      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           	                                        
68183      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
68184      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
68185      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
68186      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
68187      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
68188      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
68189      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
68190      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
68191      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
68192      	,	.GenLcl_Req_SeqId( GenMstLcl_Req_SeqId )
           	 	                                        
68193      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
68194      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
68195      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
68196      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
68197      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
68198      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
68199      	,	.GenLcl_Rsp_Opc( GenMstLcl_Rsp_Opc )
           	 	                                    
68200      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
68201      	,	.GenLcl_Rsp_SeqId( GenMstLcl_Rsp_SeqId )
           	 	                                        
68202      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
68203      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
68204      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
68205      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
68206      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
68207      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
68208      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
68209      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
68210      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
68211      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
68212      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
68213      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
68214      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	 	                                
68215      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68216      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68217      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
68218      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
68219      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
68220      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
68221      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68222      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68223      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68224      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68225      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
68226      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68227      	);
           	  
68228      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
68229      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
68230      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
68231      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
68232      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
68233      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
68234      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
68235      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
68236      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
68237      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
68238      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
68239      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68240      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68241      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
68242      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
68243      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
68244      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
68245      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68246      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68247      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68248      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68249      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
68250      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68251      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
68252      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
68253      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
68254      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
68255      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
68256      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
68257      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
68258      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
68259      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
68260      	,	.GenPrt_Req_SeqId( GenMst_Req_SeqId )
           	 	                                     
68261      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
68262      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
68263      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
68264      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
68265      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
68266      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
68267      	,	.GenPrt_Rsp_Opc( GenMst_Rsp_Opc )
           	 	                                 
68268      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
68269      	,	.GenPrt_Rsp_SeqId( GenMst_Rsp_SeqId )
           	 	                                     
68270      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
68271      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
68272      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
68273      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68274      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68275      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68276      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68277      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68278      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68279      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68280      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
68281      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
68282      	);
           	  
68283      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
68284      	assign TxRspCn_Data = TxRsp [138:11];
           	                                     
68285      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
68286      	assign TxRspCn_Last = TxRsp [10];
           	                                 
68287      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
68288      	assign TxRspCn_Opc = TxRsp [9:7];
           	                                 
68289      	assign GenSlv_Rsp_Opc = TxRspCn_Opc;
           	                                    
68290      	assign TxRspCn_SeqId = TxRsp [6:3];
           	                                   
68291      	assign GenSlv_Rsp_SeqId = TxRspCn_SeqId;
           	                                        
68292      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
68293      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
68294      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
68295      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
68296      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
68297      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
68298      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
68299      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
68300      endmodule
                    
68301      
           
68302      
           
68303      
           
68304      // FlexNoC version    : 4.7.0
                                        
68305      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
68306      // Exported Structure : /Specification.Architecture.Structure
                                                                        
68307      // ExportOption       : /verilog
                                           
68308      
           
68309      `timescale 1ps/1ps
                             
68310      module rsnoc_z_H_R_T_Sa_U_Up_33b4d8fc (
                                                  
68311      	Rx_Data
           	       
68312      ,	Rx_Head
            	       
68313      ,	Rx_Rdy
            	      
68314      ,	Rx_Tail
            	       
68315      ,	Rx_Vld
            	      
68316      ,	Sys_Clk
            	       
68317      ,	Sys_Clk_ClkS
            	            
68318      ,	Sys_Clk_En
            	          
68319      ,	Sys_Clk_EnS
            	           
68320      ,	Sys_Clk_RetRstN
            	               
68321      ,	Sys_Clk_RstN
            	            
68322      ,	Sys_Clk_Tm
            	          
68323      ,	Sys_Pwr_Idle
            	            
68324      ,	Sys_Pwr_WakeUp
            	              
68325      ,	Tx_Data
            	       
68326      ,	Tx_Head
            	       
68327      ,	Tx_Rdy
            	      
68328      ,	Tx_Tail
            	       
68329      ,	Tx_Vld
            	      
68330      );
             
68331      	input  [107:0] Rx_Data         ;
           	                                
68332      	input          Rx_Head         ;
           	                                
68333      	output         Rx_Rdy          ;
           	                                
68334      	input          Rx_Tail         ;
           	                                
68335      	input          Rx_Vld          ;
           	                                
68336      	input          Sys_Clk         ;
           	                                
68337      	input          Sys_Clk_ClkS    ;
           	                                
68338      	input          Sys_Clk_En      ;
           	                                
68339      	input          Sys_Clk_EnS     ;
           	                                
68340      	input          Sys_Clk_RetRstN ;
           	                                
68341      	input          Sys_Clk_RstN    ;
           	                                
68342      	input          Sys_Clk_Tm      ;
           	                                
68343      	output         Sys_Pwr_Idle    ;
           	                                
68344      	output         Sys_Pwr_WakeUp  ;
           	                                
68345      	output [215:0] Tx_Data         ;
           	                                
68346      	output         Tx_Head         ;
           	                                
68347      	input          Tx_Rdy          ;
           	                                
68348      	output         Tx_Tail         ;
           	                                
68349      	output         Tx_Vld          ;
           	                                
68350      	reg  [35:0]  u_24d1     ;
           	                         
68351      	wire [3:0]   u_2d98     ;
           	                         
68352      	wire         u_4072     ;
           	                         
68353      	wire         u_6542     ;
           	                         
68354      	wire [6:0]   u_760c     ;
           	                         
68355      	wire         u_7bab     ;
           	                         
68356      	reg  [69:0]  u_7c15     ;
           	                         
68357      	wire [3:0]   u_a203     ;
           	                         
68358      	wire [30:0]  u_b4b7     ;
           	                         
68359      	wire [3:0]   u_bf42     ;
           	                         
68360      	wire [1:0]   u_bf59     ;
           	                         
68361      	wire         u_c39d     ;
           	                         
68362      	wire [1:0]   u_cc76     ;
           	                         
68363      	wire [6:0]   u_d9ff     ;
           	                         
68364      	wire [3:0]   u_f636     ;
           	                         
68365      	reg  [35:0]  u_fd75     ;
           	                         
68366      	reg  [35:0]  u_fe9      ;
           	                         
68367      	wire [3:0]   Addr       ;
           	                         
68368      	wire [2:0]   DCe        ;
           	                         
68369      	wire [35:0]  DClean     ;
           	                         
68370      	wire [1:0]   DCnt       ;
           	                         
68371      	reg  [1:0]   DCntReg    ;
           	                         
68372      	wire [3:0]   DSel       ;
           	                         
68373      	wire [1:0]   End        ;
           	                         
68374      	wire         HRegCe     ;
           	                         
68375      	wire         HasData    ;
           	                         
68376      	reg          Head       ;
           	                         
68377      	wire [8:0]   Info       ;
           	                         
68378      	wire [8:0]   Info1      ;
           	                         
68379      	wire         Last       ;
           	                         
68380      	wire         LastWord   ;
           	                         
68381      	wire [3:0]   Len1       ;
           	                         
68382      	wire [3:0]   Len1A      ;
           	                         
68383      	reg          New        ;
           	                         
68384      	wire [1:0]   Restart    ;
           	                         
68385      	wire [69:0]  RxHdr      ;
           	                         
68386      	wire [37:0]  RxPld      ;
           	                         
68387      	wire         RxRdy      ;
           	                         
68388      	wire         RxVld      ;
           	                         
68389      	wire [35:0]  TxD_0      ;
           	                         
68390      	wire [35:0]  TxD_1      ;
           	                         
68391      	wire [35:0]  TxD_2      ;
           	                         
68392      	wire [35:0]  TxD_3      ;
           	                         
68393      	wire [143:0] TxData     ;
           	                         
68394      	wire [69:0]  TxHdr      ;
           	                         
68395      	wire [145:0] TxPld      ;
           	                         
68396      	wire         TxVld      ;
           	                         
68397      	wire         WordErr    ;
           	                         
68398      	wire         WordErrReg ;
           	                         
68399      	wire         Wrap       ;
           	                         
68400      	reg          Tx_Head    ;
           	                         
68401      	assign Len1A = Info [3:0];
           	                          
68402      	assign Len1 = Len1A;
           	                    
68403      	assign Addr = Info [7:4];
           	                         
68404      	assign RxHdr = Rx_Data [107:38];
           	                                
68405      	assign HRegCe = Rx_Vld & Rx_Rdy & Rx_Head & ~ Rx_Tail;
           	                                                      
68406      	assign TxHdr = Rx_Head ? RxHdr : u_7c15;
           	                       <font color = "red">-3-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67906      ,	GenSlv_Req_Opc
           <font color = "green">-1-</font> 	              
67907      ,	GenSlv_Req_Rdy
           <font color = "green">==></font>
67908      ,	GenSlv_Req_SeqId
           <font color = "red">-2-</font> 	                
67909      ,	GenSlv_Req_SeqUnOrdered
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67911      ,	GenSlv_Req_User
           <font color = "green">-1-</font> 	               
67912      ,	GenSlv_Req_Vld
           <font color = "green">==></font>
67913      ,	GenSlv_Rsp_Data
           <font color = "red">-2-</font> 	               
67914      ,	GenSlv_Rsp_Last
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67916      ,	GenSlv_Rsp_Rdy
           <font color = "green">-1-</font> 	              
67917      ,	GenSlv_Rsp_SeqId
           <font color = "green">==></font>
67918      ,	GenSlv_Rsp_SeqUnOrdered
           <font color = "red">-2-</font> 	                       
67919      ,	GenSlv_Rsp_Status
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67921      ,	Sys_Clk
           <font color = "green">-1-</font> 	       
67922      ,	Sys_Clk_ClkS
           <font color = "green">==></font>
67923      ,	Sys_Clk_En
           <font color = "red">-2-</font> 	          
67924      ,	Sys_Clk_EnS
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67927      ,	Sys_Clk_Tm
           <font color = "red">-1-</font> 	          
67928      ,	Sys_Pwr_Idle
           <font color = "green">==></font>
67929      ,	Sys_Pwr_WakeUp
           <font color = "red">==></font>
67930      ,	WakeUp_GenMst
           <font color = "green">==></font>
67931      ,	WakeUp_GenSlv
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67935      	output         GenMst_Req_BurstType    ;
           	<font color = "green">-1-</font>                                        
67936      	output [127:0] GenMst_Req_Data         ;
           <font color = "green">	==></font>
67937      	output         GenMst_Req_Last         ;
           	<font color = "red">-2-</font>                                        
67938      	output [6:0]   GenMst_Req_Len1         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67940      	output [2:0]   GenMst_Req_Opc          ;
           	<font color = "green">-1-</font>                                        
67941      	input          GenMst_Req_Rdy          ;
           <font color = "green">	==></font>
67942      	output [3:0]   GenMst_Req_SeqId        ;
           	<font color = "red">-2-</font>                                        
67943      	output         GenMst_Req_SeqUnOrdered ;
           	                                        
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_3bf9) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67957      	input          GenSlv_Req_BurstType    ;
           	<font color = "green">-1-</font>                                        
67958      	input  [127:0] GenSlv_Req_Data         ;
           <font color = "green">	==></font>
67959      	input          GenSlv_Req_Last         ;
           	<font color = "red">-2-</font>                                        
67960      	input  [6:0]   GenSlv_Req_Len1         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67962      	input  [2:0]   GenSlv_Req_Opc          ;
           	<font color = "green">-1-</font>                                        
67963      	output         GenSlv_Req_Rdy          ;
           <font color = "green">	==></font>
67964      	input  [3:0]   GenSlv_Req_SeqId        ;
           	<font color = "red">-2-</font>                                        
67965      	input          GenSlv_Req_SeqUnOrdered ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67967      	input  [7:0]   GenSlv_Req_User         ;
           	<font color = "green">-1-</font>                                        
67968      	input          GenSlv_Req_Vld          ;
           <font color = "green">	==></font>
67969      	output [127:0] GenSlv_Rsp_Data         ;
           	<font color = "red">-2-</font>                                        
67970      	output         GenSlv_Rsp_Last         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67972      	input          GenSlv_Rsp_Rdy          ;
           	<font color = "green">-1-</font>                                        
67973      	output [3:0]   GenSlv_Rsp_SeqId        ;
           <font color = "green">	==></font>
67974      	output         GenSlv_Rsp_SeqUnOrdered ;
           	<font color = "red">-2-</font>                                        
67975      	output [1:0]   GenSlv_Rsp_Status       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67978      	input          Sys_Clk_ClkS            ;
           	<font color = "red">-1-</font>                                        
67979      	input          Sys_Clk_En              ;
           <font color = "green">	==></font>
67980      	input          Sys_Clk_EnS             ;
           <font color = "red">	==></font>
67981      	input          Sys_Clk_RetRstN         ;
           <font color = "green">	==></font>
67982      	input          Sys_Clk_RstN            ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67986      	output         WakeUp_GenMst           ;
           	<font color = "green">-1-</font>                                        
67987      	output         WakeUp_GenSlv           ;
           <font color = "green">	==></font>
67988      	wire [31:0]  u_Req_Addr                 ;
           	<font color = "red">-2-</font>                                         
67989      	wire [15:0]  u_Req_Be                   ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67991      	wire [127:0] u_Req_Data                 ;
           	<font color = "green">-1-</font>                                         
67992      	wire         u_Req_Last                 ;
           <font color = "green">	==></font>
67993      	wire [6:0]   u_Req_Len1                 ;
           	<font color = "red">-2-</font>                                         
67994      	wire         u_Req_Lock                 ;
           	                                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_112c) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68008      	wire [1:0]   u_Rsp_Status               ;
           	<font color = "green">-1-</font>                                         
68009      	wire         u_Rsp_Vld                  ;
           <font color = "green">	==></font>
68010      	wire         u_72_Idle                  ;
           	<font color = "red">-2-</font>                                         
68011      	wire         u_72_WakeUp                ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68013      	wire [15:0]  GenMstLcl_Req_Be           ;
           	<font color = "green">-1-</font>                                         
68014      	wire         GenMstLcl_Req_BurstType    ;
           <font color = "green">	==></font>
68015      	wire [127:0] GenMstLcl_Req_Data         ;
           	<font color = "red">-2-</font>                                         
68016      	wire         GenMstLcl_Req_Last         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68018      	wire         GenMstLcl_Req_Lock         ;
           	<font color = "green">-1-</font>                                         
68019      	wire [2:0]   GenMstLcl_Req_Opc          ;
           <font color = "green">	==></font>
68020      	wire         GenMstLcl_Req_Rdy          ;
           	<font color = "red">-2-</font>                                         
68021      	wire [3:0]   GenMstLcl_Req_SeqId        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68023      	wire         GenMstLcl_Req_SeqUnique    ;
           	<font color = "green">-1-</font>                                         
68024      	wire [7:0]   GenMstLcl_Req_User         ;
           <font color = "green">	==></font>
68025      	wire         GenMstLcl_Req_Vld          ;
           	<font color = "red">-2-</font>                                         
68026      	wire [127:0] GenMstLcl_Rsp_Data         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68029      	wire         GenMstLcl_Rsp_Rdy          ;
           	<font color = "red">-1-</font>                                         
68030      	wire [3:0]   GenMstLcl_Rsp_SeqId        ;
           <font color = "green">	==></font>
68031      	wire         GenMstLcl_Rsp_SeqUnOrdered ;
           <font color = "red">	==></font>
68032      	wire [1:0]   GenMstLcl_Rsp_Status       ;
           <font color = "green">	==></font>
68033      	wire         GenMstLcl_Rsp_Vld          ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68037      	wire         RspPwr_WakeUp              ;
           	<font color = "green">-1-</font>                                         
68038      	wire [202:0] RxReq                      ;
           <font color = "green">	==></font>
68039      	wire [31:0]  RxReqCn_Addr               ;
           	<font color = "red">-2-</font>                                         
68040      	wire [15:0]  RxReqCn_Be                 ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68042      	wire [127:0] RxReqCn_Data               ;
           	<font color = "green">-1-</font>                                         
68043      	wire         RxReqCn_Last               ;
           <font color = "green">	==></font>
68044      	wire [6:0]   RxReqCn_Len1               ;
           	<font color = "red">-2-</font>                                         
68045      	wire         RxReqCn_Lock               ;
           	                                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_fc2c) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68059      	wire [202:0] TxReq                      ;
           	<font color = "green">-1-</font>                                         
68060      	wire [31:0]  TxReqCn_Addr               ;
           <font color = "green">	==></font>
68061      	wire [15:0]  TxReqCn_Be                 ;
           	<font color = "red">-2-</font>                                         
68062      	wire         TxReqCn_BurstType          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68064      	wire         TxReqCn_Last               ;
           	<font color = "green">-1-</font>                                         
68065      	wire [6:0]   TxReqCn_Len1               ;
           <font color = "green">	==></font>
68066      	wire         TxReqCn_Lock               ;
           	<font color = "red">-2-</font>                                         
68067      	wire [2:0]   TxReqCn_Opc                ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68069      	wire         TxReqCn_SeqUnOrdered       ;
           	<font color = "green">-1-</font>                                         
68070      	wire         TxReqCn_SeqUnique          ;
           <font color = "green">	==></font>
68071      	wire [7:0]   TxReqCn_User               ;
           	<font color = "red">-2-</font>                                         
68072      	wire [138:0] TxRsp                      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68074      	wire         TxRspCn_Last               ;
           	<font color = "green">-1-</font>                                         
68075      	wire [2:0]   TxRspCn_Opc                ;
           <font color = "green">	==></font>
68076      	wire [3:0]   TxRspCn_SeqId              ;
           	<font color = "red">-2-</font>                                         
68077      	wire         TxRspCn_SeqUnOrdered       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68080      	assign RxReqCn_Be = GenSlv_Req_Be;
           	<font color = "red">-1-</font>                                  
68081      	assign RxReqCn_BurstType = GenSlv_Req_BurstType;
           <font color = "green">	==></font>
68082      	assign RxReqCn_Data = GenSlv_Req_Data;
           <font color = "red">	==></font>
68083      	assign RxReqCn_Last = GenSlv_Req_Last;
           <font color = "green">	==></font>
68084      	assign RxReqCn_Len1 = GenSlv_Req_Len1;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68088      	assign RxReqCn_SeqUnOrdered = GenSlv_Req_SeqUnOrdered;
           	<font color = "green">-1-</font>                                                      
68089      	assign RxReqCn_SeqUnique = GenSlv_Req_SeqUnique;
           <font color = "green">	==></font>
68090      	assign RxReqCn_User = GenSlv_Req_User;
           	<font color = "red">-2-</font>                                      
68091      	assign RxReq =
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68093      		RxReqCn_Addr
           		<font color = "green">-1-</font>            
68094      		,
           <font color = "green">		==></font>
68095      		RxReqCn_Be
           		<font color = "red">-2-</font>          
68096      		,
           		 
68097      		RxReqCn_BurstType
           		                 
68098      		,
           		 
68099      		RxReqCn_Data
           		            
68100      		,
           		 
68101      		RxReqCn_Last
           		            
68102      		,
           		 
68103      		RxReqCn_Len1
           		            
68104      		,
           		 
68105      		RxReqCn_Lock
           		            
68106      		,
           		 
68107      		RxReqCn_Opc
           		           
68108      		,
           		 
68109      		RxReqCn_SeqId
           		             
68110      		,
           		 
68111      		RxReqCn_SeqUnOrdered
           		                    
68112      		,
           		 
68113      		RxReqCn_SeqUnique
           		                 
68114      		,
           		 
68115      		RxReqCn_User
           		            
68116      		};
           		  
68117      	rsnoc_z_H_R_U_P_N_33ed4d46_A203 un33ed4d46(
           	                                           
68118      		.Rx_D( RxReq )
           		              
68119      	,	.RxRdy( SlvReqRdy )
           	 	                   
68120      	,	.RxVld( GenSlv_Req_Vld )
           	 	                        
68121      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68122      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68123      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68124      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68125      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68126      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68127      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68128      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           	 	                            
68129      	,	.Sys_Pwr_WakeUp( ReqPwr_WakeUp )
           	 	                                
68130      	,	.Tx_D( TxReq )
           	 	              
68131      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	 	                           
68132      	,	.TxVld( GenMstLcl_Req_Vld )
           	 	                           
68133      	);
           	  
68134      	assign TxReqCn_Addr = TxReq [202:171];
           	                                      
68135      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           	                                         
68136      	assign TxReqCn_Be = TxReq [170:155];
           	                                    
68137      	assign GenMstLcl_Req_Be = TxReqCn_Be;
           	                                     
68138      	assign TxReqCn_BurstType = TxReq [154];
           	                                       
68139      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	                                                   
68140      	assign TxReqCn_Data = TxReq [153:26];
           	                                     
68141      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	                                         
68142      	assign TxReqCn_Last = TxReq [25];
           	                                 
68143      	assign GenMstLcl_Req_Last = TxReqCn_Last;
           	                                         
68144      	assign TxReqCn_Len1 = TxReq [24:18];
           	                                    
68145      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           	                                         
68146      	assign TxReqCn_Lock = TxReq [17];
           	                                 
68147      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
68148      	assign TxReqCn_Opc = TxReq [16:14];
           	                                   
68149      	assign GenMstLcl_Req_Opc = TxReqCn_Opc;
           	                                       
68150      	assign TxReqCn_SeqId = TxReq [13:10];
           	                                     
68151      	assign GenMstLcl_Req_SeqId = TxReqCn_SeqId;
           	                                           
68152      	assign TxReqCn_SeqUnOrdered = TxReq [9];
           	                                        
68153      	assign GenMstLcl_Req_SeqUnOrdered = TxReqCn_SeqUnOrdered;
           	                                                         
68154      	assign TxReqCn_SeqUnique = TxReq [8];
           	                                     
68155      	assign GenMstLcl_Req_SeqUnique = TxReqCn_SeqUnique;
           	                                                   
68156      	assign TxReqCn_User = TxReq [7:0];
           	                                  
68157      	assign GenMstLcl_Req_User = TxReqCn_User;
           	                                         
68158      	assign RxRspCn_Data = GenMstLcl_Rsp_Data;
           	                                         
68159      	assign RxRspCn_Last = GenMstLcl_Rsp_Last;
           	                                         
68160      	assign RxRspCn_Opc = GenMstLcl_Rsp_Opc;
           	                                       
68161      	assign RxRspCn_SeqId = GenMstLcl_Rsp_SeqId;
           	                                           
68162      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           	                                                         
68163      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	                                             
68164      	assign RxRsp = { RxRspCn_Data , RxRspCn_Last , RxRspCn_Opc , RxRspCn_SeqId , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           	                                                                                                                     
68165      	rsnoc_z_H_R_U_P_N_33ed4d46_A139 un33ed4d46_166(
           	                                               
68166      		.Rx_D( RxRsp )
           		              
68167      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           	 	                           
68168      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	 	                           
68169      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68170      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68171      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68172      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68173      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68174      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68175      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68176      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	 	                            
68177      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           	 	                                
68178      	,	.Tx_D( TxRsp )
           	 	              
68179      	,	.TxRdy( GenSlv_Rsp_Rdy )
           	 	                        
68180      	,	.TxVld( GenSlv_Rsp_Vld )
           	 	                        
68181      	);
           	  
68182      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           	                                        
68183      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           		                                      
68184      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           	 	                                  
68185      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           	 	                                                
68186      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           	 	                                      
68187      	,	.GenLcl_Req_Last( GenMstLcl_Req_Last )
           	 	                                      
68188      	,	.GenLcl_Req_Len1( GenMstLcl_Req_Len1 )
           	 	                                      
68189      	,	.GenLcl_Req_Lock( GenMstLcl_Req_Lock )
           	 	                                      
68190      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	 	                                    
68191      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           	 	                                    
68192      	,	.GenLcl_Req_SeqId( GenMstLcl_Req_SeqId )
           	 	                                        
68193      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           	 	                                                      
68194      	,	.GenLcl_Req_SeqUnique( GenMstLcl_Req_SeqUnique )
           	 	                                                
68195      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	 	                                      
68196      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           	 	                                    
68197      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	 	                                      
68198      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
68199      	,	.GenLcl_Rsp_Opc( GenMstLcl_Rsp_Opc )
           	 	                                    
68200      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
68201      	,	.GenLcl_Rsp_SeqId( GenMstLcl_Rsp_SeqId )
           	 	                                        
68202      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
68203      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
68204      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
68205      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
68206      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
68207      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
68208      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
68209      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
68210      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
68211      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
68212      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
68213      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
68214      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	 	                                
68215      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68216      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68217      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
68218      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
68219      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
68220      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
68221      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68222      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68223      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68224      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68225      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
68226      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68227      	);
           	  
68228      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
68229      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
68230      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
68231      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
68232      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
68233      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
68234      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
68235      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
68236      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
68237      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
68238      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
68239      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68240      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68241      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
68242      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
68243      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
68244      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
68245      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68246      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68247      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68248      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68249      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
68250      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68251      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
68252      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
68253      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
68254      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
68255      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
68256      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
68257      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
68258      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
68259      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
68260      	,	.GenPrt_Req_SeqId( GenMst_Req_SeqId )
           	 	                                     
68261      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
68262      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
68263      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
68264      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
68265      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
68266      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
68267      	,	.GenPrt_Rsp_Opc( GenMst_Rsp_Opc )
           	 	                                 
68268      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
68269      	,	.GenPrt_Rsp_SeqId( GenMst_Rsp_SeqId )
           	 	                                     
68270      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
68271      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
68272      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
68273      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68274      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68275      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68276      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68277      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68278      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68279      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68280      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
68281      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
68282      	);
           	  
68283      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
68284      	assign TxRspCn_Data = TxRsp [138:11];
           	                                     
68285      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
68286      	assign TxRspCn_Last = TxRsp [10];
           	                                 
68287      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
68288      	assign TxRspCn_Opc = TxRsp [9:7];
           	                                 
68289      	assign GenSlv_Rsp_Opc = TxRspCn_Opc;
           	                                    
68290      	assign TxRspCn_SeqId = TxRsp [6:3];
           	                                   
68291      	assign GenSlv_Rsp_SeqId = TxRspCn_SeqId;
           	                                        
68292      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
68293      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
68294      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
68295      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
68296      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
68297      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
68298      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
68299      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
68300      endmodule
                    
68301      
           
68302      
           
68303      
           
68304      // FlexNoC version    : 4.7.0
                                        
68305      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
68306      // Exported Structure : /Specification.Architecture.Structure
                                                                        
68307      // ExportOption       : /verilog
                                           
68308      
           
68309      `timescale 1ps/1ps
                             
68310      module rsnoc_z_H_R_T_Sa_U_Up_33b4d8fc (
                                                  
68311      	Rx_Data
           	       
68312      ,	Rx_Head
            	       
68313      ,	Rx_Rdy
            	      
68314      ,	Rx_Tail
            	       
68315      ,	Rx_Vld
            	      
68316      ,	Sys_Clk
            	       
68317      ,	Sys_Clk_ClkS
            	            
68318      ,	Sys_Clk_En
            	          
68319      ,	Sys_Clk_EnS
            	           
68320      ,	Sys_Clk_RetRstN
            	               
68321      ,	Sys_Clk_RstN
            	            
68322      ,	Sys_Clk_Tm
            	          
68323      ,	Sys_Pwr_Idle
            	            
68324      ,	Sys_Pwr_WakeUp
            	              
68325      ,	Tx_Data
            	       
68326      ,	Tx_Head
            	       
68327      ,	Tx_Rdy
            	      
68328      ,	Tx_Tail
            	       
68329      ,	Tx_Vld
            	      
68330      );
             
68331      	input  [107:0] Rx_Data         ;
           	                                
68332      	input          Rx_Head         ;
           	                                
68333      	output         Rx_Rdy          ;
           	                                
68334      	input          Rx_Tail         ;
           	                                
68335      	input          Rx_Vld          ;
           	                                
68336      	input          Sys_Clk         ;
           	                                
68337      	input          Sys_Clk_ClkS    ;
           	                                
68338      	input          Sys_Clk_En      ;
           	                                
68339      	input          Sys_Clk_EnS     ;
           	                                
68340      	input          Sys_Clk_RetRstN ;
           	                                
68341      	input          Sys_Clk_RstN    ;
           	                                
68342      	input          Sys_Clk_Tm      ;
           	                                
68343      	output         Sys_Pwr_Idle    ;
           	                                
68344      	output         Sys_Pwr_WakeUp  ;
           	                                
68345      	output [215:0] Tx_Data         ;
           	                                
68346      	output         Tx_Head         ;
           	                                
68347      	input          Tx_Rdy          ;
           	                                
68348      	output         Tx_Tail         ;
           	                                
68349      	output         Tx_Vld          ;
           	                                
68350      	reg  [35:0]  u_24d1     ;
           	                         
68351      	wire [3:0]   u_2d98     ;
           	                         
68352      	wire         u_4072     ;
           	                         
68353      	wire         u_6542     ;
           	                         
68354      	wire [6:0]   u_760c     ;
           	                         
68355      	wire         u_7bab     ;
           	                         
68356      	reg  [69:0]  u_7c15     ;
           	                         
68357      	wire [3:0]   u_a203     ;
           	                         
68358      	wire [30:0]  u_b4b7     ;
           	                         
68359      	wire [3:0]   u_bf42     ;
           	                         
68360      	wire [1:0]   u_bf59     ;
           	                         
68361      	wire         u_c39d     ;
           	                         
68362      	wire [1:0]   u_cc76     ;
           	                         
68363      	wire [6:0]   u_d9ff     ;
           	                         
68364      	wire [3:0]   u_f636     ;
           	                         
68365      	reg  [35:0]  u_fd75     ;
           	                         
68366      	reg  [35:0]  u_fe9      ;
           	                         
68367      	wire [3:0]   Addr       ;
           	                         
68368      	wire [2:0]   DCe        ;
           	                         
68369      	wire [35:0]  DClean     ;
           	                         
68370      	wire [1:0]   DCnt       ;
           	                         
68371      	reg  [1:0]   DCntReg    ;
           	                         
68372      	wire [3:0]   DSel       ;
           	                         
68373      	wire [1:0]   End        ;
           	                         
68374      	wire         HRegCe     ;
           	                         
68375      	wire         HasData    ;
           	                         
68376      	reg          Head       ;
           	                         
68377      	wire [8:0]   Info       ;
           	                         
68378      	wire [8:0]   Info1      ;
           	                         
68379      	wire         Last       ;
           	                         
68380      	wire         LastWord   ;
           	                         
68381      	wire [3:0]   Len1       ;
           	                         
68382      	wire [3:0]   Len1A      ;
           	                         
68383      	reg          New        ;
           	                         
68384      	wire [1:0]   Restart    ;
           	                         
68385      	wire [69:0]  RxHdr      ;
           	                         
68386      	wire [37:0]  RxPld      ;
           	                         
68387      	wire         RxRdy      ;
           	                         
68388      	wire         RxVld      ;
           	                         
68389      	wire [35:0]  TxD_0      ;
           	                         
68390      	wire [35:0]  TxD_1      ;
           	                         
68391      	wire [35:0]  TxD_2      ;
           	                         
68392      	wire [35:0]  TxD_3      ;
           	                         
68393      	wire [143:0] TxData     ;
           	                         
68394      	wire [69:0]  TxHdr      ;
           	                         
68395      	wire [145:0] TxPld      ;
           	                         
68396      	wire         TxVld      ;
           	                         
68397      	wire         WordErr    ;
           	                         
68398      	wire         WordErrReg ;
           	                         
68399      	wire         Wrap       ;
           	                         
68400      	reg          Tx_Head    ;
           	                         
68401      	assign Len1A = Info [3:0];
           	                          
68402      	assign Len1 = Len1A;
           	                    
68403      	assign Addr = Info [7:4];
           	                         
68404      	assign RxHdr = Rx_Data [107:38];
           	                                
68405      	assign HRegCe = Rx_Vld & Rx_Rdy & Rx_Head & ~ Rx_Tail;
           	                                                      
68406      	assign TxHdr = Rx_Head ? RxHdr : u_7c15;
           	                       <font color = "red">-3-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68110      		,
           		<font color = "green">-1-</font> 
68111      		RxReqCn_SeqUnOrdered
           <font color = "green">		==></font>
68112      		,
           		<font color = "red">-2-</font> 
68113      		RxReqCn_SeqUnique
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68115      		RxReqCn_User
           		<font color = "green">-1-</font>            
68116      		};
           <font color = "green">		==></font>
68117      	rsnoc_z_H_R_U_P_N_33ed4d46_A203 un33ed4d46(
           	<font color = "red">-2-</font>                                           
68118      		.Rx_D( RxReq )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68120      	,	.RxVld( GenSlv_Req_Vld )
           	<font color = "green">-1-</font> 	                        
68121      	,	.Sys_Clk( Sys_Clk )
           <font color = "green">	==></font>
68122      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "red">-2-</font> 	                             
68123      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68125      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "green">-1-</font> 	                                   
68126      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "green">	==></font>
68127      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "red">-2-</font> 	                         
68128      	,	.Sys_Pwr_Idle( ReqPwr_Idle )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68131      	,	.TxRdy( GenMstLcl_Req_Rdy )
           	<font color = "red">-1-</font> 	                           
68132      	,	.TxVld( GenMstLcl_Req_Vld )
           <font color = "green">	==></font>
68133      	);
           <font color = "red">	==></font>
68134      	assign TxReqCn_Addr = TxReq [202:171];
           <font color = "green">	==></font>
68135      	assign GenMstLcl_Req_Addr = TxReqCn_Addr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68139      	assign GenMstLcl_Req_BurstType = TxReqCn_BurstType;
           	<font color = "green">-1-</font>                                                   
68140      	assign TxReqCn_Data = TxReq [153:26];
           <font color = "green">	==></font>
68141      	assign GenMstLcl_Req_Data = TxReqCn_Data;
           	<font color = "red">-2-</font>                                         
68142      	assign TxReqCn_Last = TxReq [25];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68144      	assign TxReqCn_Len1 = TxReq [24:18];
           	<font color = "green">-1-</font>                                    
68145      	assign GenMstLcl_Req_Len1 = TxReqCn_Len1;
           <font color = "green">	==></font>
68146      	assign TxReqCn_Lock = TxReq [17];
           	<font color = "red">-2-</font>                                 
68147      	assign GenMstLcl_Req_Lock = TxReqCn_Lock;
           	                                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_67ec_1183) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68161      	assign RxRspCn_SeqId = GenMstLcl_Rsp_SeqId;
           	<font color = "green">-1-</font>                                           
68162      	assign RxRspCn_SeqUnOrdered = GenMstLcl_Rsp_SeqUnOrdered;
           <font color = "green">	==></font>
68163      	assign RxRspCn_Status = GenMstLcl_Rsp_Status;
           	<font color = "red">-2-</font>                                             
68164      	assign RxRsp = { RxRspCn_Data , RxRspCn_Last , RxRspCn_Opc , RxRspCn_SeqId , RxRspCn_SeqUnOrdered , RxRspCn_Status };
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68166      		.Rx_D( RxRsp )
           		<font color = "green">-1-</font>              
68167      	,	.RxRdy( GenMstLcl_Rsp_Rdy )
           <font color = "green">	==></font>
68168      	,	.RxVld( GenMstLcl_Rsp_Vld )
           	<font color = "red">-2-</font> 	                           
68169      	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68171      	,	.Sys_Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                         
68172      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
68173      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                                   
68174      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68176      	,	.Sys_Pwr_Idle( RspPwr_Idle )
           	<font color = "green">-1-</font> 	                            
68177      	,	.Sys_Pwr_WakeUp( RspPwr_WakeUp )
           <font color = "green">	==></font>
68178      	,	.Tx_D( TxRsp )
           	<font color = "red">-2-</font> 	              
68179      	,	.TxRdy( GenSlv_Rsp_Rdy )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68182      	rsnoc_z_H_R_G_U_P_U_9f65c03b uu9f65c03b(
           	<font color = "red">-1-</font>                                        
68183      		.GenLcl_Req_Addr( GenMstLcl_Req_Addr )
           <font color = "green">		==></font>
68184      	,	.GenLcl_Req_Be( GenMstLcl_Req_Be )
           <font color = "red">	==></font>
68185      	,	.GenLcl_Req_BurstType( GenMstLcl_Req_BurstType )
           <font color = "green">	==></font>
68186      	,	.GenLcl_Req_Data( GenMstLcl_Req_Data )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68190      	,	.GenLcl_Req_Opc( GenMstLcl_Req_Opc )
           	<font color = "green">-1-</font> 	                                    
68191      	,	.GenLcl_Req_Rdy( GenMstLcl_Req_Rdy )
           <font color = "green">	==></font>
68192      	,	.GenLcl_Req_SeqId( GenMstLcl_Req_SeqId )
           	<font color = "red">-2-</font> 	                                        
68193      	,	.GenLcl_Req_SeqUnOrdered( GenMstLcl_Req_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68195      	,	.GenLcl_Req_User( GenMstLcl_Req_User )
           	<font color = "green">-1-</font> 	                                      
68196      	,	.GenLcl_Req_Vld( GenMstLcl_Req_Vld )
           <font color = "green">	==></font>
68197      	,	.GenLcl_Rsp_Data( GenMstLcl_Rsp_Data )
           	<font color = "red">-2-</font> 	                                      
68198      	,	.GenLcl_Rsp_Last( GenMstLcl_Rsp_Last )
           	 	                                      
68199      	,	.GenLcl_Rsp_Opc( GenMstLcl_Rsp_Opc )
           	 	                                    
68200      	,	.GenLcl_Rsp_Rdy( GenMstLcl_Rsp_Rdy )
           	 	                                    
68201      	,	.GenLcl_Rsp_SeqId( GenMstLcl_Rsp_SeqId )
           	 	                                        
68202      	,	.GenLcl_Rsp_SeqUnOrdered( GenMstLcl_Rsp_SeqUnOrdered )
           	 	                                                      
68203      	,	.GenLcl_Rsp_Status( GenMstLcl_Rsp_Status )
           	 	                                          
68204      	,	.GenLcl_Rsp_Vld( GenMstLcl_Rsp_Vld )
           	 	                                    
68205      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
68206      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
68207      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
68208      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
68209      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
68210      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
68211      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
68212      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
68213      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
68214      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	 	                                
68215      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68216      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68217      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
68218      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
68219      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
68220      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
68221      	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68222      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68223      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68224      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68225      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
68226      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68227      	);
           	  
68228      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
68229      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
68230      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
68231      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
68232      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
68233      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
68234      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
68235      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
68236      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
68237      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
68238      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
68239      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
68240      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
68241      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
68242      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
68243      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
68244      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
68245      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
68246      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
68247      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
68248      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
68249      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
68250      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68251      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
68252      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
68253      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
68254      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
68255      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
68256      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
68257      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
68258      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
68259      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
68260      	,	.GenPrt_Req_SeqId( GenMst_Req_SeqId )
           	 	                                     
68261      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
68262      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
68263      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
68264      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
68265      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
68266      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
68267      	,	.GenPrt_Rsp_Opc( GenMst_Rsp_Opc )
           	 	                                 
68268      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
68269      	,	.GenPrt_Rsp_SeqId( GenMst_Rsp_SeqId )
           	 	                                     
68270      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
68271      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
68272      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
68273      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68274      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68275      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68276      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68277      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68278      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68279      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68280      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
68281      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
68282      	);
           	  
68283      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
68284      	assign TxRspCn_Data = TxRsp [138:11];
           	                                     
68285      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
68286      	assign TxRspCn_Last = TxRsp [10];
           	                                 
68287      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
68288      	assign TxRspCn_Opc = TxRsp [9:7];
           	                                 
68289      	assign GenSlv_Rsp_Opc = TxRspCn_Opc;
           	                                    
68290      	assign TxRspCn_SeqId = TxRsp [6:3];
           	                                   
68291      	assign GenSlv_Rsp_SeqId = TxRspCn_SeqId;
           	                                        
68292      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
68293      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
68294      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
68295      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
68296      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
68297      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
68298      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
68299      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
68300      endmodule
                    
68301      
           
68302      
           
68303      
           
68304      // FlexNoC version    : 4.7.0
                                        
68305      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
68306      // Exported Structure : /Specification.Architecture.Structure
                                                                        
68307      // ExportOption       : /verilog
                                           
68308      
           
68309      `timescale 1ps/1ps
                             
68310      module rsnoc_z_H_R_T_Sa_U_Up_33b4d8fc (
                                                  
68311      	Rx_Data
           	       
68312      ,	Rx_Head
            	       
68313      ,	Rx_Rdy
            	      
68314      ,	Rx_Tail
            	       
68315      ,	Rx_Vld
            	      
68316      ,	Sys_Clk
            	       
68317      ,	Sys_Clk_ClkS
            	            
68318      ,	Sys_Clk_En
            	          
68319      ,	Sys_Clk_EnS
            	           
68320      ,	Sys_Clk_RetRstN
            	               
68321      ,	Sys_Clk_RstN
            	            
68322      ,	Sys_Clk_Tm
            	          
68323      ,	Sys_Pwr_Idle
            	            
68324      ,	Sys_Pwr_WakeUp
            	              
68325      ,	Tx_Data
            	       
68326      ,	Tx_Head
            	       
68327      ,	Tx_Rdy
            	      
68328      ,	Tx_Tail
            	       
68329      ,	Tx_Vld
            	      
68330      );
             
68331      	input  [107:0] Rx_Data         ;
           	                                
68332      	input          Rx_Head         ;
           	                                
68333      	output         Rx_Rdy          ;
           	                                
68334      	input          Rx_Tail         ;
           	                                
68335      	input          Rx_Vld          ;
           	                                
68336      	input          Sys_Clk         ;
           	                                
68337      	input          Sys_Clk_ClkS    ;
           	                                
68338      	input          Sys_Clk_En      ;
           	                                
68339      	input          Sys_Clk_EnS     ;
           	                                
68340      	input          Sys_Clk_RetRstN ;
           	                                
68341      	input          Sys_Clk_RstN    ;
           	                                
68342      	input          Sys_Clk_Tm      ;
           	                                
68343      	output         Sys_Pwr_Idle    ;
           	                                
68344      	output         Sys_Pwr_WakeUp  ;
           	                                
68345      	output [215:0] Tx_Data         ;
           	                                
68346      	output         Tx_Head         ;
           	                                
68347      	input          Tx_Rdy          ;
           	                                
68348      	output         Tx_Tail         ;
           	                                
68349      	output         Tx_Vld          ;
           	                                
68350      	reg  [35:0]  u_24d1     ;
           	                         
68351      	wire [3:0]   u_2d98     ;
           	                         
68352      	wire         u_4072     ;
           	                         
68353      	wire         u_6542     ;
           	                         
68354      	wire [6:0]   u_760c     ;
           	                         
68355      	wire         u_7bab     ;
           	                         
68356      	reg  [69:0]  u_7c15     ;
           	                         
68357      	wire [3:0]   u_a203     ;
           	                         
68358      	wire [30:0]  u_b4b7     ;
           	                         
68359      	wire [3:0]   u_bf42     ;
           	                         
68360      	wire [1:0]   u_bf59     ;
           	                         
68361      	wire         u_c39d     ;
           	                         
68362      	wire [1:0]   u_cc76     ;
           	                         
68363      	wire [6:0]   u_d9ff     ;
           	                         
68364      	wire [3:0]   u_f636     ;
           	                         
68365      	reg  [35:0]  u_fd75     ;
           	                         
68366      	reg  [35:0]  u_fe9      ;
           	                         
68367      	wire [3:0]   Addr       ;
           	                         
68368      	wire [2:0]   DCe        ;
           	                         
68369      	wire [35:0]  DClean     ;
           	                         
68370      	wire [1:0]   DCnt       ;
           	                         
68371      	reg  [1:0]   DCntReg    ;
           	                         
68372      	wire [3:0]   DSel       ;
           	                         
68373      	wire [1:0]   End        ;
           	                         
68374      	wire         HRegCe     ;
           	                         
68375      	wire         HasData    ;
           	                         
68376      	reg          Head       ;
           	                         
68377      	wire [8:0]   Info       ;
           	                         
68378      	wire [8:0]   Info1      ;
           	                         
68379      	wire         Last       ;
           	                         
68380      	wire         LastWord   ;
           	                         
68381      	wire [3:0]   Len1       ;
           	                         
68382      	wire [3:0]   Len1A      ;
           	                         
68383      	reg          New        ;
           	                         
68384      	wire [1:0]   Restart    ;
           	                         
68385      	wire [69:0]  RxHdr      ;
           	                         
68386      	wire [37:0]  RxPld      ;
           	                         
68387      	wire         RxRdy      ;
           	                         
68388      	wire         RxVld      ;
           	                         
68389      	wire [35:0]  TxD_0      ;
           	                         
68390      	wire [35:0]  TxD_1      ;
           	                         
68391      	wire [35:0]  TxD_2      ;
           	                         
68392      	wire [35:0]  TxD_3      ;
           	                         
68393      	wire [143:0] TxData     ;
           	                         
68394      	wire [69:0]  TxHdr      ;
           	                         
68395      	wire [145:0] TxPld      ;
           	                         
68396      	wire         TxVld      ;
           	                         
68397      	wire         WordErr    ;
           	                         
68398      	wire         WordErrReg ;
           	                         
68399      	wire         Wrap       ;
           	                         
68400      	reg          Tx_Head    ;
           	                         
68401      	assign Len1A = Info [3:0];
           	                          
68402      	assign Len1 = Len1A;
           	                    
68403      	assign Addr = Info [7:4];
           	                         
68404      	assign RxHdr = Rx_Data [107:38];
           	                                
68405      	assign HRegCe = Rx_Vld & Rx_Rdy & Rx_Head & ~ Rx_Tail;
           	                                                      
68406      	assign TxHdr = Rx_Head ? RxHdr : u_7c15;
           	                       <font color = "red">-3-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68212      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	<font color = "green">-1-</font> 	                            
68213      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           <font color = "green">	==></font>
68214      	,	.GenPrt_Req_SeqId( u_Req_SeqId )
           	<font color = "red">-2-</font> 	                                
68215      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68217      	,	.GenPrt_Req_User( u_Req_User )
           	<font color = "green">-1-</font> 	                              
68218      	,	.GenPrt_Req_Vld( u_Req_Vld )
           <font color = "green">	==></font>
68219      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	<font color = "red">-2-</font> 	                              
68220      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68222      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	<font color = "green">-1-</font> 	                            
68223      	,	.GenPrt_Rsp_SeqId( u_Rsp_SeqId )
           <font color = "green">	==></font>
68224      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                              
68225      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68227      	);
           	<font color = "green">-1-</font>  
68228      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           <font color = "green">	==></font>
68229      		.GenLcl_Req_Addr( u_Req_Addr )
           		<font color = "red">-2-</font>                              
68230      	,	.GenLcl_Req_Be( u_Req_Be )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68233      	,	.GenLcl_Req_Last( u_Req_Last )
           	<font color = "red">-1-</font> 	                              
68234      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           <font color = "green">	==></font>
68235      	,	.GenLcl_Req_Lock( u_Req_Lock )
           <font color = "red">	==></font>
68236      	,	.GenLcl_Req_Opc( u_Req_Opc )
           <font color = "green">	==></font>
68237      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68241      	,	.GenLcl_Req_User( u_Req_User )
           	<font color = "green">-1-</font> 	                              
68242      	,	.GenLcl_Req_Vld( u_Req_Vld )
           <font color = "green">	==></font>
68243      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	<font color = "red">-2-</font> 	                              
68244      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68246      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	<font color = "green">-1-</font> 	                            
68247      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           <font color = "green">	==></font>
68248      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                              
68249      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
68250      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
68251      	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
           	 	                                   
68252      	,	.GenPrt_Req_Be( GenMst_Req_Be )
           	 	                               
68253      	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
           	 	                                             
68254      	,	.GenPrt_Req_Data( GenMst_Req_Data )
           	 	                                   
68255      	,	.GenPrt_Req_Last( GenMst_Req_Last )
           	 	                                   
68256      	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
           	 	                                   
68257      	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
           	 	                                   
68258      	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
           	 	                                 
68259      	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
           	 	                                 
68260      	,	.GenPrt_Req_SeqId( GenMst_Req_SeqId )
           	 	                                     
68261      	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
           	 	                                                   
68262      	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
           	 	                                             
68263      	,	.GenPrt_Req_User( GenMst_Req_User )
           	 	                                   
68264      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           	 	                                 
68265      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	 	                                   
68266      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           	 	                                   
68267      	,	.GenPrt_Rsp_Opc( GenMst_Rsp_Opc )
           	 	                                 
68268      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	 	                                 
68269      	,	.GenPrt_Rsp_SeqId( GenMst_Rsp_SeqId )
           	 	                                     
68270      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	 	                                                   
68271      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           	 	                                       
68272      	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
           	 	                                 
68273      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68274      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68275      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68276      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68277      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68278      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68279      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68280      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
68281      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
68282      	);
           	  
68283      	assign GenSlv_Req_Rdy = SlvReqRdy;
           	                                  
68284      	assign TxRspCn_Data = TxRsp [138:11];
           	                                     
68285      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           	                                      
68286      	assign TxRspCn_Last = TxRsp [10];
           	                                 
68287      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           	                                      
68288      	assign TxRspCn_Opc = TxRsp [9:7];
           	                                 
68289      	assign GenSlv_Rsp_Opc = TxRspCn_Opc;
           	                                    
68290      	assign TxRspCn_SeqId = TxRsp [6:3];
           	                                   
68291      	assign GenSlv_Rsp_SeqId = TxRspCn_SeqId;
           	                                        
68292      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	                                        
68293      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           	                                                      
68294      	assign TxRspCn_Status = TxRsp [1:0];
           	                                    
68295      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           	                                          
68296      	assign Sys_Pwr_Idle = ReqPwr_Idle & RspPwr_Idle;
           	                                                
68297      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	                                      
68298      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           	                                      
68299      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	                                                      
68300      endmodule
                    
68301      
           
68302      
           
68303      
           
68304      // FlexNoC version    : 4.7.0
                                        
68305      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
68306      // Exported Structure : /Specification.Architecture.Structure
                                                                        
68307      // ExportOption       : /verilog
                                           
68308      
           
68309      `timescale 1ps/1ps
                             
68310      module rsnoc_z_H_R_T_Sa_U_Up_33b4d8fc (
                                                  
68311      	Rx_Data
           	       
68312      ,	Rx_Head
            	       
68313      ,	Rx_Rdy
            	      
68314      ,	Rx_Tail
            	       
68315      ,	Rx_Vld
            	      
68316      ,	Sys_Clk
            	       
68317      ,	Sys_Clk_ClkS
            	            
68318      ,	Sys_Clk_En
            	          
68319      ,	Sys_Clk_EnS
            	           
68320      ,	Sys_Clk_RetRstN
            	               
68321      ,	Sys_Clk_RstN
            	            
68322      ,	Sys_Clk_Tm
            	          
68323      ,	Sys_Pwr_Idle
            	            
68324      ,	Sys_Pwr_WakeUp
            	              
68325      ,	Tx_Data
            	       
68326      ,	Tx_Head
            	       
68327      ,	Tx_Rdy
            	      
68328      ,	Tx_Tail
            	       
68329      ,	Tx_Vld
            	      
68330      );
             
68331      	input  [107:0] Rx_Data         ;
           	                                
68332      	input          Rx_Head         ;
           	                                
68333      	output         Rx_Rdy          ;
           	                                
68334      	input          Rx_Tail         ;
           	                                
68335      	input          Rx_Vld          ;
           	                                
68336      	input          Sys_Clk         ;
           	                                
68337      	input          Sys_Clk_ClkS    ;
           	                                
68338      	input          Sys_Clk_En      ;
           	                                
68339      	input          Sys_Clk_EnS     ;
           	                                
68340      	input          Sys_Clk_RetRstN ;
           	                                
68341      	input          Sys_Clk_RstN    ;
           	                                
68342      	input          Sys_Clk_Tm      ;
           	                                
68343      	output         Sys_Pwr_Idle    ;
           	                                
68344      	output         Sys_Pwr_WakeUp  ;
           	                                
68345      	output [215:0] Tx_Data         ;
           	                                
68346      	output         Tx_Head         ;
           	                                
68347      	input          Tx_Rdy          ;
           	                                
68348      	output         Tx_Tail         ;
           	                                
68349      	output         Tx_Vld          ;
           	                                
68350      	reg  [35:0]  u_24d1     ;
           	                         
68351      	wire [3:0]   u_2d98     ;
           	                         
68352      	wire         u_4072     ;
           	                         
68353      	wire         u_6542     ;
           	                         
68354      	wire [6:0]   u_760c     ;
           	                         
68355      	wire         u_7bab     ;
           	                         
68356      	reg  [69:0]  u_7c15     ;
           	                         
68357      	wire [3:0]   u_a203     ;
           	                         
68358      	wire [30:0]  u_b4b7     ;
           	                         
68359      	wire [3:0]   u_bf42     ;
           	                         
68360      	wire [1:0]   u_bf59     ;
           	                         
68361      	wire         u_c39d     ;
           	                         
68362      	wire [1:0]   u_cc76     ;
           	                         
68363      	wire [6:0]   u_d9ff     ;
           	                         
68364      	wire [3:0]   u_f636     ;
           	                         
68365      	reg  [35:0]  u_fd75     ;
           	                         
68366      	reg  [35:0]  u_fe9      ;
           	                         
68367      	wire [3:0]   Addr       ;
           	                         
68368      	wire [2:0]   DCe        ;
           	                         
68369      	wire [35:0]  DClean     ;
           	                         
68370      	wire [1:0]   DCnt       ;
           	                         
68371      	reg  [1:0]   DCntReg    ;
           	                         
68372      	wire [3:0]   DSel       ;
           	                         
68373      	wire [1:0]   End        ;
           	                         
68374      	wire         HRegCe     ;
           	                         
68375      	wire         HasData    ;
           	                         
68376      	reg          Head       ;
           	                         
68377      	wire [8:0]   Info       ;
           	                         
68378      	wire [8:0]   Info1      ;
           	                         
68379      	wire         Last       ;
           	                         
68380      	wire         LastWord   ;
           	                         
68381      	wire [3:0]   Len1       ;
           	                         
68382      	wire [3:0]   Len1A      ;
           	                         
68383      	reg          New        ;
           	                         
68384      	wire [1:0]   Restart    ;
           	                         
68385      	wire [69:0]  RxHdr      ;
           	                         
68386      	wire [37:0]  RxPld      ;
           	                         
68387      	wire         RxRdy      ;
           	                         
68388      	wire         RxVld      ;
           	                         
68389      	wire [35:0]  TxD_0      ;
           	                         
68390      	wire [35:0]  TxD_1      ;
           	                         
68391      	wire [35:0]  TxD_2      ;
           	                         
68392      	wire [35:0]  TxD_3      ;
           	                         
68393      	wire [143:0] TxData     ;
           	                         
68394      	wire [69:0]  TxHdr      ;
           	                         
68395      	wire [145:0] TxPld      ;
           	                         
68396      	wire         TxVld      ;
           	                         
68397      	wire         WordErr    ;
           	                         
68398      	wire         WordErrReg ;
           	                         
68399      	wire         Wrap       ;
           	                         
68400      	reg          Tx_Head    ;
           	                         
68401      	assign Len1A = Info [3:0];
           	                          
68402      	assign Len1 = Len1A;
           	                    
68403      	assign Addr = Info [7:4];
           	                         
68404      	assign RxHdr = Rx_Data [107:38];
           	                                
68405      	assign HRegCe = Rx_Vld & Rx_Rdy & Rx_Head & ~ Rx_Tail;
           	                                                      
68406      	assign TxHdr = Rx_Head ? RxHdr : u_7c15;
           	                       <font color = "red">-3-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68263      	,	.GenPrt_Req_User( GenMst_Req_User )
           	<font color = "green">-1-</font> 	                                   
68264      	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
           <font color = "green">	==></font>
68265      	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
           	<font color = "red">-2-</font> 	                                   
68266      	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68268      	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
           	<font color = "green">-1-</font> 	                                 
68269      	,	.GenPrt_Rsp_SeqId( GenMst_Rsp_SeqId )
           <font color = "green">	==></font>
68270      	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
           	<font color = "red">-2-</font> 	                                                   
68271      	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68273      	,	.Sys_Clk( Sys_Clk )
           	<font color = "green">-1-</font> 	                   
68274      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
68275      	,	.Sys_Clk_En( Sys_Clk_En )
           	<font color = "red">-2-</font> 	                         
68276      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68278      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "green">-1-</font> 	                             
68279      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
68280      	,	.Sys_Pwr_Idle( u_72_Idle )
           	<font color = "red">-2-</font> 	                          
68281      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68284      	assign TxRspCn_Data = TxRsp [138:11];
           	<font color = "red">-1-</font>                                     
68285      	assign GenSlv_Rsp_Data = TxRspCn_Data;
           <font color = "green">	==></font>
68286      	assign TxRspCn_Last = TxRsp [10];
           <font color = "red">	==></font>
68287      	assign GenSlv_Rsp_Last = TxRspCn_Last;
           <font color = "green">	==></font>
68288      	assign TxRspCn_Opc = TxRsp [9:7];
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68292      	assign TxRspCn_SeqUnOrdered = TxRsp [2];
           	<font color = "green">-1-</font>                                        
68293      	assign GenSlv_Rsp_SeqUnOrdered = TxRspCn_SeqUnOrdered;
           <font color = "green">	==></font>
68294      	assign TxRspCn_Status = TxRsp [1:0];
           	<font color = "red">-2-</font>                                    
68295      	assign GenSlv_Rsp_Status = TxRspCn_Status;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68297      	assign WakeUp_GenSlv = GenSlv_Req_Vld;
           	<font color = "green">-1-</font>                                      
68298      	assign WakeUp_GenMst = GenMst_Rsp_Vld;
           <font color = "green">	==></font>
68299      	assign Sys_Pwr_WakeUp = WakeUp_GenSlv | WakeUp_GenMst;
           	<font color = "red">-2-</font>                                                      
68300      endmodule
                    
68301      
           
68302      
           
68303      
           
68304      // FlexNoC version    : 4.7.0
                                        
68305      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
68306      // Exported Structure : /Specification.Architecture.Structure
                                                                        
68307      // ExportOption       : /verilog
                                           
68308      
           
68309      `timescale 1ps/1ps
                             
68310      module rsnoc_z_H_R_T_Sa_U_Up_33b4d8fc (
                                                  
68311      	Rx_Data
           	       
68312      ,	Rx_Head
            	       
68313      ,	Rx_Rdy
            	      
68314      ,	Rx_Tail
            	       
68315      ,	Rx_Vld
            	      
68316      ,	Sys_Clk
            	       
68317      ,	Sys_Clk_ClkS
            	            
68318      ,	Sys_Clk_En
            	          
68319      ,	Sys_Clk_EnS
            	           
68320      ,	Sys_Clk_RetRstN
            	               
68321      ,	Sys_Clk_RstN
            	            
68322      ,	Sys_Clk_Tm
            	          
68323      ,	Sys_Pwr_Idle
            	            
68324      ,	Sys_Pwr_WakeUp
            	              
68325      ,	Tx_Data
            	       
68326      ,	Tx_Head
            	       
68327      ,	Tx_Rdy
            	      
68328      ,	Tx_Tail
            	       
68329      ,	Tx_Vld
            	      
68330      );
             
68331      	input  [107:0] Rx_Data         ;
           	                                
68332      	input          Rx_Head         ;
           	                                
68333      	output         Rx_Rdy          ;
           	                                
68334      	input          Rx_Tail         ;
           	                                
68335      	input          Rx_Vld          ;
           	                                
68336      	input          Sys_Clk         ;
           	                                
68337      	input          Sys_Clk_ClkS    ;
           	                                
68338      	input          Sys_Clk_En      ;
           	                                
68339      	input          Sys_Clk_EnS     ;
           	                                
68340      	input          Sys_Clk_RetRstN ;
           	                                
68341      	input          Sys_Clk_RstN    ;
           	                                
68342      	input          Sys_Clk_Tm      ;
           	                                
68343      	output         Sys_Pwr_Idle    ;
           	                                
68344      	output         Sys_Pwr_WakeUp  ;
           	                                
68345      	output [215:0] Tx_Data         ;
           	                                
68346      	output         Tx_Head         ;
           	                                
68347      	input          Tx_Rdy          ;
           	                                
68348      	output         Tx_Tail         ;
           	                                
68349      	output         Tx_Vld          ;
           	                                
68350      	reg  [35:0]  u_24d1     ;
           	                         
68351      	wire [3:0]   u_2d98     ;
           	                         
68352      	wire         u_4072     ;
           	                         
68353      	wire         u_6542     ;
           	                         
68354      	wire [6:0]   u_760c     ;
           	                         
68355      	wire         u_7bab     ;
           	                         
68356      	reg  [69:0]  u_7c15     ;
           	                         
68357      	wire [3:0]   u_a203     ;
           	                         
68358      	wire [30:0]  u_b4b7     ;
           	                         
68359      	wire [3:0]   u_bf42     ;
           	                         
68360      	wire [1:0]   u_bf59     ;
           	                         
68361      	wire         u_c39d     ;
           	                         
68362      	wire [1:0]   u_cc76     ;
           	                         
68363      	wire [6:0]   u_d9ff     ;
           	                         
68364      	wire [3:0]   u_f636     ;
           	                         
68365      	reg  [35:0]  u_fd75     ;
           	                         
68366      	reg  [35:0]  u_fe9      ;
           	                         
68367      	wire [3:0]   Addr       ;
           	                         
68368      	wire [2:0]   DCe        ;
           	                         
68369      	wire [35:0]  DClean     ;
           	                         
68370      	wire [1:0]   DCnt       ;
           	                         
68371      	reg  [1:0]   DCntReg    ;
           	                         
68372      	wire [3:0]   DSel       ;
           	                         
68373      	wire [1:0]   End        ;
           	                         
68374      	wire         HRegCe     ;
           	                         
68375      	wire         HasData    ;
           	                         
68376      	reg          Head       ;
           	                         
68377      	wire [8:0]   Info       ;
           	                         
68378      	wire [8:0]   Info1      ;
           	                         
68379      	wire         Last       ;
           	                         
68380      	wire         LastWord   ;
           	                         
68381      	wire [3:0]   Len1       ;
           	                         
68382      	wire [3:0]   Len1A      ;
           	                         
68383      	reg          New        ;
           	                         
68384      	wire [1:0]   Restart    ;
           	                         
68385      	wire [69:0]  RxHdr      ;
           	                         
68386      	wire [37:0]  RxPld      ;
           	                         
68387      	wire         RxRdy      ;
           	                         
68388      	wire         RxVld      ;
           	                         
68389      	wire [35:0]  TxD_0      ;
           	                         
68390      	wire [35:0]  TxD_1      ;
           	                         
68391      	wire [35:0]  TxD_2      ;
           	                         
68392      	wire [35:0]  TxD_3      ;
           	                         
68393      	wire [143:0] TxData     ;
           	                         
68394      	wire [69:0]  TxHdr      ;
           	                         
68395      	wire [145:0] TxPld      ;
           	                         
68396      	wire         TxVld      ;
           	                         
68397      	wire         WordErr    ;
           	                         
68398      	wire         WordErrReg ;
           	                         
68399      	wire         Wrap       ;
           	                         
68400      	reg          Tx_Head    ;
           	                         
68401      	assign Len1A = Info [3:0];
           	                          
68402      	assign Len1 = Len1A;
           	                    
68403      	assign Addr = Info [7:4];
           	                         
68404      	assign RxHdr = Rx_Data [107:38];
           	                                
68405      	assign HRegCe = Rx_Vld & Rx_Rdy & Rx_Head & ~ Rx_Tail;
           	                                                      
68406      	assign TxHdr = Rx_Head ? RxHdr : u_7c15;
           	                       <font color = "red">-3-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68314      ,	Rx_Tail
           <font color = "green">-1-</font> 	       
68315      ,	Rx_Vld
           <font color = "green">==></font>
68316      ,	Sys_Clk
           <font color = "red">-2-</font> 	       
68317      ,	Sys_Clk_ClkS
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68319      ,	Sys_Clk_EnS
           <font color = "green">-1-</font> 	           
68320      ,	Sys_Clk_RetRstN
           <font color = "green">==></font>
68321      ,	Sys_Clk_RstN
           <font color = "red">-2-</font> 	            
68322      ,	Sys_Clk_Tm
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68324      ,	Sys_Pwr_WakeUp
           <font color = "green">-1-</font> 	              
68325      ,	Tx_Data
           <font color = "green">==></font>
68326      ,	Tx_Head
           <font color = "red">-2-</font> 	       
68327      ,	Tx_Rdy
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68329      ,	Tx_Vld
           <font color = "green">-1-</font> 	      
68330      );
           <font color = "green">==></font>
68331      	input  [107:0] Rx_Data         ;
           	<font color = "red">-2-</font>                                
68332      	input          Rx_Head         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68335      	input          Rx_Vld          ;
           	<font color = "red">-1-</font>                                
68336      	input          Sys_Clk         ;
           <font color = "green">	==></font>
68337      	input          Sys_Clk_ClkS    ;
           <font color = "red">	==></font>
68338      	input          Sys_Clk_En      ;
           <font color = "green">	==></font>
68339      	input          Sys_Clk_EnS     ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68343      	output         Sys_Pwr_Idle    ;
           	<font color = "green">-1-</font>                                
68344      	output         Sys_Pwr_WakeUp  ;
           <font color = "green">	==></font>
68345      	output [215:0] Tx_Data         ;
           	<font color = "red">-2-</font>                                
68346      	output         Tx_Head         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68348      	output         Tx_Tail         ;
           	<font color = "green">-1-</font>                                
68349      	output         Tx_Vld          ;
           <font color = "green">	==></font>
68350      	reg  [35:0]  u_24d1     ;
           	<font color = "red">-2-</font>                         
68351      	wire [3:0]   u_2d98     ;
           	                         
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_63ed) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68365      	reg  [35:0]  u_fd75     ;
           	<font color = "green">-1-</font>                         
68366      	reg  [35:0]  u_fe9      ;
           <font color = "green">	==></font>
68367      	wire [3:0]   Addr       ;
           	<font color = "red">-2-</font>                         
68368      	wire [2:0]   DCe        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68370      	wire [1:0]   DCnt       ;
           	<font color = "green">-1-</font>                         
68371      	reg  [1:0]   DCntReg    ;
           <font color = "green">	==></font>
68372      	wire [3:0]   DSel       ;
           	<font color = "red">-2-</font>                         
68373      	wire [1:0]   End        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68375      	wire         HasData    ;
           	<font color = "green">-1-</font>                         
68376      	reg          Head       ;
           <font color = "green">	==></font>
68377      	wire [8:0]   Info       ;
           	<font color = "red">-2-</font>                         
68378      	wire [8:0]   Info1      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68380      	wire         LastWord   ;
           	<font color = "green">-1-</font>                         
68381      	wire [3:0]   Len1       ;
           <font color = "green">	==></font>
68382      	wire [3:0]   Len1A      ;
           	<font color = "red">-2-</font>                         
68383      	reg          New        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68386      	wire [37:0]  RxPld      ;
           	<font color = "red">-1-</font>                         
68387      	wire         RxRdy      ;
           <font color = "green">	==></font>
68388      	wire         RxVld      ;
           <font color = "red">	==></font>
68389      	wire [35:0]  TxD_0      ;
           <font color = "green">	==></font>
68390      	wire [35:0]  TxD_1      ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68394      	wire [69:0]  TxHdr      ;
           	<font color = "green">-1-</font>                         
68395      	wire [145:0] TxPld      ;
           <font color = "green">	==></font>
68396      	wire         TxVld      ;
           	<font color = "red">-2-</font>                         
68397      	wire         WordErr    ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68399      	wire         Wrap       ;
           	<font color = "green">-1-</font>                         
68400      	reg          Tx_Head    ;
           <font color = "green">	==></font>
68401      	assign Len1A = Info [3:0];
           	<font color = "red">-2-</font>                          
68402      	assign Len1 = Len1A;
           	                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_7ca3) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68416      	assign End = Wrap ? Len1 [3:2] | Addr [3:2] : 2'b11;
           	<font color = "green">-1-</font>                                                    
68417      	assign Last = Rx_Tail | DCnt == End;
           <font color = "green">	==></font>
68418      	assign RxRdy = ~ Last | Tx_Rdy;
           	<font color = "red">-2-</font>                               
68419      	assign u_a203 = Rx_Data [92:89];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68421      	assign u_bf42 = Rx_Data [92:89];
           	<font color = "green">-1-</font>                                
68422      	assign u_cc76 = Rx_Data [88:87];
           <font color = "green">	==></font>
68423      	assign u_2d98 = Rx_Data [92:89];
           	<font color = "red">-2-</font>                                
68424      	assign u_d9ff = Rx_Data [86:80];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68426      			~ Rx_Head
           			<font color = "green">-1-</font>         
68427      		|				( u_a203 == 4'b0100 | u_a203 == 4'b0101 | u_a203 == 4'b0110 | u_a203 == 4'b0111 ) & u_bf59 == 2'b00
           <font color = "green">		==></font>
68428      				|		( u_bf42 == 4'b0000 | u_bf42 == 4'b0001 | u_bf42 == 4'b0010 | u_bf42 == 4'b0011 )
           				<font color = "red">-2-</font> 		                                                                                 
68429      					&	( u_cc76 == 2'b10 | u_cc76 == 2'b11 )
           <font color = "red">					==></font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68431      	assign Rx_Rdy = HasData ? RxRdy : Tx_Rdy;
           	<font color = "green">-1-</font>                                         
68432      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
68433      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
68434      			DCntReg <= #1.0 ( 2'b0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68437      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-1-</font>                                                   
68438      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
68439      			u_7c15 <= #1.0 ( 70'b0 );
           <font color = "red">			==></font>
68440      		else if ( HRegCe )
           <font color = "green">		==></font>
68441      			u_7c15 <= #1.0 ( RxHdr );
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68445      		else if ( RxVld & RxRdy )
           		     <font color = "green">-1-</font>  
68446      			Head <= #1.0 ( Rx_Tail );
           <font color = "green">			==></font>
68447      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
68448      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68450      		else if ( RxVld & RxRdy )
           		     <font color = "green">-1-</font>  
68451      			New <= #1.0 ( Last );
           <font color = "green">			==></font>
68452      	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "red">-2-</font>                           
68453      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_cb1b) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68467      	assign TxD_3 = u_4072 ? RxPld [35:0] : 36'b000000000000000000000000000000000000;
           	<font color = "green">-1-</font>                                                                                
68468      	assign TxData = { TxD_0 , TxD_1 , TxD_2 , TxD_3 };
           <font color = "green">	==></font>
68469      	assign TxPld = { LastWord , WordErr , TxData };
           	<font color = "red">-2-</font>                                               
68470      	assign Tx_Data = { TxHdr , TxPld };
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68472      		.Clk( Sys_Clk )
           		<font color = "green">-1-</font>               
68473      	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
68474      	,	.Clk_En( Sys_Clk_En )
           	<font color = "red">-2-</font> 	                     
68475      	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68477      	,	.Clk_RstN( Sys_Clk_RstN )
           	<font color = "green">-1-</font> 	                         
68478      	,	.Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
68479      	,	.O( WordErrReg )
           	<font color = "red">-2-</font> 	                
68480      	,	.Reset( TxVld & Tx_Rdy )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68482      	);
           	<font color = "green">-1-</font>  
68483      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
68484      		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
68485      			u_24d1 <= #1.0 ( 36'b000000000000000000000000000000000000 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68488      	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud( .I( DCnt ) , .O( DSel ) );
           	<font color = "red">-1-</font>                                                           
68489      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
68490      		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
68491      			u_fd75 <= #1.0 ( 36'b000000000000000000000000000000000000 );
           <font color = "green">			==></font>
68492      		else if ( DCe [1] )
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68496      			u_fe9 <= #1.0 ( 36'b000000000000000000000000000000000000 );
           			<font color = "green">-1-</font>                                                           
68497      		else if ( DCe [2] )
           <font color = "green">		==></font>
68498      			u_fe9 <= #1.0 ( DClean );
           			<font color = "red">-2-</font>                         
68499      	assign Tx_Tail = Rx_Tail;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68501      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "green">-1-</font>                                                   
68502      		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
68503      			Tx_Head <= #1.0 ( 1'b1 );
           			<font color = "red">-2-</font>                         
68504      		else if ( Tx_Vld & Tx_Rdy )
           		                           
68505      			Tx_Head <= #1.0 ( Tx_Tail );
           			                            
68506      endmodule
                    
68507      
           
68508      `timescale 1ps/1ps
                             
68509      module rsnoc_z_H_R_T_Sa_U_Iu_91ca3148 (
                                                  
68510      	Rx_Data
           	       
68511      ,	Rx_Head
            	       
68512      ,	Rx_Rdy
            	      
68513      ,	Rx_Tail
            	       
68514      ,	Rx_Vld
            	      
68515      ,	Sys_Clk
            	       
68516      ,	Sys_Clk_ClkS
            	            
68517      ,	Sys_Clk_En
            	          
68518      ,	Sys_Clk_EnS
            	           
68519      ,	Sys_Clk_RetRstN
            	               
68520      ,	Sys_Clk_RstN
            	            
68521      ,	Sys_Clk_Tm
            	          
68522      ,	Sys_Pwr_Idle
            	            
68523      ,	Sys_Pwr_WakeUp
            	              
68524      ,	Tx_Data
            	       
68525      ,	Tx_Head
            	       
68526      ,	Tx_Rdy
            	      
68527      ,	Tx_Tail
            	       
68528      ,	Tx_Vld
            	      
68529      );
             
68530      	input  [107:0] Rx_Data         ;
           	                                
68531      	input          Rx_Head         ;
           	                                
68532      	output         Rx_Rdy          ;
           	                                
68533      	input          Rx_Tail         ;
           	                                
68534      	input          Rx_Vld          ;
           	                                
68535      	input          Sys_Clk         ;
           	                                
68536      	input          Sys_Clk_ClkS    ;
           	                                
68537      	input          Sys_Clk_En      ;
           	                                
68538      	input          Sys_Clk_EnS     ;
           	                                
68539      	input          Sys_Clk_RetRstN ;
           	                                
68540      	input          Sys_Clk_RstN    ;
           	                                
68541      	input          Sys_Clk_Tm      ;
           	                                
68542      	output         Sys_Pwr_Idle    ;
           	                                
68543      	output         Sys_Pwr_WakeUp  ;
           	                                
68544      	output [215:0] Tx_Data         ;
           	                                
68545      	output         Tx_Head         ;
           	                                
68546      	input          Tx_Rdy          ;
           	                                
68547      	output         Tx_Tail         ;
           	                                
68548      	output         Tx_Vld          ;
           	                                
68549      	rsnoc_z_H_R_T_Sa_U_Up_33b4d8fc A0(
           	                                  
68550      		.Rx_Data( Rx_Data )
           		                   
68551      	,	.Rx_Head( Rx_Head )
           	 	                   
68552      	,	.Rx_Rdy( Rx_Rdy )
           	 	                 
68553      	,	.Rx_Tail( Rx_Tail )
           	 	                   
68554      	,	.Rx_Vld( Rx_Vld )
           	 	                 
68555      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68556      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68557      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68558      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68559      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68560      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68561      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68562      	,	.Sys_Pwr_Idle( )
           	 	                
68563      	,	.Sys_Pwr_WakeUp( )
           	 	                  
68564      	,	.Tx_Data( Tx_Data )
           	 	                   
68565      	,	.Tx_Head( Tx_Head )
           	 	                   
68566      	,	.Tx_Rdy( Tx_Rdy )
           	 	                 
68567      	,	.Tx_Tail( Tx_Tail )
           	 	                   
68568      	,	.Tx_Vld( Tx_Vld )
           	 	                 
68569      	);
           	  
68570      	assign Sys_Pwr_Idle = 1'b1;
           	                           
68571      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
68572      endmodule
                    
68573      
           
68574      `timescale 1ps/1ps
                             
68575      module rsnoc_z_H_R_T_Sa_U_U_91ca3148 (
                                                 
68576      	Rx_Data
           	       
68577      ,	Rx_Head
            	       
68578      ,	Rx_Rdy
            	      
68579      ,	Rx_Tail
            	       
68580      ,	Rx_Vld
            	      
68581      ,	Sys_Clk
            	       
68582      ,	Sys_Clk_ClkS
            	            
68583      ,	Sys_Clk_En
            	          
68584      ,	Sys_Clk_EnS
            	           
68585      ,	Sys_Clk_RetRstN
            	               
68586      ,	Sys_Clk_RstN
            	            
68587      ,	Sys_Clk_Tm
            	          
68588      ,	Sys_Pwr_Idle
            	            
68589      ,	Sys_Pwr_WakeUp
            	              
68590      ,	Tx_Data
            	       
68591      ,	Tx_Head
            	       
68592      ,	Tx_Rdy
            	      
68593      ,	Tx_Tail
            	       
68594      ,	Tx_Vld
            	      
68595      ,	WakeUp_Rx
            	         
68596      );
             
68597      	input  [107:0] Rx_Data         ;
           	                                
68598      	input          Rx_Head         ;
           	                                
68599      	output         Rx_Rdy          ;
           	                                
68600      	input          Rx_Tail         ;
           	                                
68601      	input          Rx_Vld          ;
           	                                
68602      	input          Sys_Clk         ;
           	                                
68603      	input          Sys_Clk_ClkS    ;
           	                                
68604      	input          Sys_Clk_En      ;
           	                                
68605      	input          Sys_Clk_EnS     ;
           	                                
68606      	input          Sys_Clk_RetRstN ;
           	                                
68607      	input          Sys_Clk_RstN    ;
           	                                
68608      	input          Sys_Clk_Tm      ;
           	                                
68609      	output         Sys_Pwr_Idle    ;
           	                                
68610      	output         Sys_Pwr_WakeUp  ;
           	                                
68611      	output [215:0] Tx_Data         ;
           	                                
68612      	output         Tx_Head         ;
           	                                
68613      	input          Tx_Rdy          ;
           	                                
68614      	output         Tx_Tail         ;
           	                                
68615      	output         Tx_Vld          ;
           	                                
68616      	output         WakeUp_Rx       ;
           	                                
68617      	wire [107:0] Rx1_Data ;
           	                       
68618      	wire         Rx1_Head ;
           	                       
68619      	wire         Rx1_Rdy  ;
           	                       
68620      	wire         Rx1_Tail ;
           	                       
68621      	wire         Rx1_Vld  ;
           	                       
68622      	wire [215:0] Tx1_Data ;
           	                       
68623      	wire         Tx1_Head ;
           	                       
68624      	wire         Tx1_Rdy  ;
           	                       
68625      	wire         Tx1_Tail ;
           	                       
68626      	wire         Tx1_Vld  ;
           	                       
68627      	assign Rx1_Data = Rx_Data;
           	                          
68628      	assign Rx1_Head = Rx_Head;
           	                          
68629      	assign Rx1_Tail = Rx_Tail;
           	                          
68630      	assign Rx1_Vld = Rx_Vld;
           	                        
68631      	assign Tx1_Rdy = Tx_Rdy;
           	                        
68632      	rsnoc_z_H_R_T_Sa_U_Iu_91ca3148 Iu(
           	                                  
68633      		.Rx_Data( Rx1_Data )
           		                    
68634      	,	.Rx_Head( Rx1_Head )
           	 	                    
68635      	,	.Rx_Rdy( Rx1_Rdy )
           	 	                  
68636      	,	.Rx_Tail( Rx1_Tail )
           	 	                    
68637      	,	.Rx_Vld( Rx1_Vld )
           	 	                  
68638      	,	.Sys_Clk( Sys_Clk )
           	 	                   
68639      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
68640      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
68641      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
68642      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
68643      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
68644      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
68645      	,	.Sys_Pwr_Idle( )
           	 	                
68646      	,	.Sys_Pwr_WakeUp( )
           	 	                  
68647      	,	.Tx_Data( Tx1_Data )
           	 	                    
68648      	,	.Tx_Head( Tx1_Head )
           	 	                    
68649      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
68650      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
68651      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
68652      	);
           	  
68653      	assign Rx_Rdy = Rx1_Rdy;
           	                        
68654      	assign Sys_Pwr_Idle = 1'b1;
           	                           
68655      	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
68656      	assign Tx_Data = { Tx1_Data [215:146] , Tx1_Data [145:0] };
           	                                                           
68657      	assign Tx_Head = Tx1_Head;
           	                          
68658      	assign Tx_Tail = Tx1_Tail;
           	                          
68659      	assign Tx_Vld = Tx1_Vld;
           	                        
68660      	assign WakeUp_Rx = Rx_Vld;
           	                          
68661      endmodule
                    
68662      
           
68663      
           
68664      
           
68665      // FlexNoC version    : 4.7.0
                                        
68666      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
68667      // Exported Structure : /Specification.Architecture.Structure
                                                                        
68668      // ExportOption       : /verilog
                                           
68669      
           
68670      `timescale 1ps/1ps
                             
68671      module rsnoc_z_T_C_S_C_L_R_Bm_I4o1 ( I , O , Sel );
                                                              
68672      	input  [3:0] I   ;
           	                  
68673      	output       O   ;
           	                  
68674      	input  [1:0] Sel ;
           	                  
68675      	wire  u_7404 ;
           	              
68676      	wire  u_75d0 ;
           	              
68677      	wire  u_8888 ;
           	              
68678      	wire  u_ae98 ;
           	              
68679      	reg   O      ;
           	              
68680      	assign u_ae98 = I [3];
           	                      
68681      	assign u_75d0 = I [2];
           	                      
68682      	assign u_8888 = I [1];
           	                      
68683      	assign u_7404 = I [0];
           	                      
68684      	always @( Sel  or u_7404  or u_75d0  or u_8888  or u_ae98 ) begin
           	                                                                 
68685      		case ( Sel )
           		            
68686      			2'b11 : O = u_ae98 ;
           			                    
68687      			2'b10 : O = u_75d0 ;
           			                    
68688      			2'b01 : O = u_8888 ;
           			                    
68689      			2'b0  : O = u_7404 ;
           			                    
68690      		endcase
           		       
68691      	end
           	   
68692      endmodule
                    
68693      
           
68694      `timescale 1ps/1ps
                             
68695      module rsnoc_z_T_C_S_C_L_R_T_N169 ( I , O );
                                                       
68696      	input  [143:0] I ;
           	                  
68697      	output [143:0] O ;
           	                  
68698      	assign O =
           	          
68699      		{	I [143]
           		 	       
68700      		,	I [134]
           		 	       
68701      		,	I [125]
           		 	       
68702      		,	I [116]
           		 	       
68703      		,	I [107]
           		 	       
68704      		,	I [98]
           		 	      
68705      		,	I [89]
           		 	      
68706      		,	I [80]
           		 	      
68707      		,	I [71]
           		 	      
68708      		,	I [62]
           		 	      
68709      		,	I [53]
           		 	      
68710      		,	I [44]
           		 	      
68711      		,	I [35]
           		 	      
68712      		,	I [26]
           		 	      
68713      		,	I [17]
           		 	      
68714      		,	I [8]
           		 	     
68715      		,	I [142]
           		 	       
68716      		,	I [133]
           		 	       
68717      		,	I [124]
           		 	       
68718      		,	I [115]
           		 	       
68719      		,	I [106]
           		 	       
68720      		,	I [97]
           		 	      
68721      		,	I [88]
           		 	      
68722      		,	I [79]
           		 	      
68723      		,	I [70]
           		 	      
68724      		,	I [61]
           		 	      
68725      		,	I [52]
           		 	      
68726      		,	I [43]
           		 	      
68727      		,	I [34]
           		 	      
68728      		,	I [25]
           		 	      
68729      		,	I [16]
           		 	      
68730      		,	I [7]
           		 	     
68731      		,	I [141]
           		 	       
68732      		,	I [132]
           		 	       
68733      		,	I [123]
           		 	       
68734      		,	I [114]
           		 	       
68735      		,	I [105]
           		 	       
68736      		,	I [96]
           		 	      
68737      		,	I [87]
           		 	      
68738      		,	I [78]
           		 	      
68739      		,	I [69]
           		 	      
68740      		,	I [60]
           		 	      
68741      		,	I [51]
           		 	      
68742      		,	I [42]
           		 	      
68743      		,	I [33]
           		 	      
68744      		,	I [24]
           		 	      
68745      		,	I [15]
           		 	      
68746      		,	I [6]
           		 	     
68747      		,	I [140]
           		 	       
68748      		,	I [131]
           		 	       
68749      		,	I [122]
           		 	       
68750      		,	I [113]
           		 	       
68751      		,	I [104]
           		 	       
68752      		,	I [95]
           		 	      
68753      		,	I [86]
           		 	      
68754      		,	I [77]
           		 	      
68755      		,	I [68]
           		 	      
68756      		,	I [59]
           		 	      
68757      		,	I [50]
           		 	      
68758      		,	I [41]
           		 	      
68759      		,	I [32]
           		 	      
68760      		,	I [23]
           		 	      
68761      		,	I [14]
           		 	      
68762      		,	I [5]
           		 	     
68763      		,	I [139]
           		 	       
68764      		,	I [130]
           		 	       
68765      		,	I [121]
           		 	       
68766      		,	I [112]
           		 	       
68767      		,	I [103]
           		 	       
68768      		,	I [94]
           		 	      
68769      		,	I [85]
           		 	      
68770      		,	I [76]
           		 	      
68771      		,	I [67]
           		 	      
68772      		,	I [58]
           		 	      
68773      		,	I [49]
           		 	      
68774      		,	I [40]
           		 	      
68775      		,	I [31]
           		 	      
68776      		,	I [22]
           		 	      
68777      		,	I [13]
           		 	      
68778      		,	I [4]
           		 	     
68779      		,	I [138]
           		 	       
68780      		,	I [129]
           		 	       
68781      		,	I [120]
           		 	       
68782      		,	I [111]
           		 	       
68783      		,	I [102]
           		 	       
68784      		,	I [93]
           		 	      
68785      		,	I [84]
           		 	      
68786      		,	I [75]
           		 	      
68787      		,	I [66]
           		 	      
68788      		,	I [57]
           		 	      
68789      		,	I [48]
           		 	      
68790      		,	I [39]
           		 	      
68791      		,	I [30]
           		 	      
68792      		,	I [21]
           		 	      
68793      		,	I [12]
           		 	      
68794      		,	I [3]
           		 	     
68795      		,	I [137]
           		 	       
68796      		,	I [128]
           		 	       
68797      		,	I [119]
           		 	       
68798      		,	I [110]
           		 	       
68799      		,	I [101]
           		 	       
68800      		,	I [92]
           		 	      
68801      		,	I [83]
           		 	      
68802      		,	I [74]
           		 	      
68803      		,	I [65]
           		 	      
68804      		,	I [56]
           		 	      
68805      		,	I [47]
           		 	      
68806      		,	I [38]
           		 	      
68807      		,	I [29]
           		 	      
68808      		,	I [20]
           		 	      
68809      		,	I [11]
           		 	      
68810      		,	I [2]
           		 	     
68811      		,	I [136]
           		 	       
68812      		,	I [127]
           		 	       
68813      		,	I [118]
           		 	       
68814      		,	I [109]
           		 	       
68815      		,	I [100]
           		 	       
68816      		,	I [91]
           		 	      
68817      		,	I [82]
           		 	      
68818      		,	I [73]
           		 	      
68819      		,	I [64]
           		 	      
68820      		,	I [55]
           		 	      
68821      		,	I [46]
           		 	      
68822      		,	I [37]
           		 	      
68823      		,	I [28]
           		 	      
68824      		,	I [19]
           		 	      
68825      		,	I [10]
           		 	      
68826      		,	I [1]
           		 	     
68827      		,	I [135]
           		 	       
68828      		,	I [126]
           		 	       
68829      		,	I [117]
           		 	       
68830      		,	I [108]
           		 	       
68831      		,	I [99]
           		 	      
68832      		,	I [90]
           		 	      
68833      		,	I [81]
           		 	      
68834      		,	I [72]
           		 	      
68835      		,	I [63]
           		 	      
68836      		,	I [54]
           		 	      
68837      		,	I [45]
           		 	      
68838      		,	I [36]
           		 	      
68839      		,	I [27]
           		 	      
68840      		,	I [18]
           		 	      
68841      		,	I [9]
           		 	     
68842      		,	I [0]
           		 	     
68843      		};
           		  
68844      endmodule
                    
68845      
           
68846      `timescale 1ps/1ps
                             
68847      module rsnoc_z_H_R_T_Sa_U_Dp_3e7485f0 (
                                                  
68848      	Rx_Data
           	       
68849      ,	Rx_Head
            	       
68850      ,	Rx_Rdy
            	      
68851      ,	Rx_Tail
            	       
68852      ,	Rx_Vld
            	      
68853      ,	Sys_Clk
            	       
68854      ,	Sys_Clk_ClkS
            	            
68855      ,	Sys_Clk_En
            	          
68856      ,	Sys_Clk_EnS
            	           
68857      ,	Sys_Clk_RetRstN
            	               
68858      ,	Sys_Clk_RstN
            	            
68859      ,	Sys_Clk_Tm
            	          
68860      ,	Sys_Pwr_Idle
            	            
68861      ,	Sys_Pwr_WakeUp
            	              
68862      ,	Tx_Data
            	       
68863      ,	Tx_Head
            	       
68864      ,	Tx_Rdy
            	      
68865      ,	Tx_Tail
            	       
68866      ,	Tx_Vld
            	      
68867      );
             
68868      	input  [215:0] Rx_Data         ;
           	                                
68869      	input          Rx_Head         ;
           	                                
68870      	output         Rx_Rdy          ;
           	                                
68871      	input          Rx_Tail         ;
           	                                
68872      	input          Rx_Vld          ;
           	                                
68873      	input          Sys_Clk         ;
           	                                
68874      	input          Sys_Clk_ClkS    ;
           	                                
68875      	input          Sys_Clk_En      ;
           	                                
68876      	input          Sys_Clk_EnS     ;
           	                                
68877      	input          Sys_Clk_RetRstN ;
           	                                
68878      	input          Sys_Clk_RstN    ;
           	                                
68879      	input          Sys_Clk_Tm      ;
           	                                
68880      	output         Sys_Pwr_Idle    ;
           	                                
68881      	output         Sys_Pwr_WakeUp  ;
           	                                
68882      	output [107:0] Tx_Data         ;
           	                                
68883      	output         Tx_Head         ;
           	                                
68884      	input          Tx_Rdy          ;
           	                                
68885      	output         Tx_Tail         ;
           	                                
68886      	output         Tx_Vld          ;
           	                                
68887      	wire [1:0]   u_298c    ;
           	                        
68888      	wire [35:0]  u_3382    ;
           	                        
68889      	wire [3:0]   u_37c3    ;
           	                        
68890      	wire [35:0]  u_37e9    ;
           	                        
68891      	wire [35:0]  u_45ca    ;
           	                        
68892      	wire [1:0]   u_56      ;
           	                        
68893      	wire [3:0]   u_686c    ;
           	                        
68894      	wire [3:0]   u_70f0    ;
           	                        
68895      	wire [143:0] u_72eb    ;
           	                        
68896      	wire [6:0]   u_760c    ;
           	                        
68897      	wire [3:0]   u_8c9e    ;
           	                        
68898      	wire         u_93c4    ;
           	                        
68899      	wire [3:0]   u_a1a5    ;
           	                        
68900      	wire [30:0]  u_b4b7    ;
           	                        
68901      	wire [6:0]   u_ed9d    ;
           	                        
68902      	wire [1:0]   u_f3c6    ;
           	                        
68903      	wire [35:0]  u_fe08    ;
           	                        
68904      	wire [3:0]   Addr      ;
           	                        
68905      	wire [15:0]  Be        ;
           	                        
68906      	wire [3:0]   BeGrp     ;
           	                        
68907      	wire [1:0]   DSel      ;
           	                        
68908      	reg  [1:0]   DSelReg   ;
           	                        
68909      	wire [1:0]   End       ;
           	                        
68910      	wire         HasData   ;
           	                        
68911      	reg          Head      ;
           	                        
68912      	wire [9:0]   Info      ;
           	                        
68913      	wire [9:0]   Info1     ;
           	                        
68914      	reg  [9:0]   Info1Reg  ;
           	                        
68915      	wire         Last      ;
           	                        
68916      	wire [1:0]   LastAddr  ;
           	                        
68917      	wire [1:0]   LastAddrA ;
           	                        
68918      	wire         LastWord  ;
           	                        
68919      	wire [3:0]   Len1      ;
           	                        
68920      	wire [3:0]   Len1A     ;
           	                        
68921      	reg          New       ;
           	                        
68922      	wire         Next      ;
           	                        
68923      	wire [1:0]   Restart   ;
           	                        
68924      	wire [69:0]  RxHdr     ;
           	                        
68925      	wire [3:0]   RxOpc     ;
           	                        
68926      	wire [145:0] RxPld     ;
           	                        
68927      	wire         RxVld     ;
           	                        
68928      	reg  [35:0]  TxData    ;
           	                        
68929      	wire [37:0]  TxPld     ;
           	                        
68930      	wire         TxTail    ;
           	                        
68931      	wire         WordErr   ;
           	                        
68932      	wire         Wr        ;
           	                        
68933      	wire         Wrap      ;
           	                        
68934      	reg          Tx_Head   ;
           	                        
68935      	assign Len1A = Info [3:0];
           	                          
68936      	assign Len1 = Len1A;
           	                    
68937      	assign Addr = Info [7:4];
           	                         
68938      	assign RxHdr = Rx_Data [215:146];
           	                                 
68939      	assign RxOpc = RxHdr [54:51];
           	                             
68940      	assign u_b4b7 = RxHdr [41:11];
           	                              
68941      	assign u_760c = RxHdr [48:42];
           	                              
68942      	assign Info1 =
           	              
68943      		{		RxOpc == 4'b0100 | RxOpc == 4'b0101 | RxOpc == 4'b0110 | RxOpc == 4'b0111
           		 		                                                                         
68944      		,		RxOpc == 4'b0001 | RxOpc == 4'b0101
           		 		                                   
68945      		,	u_b4b7 [3:0]
           		 	            
68946      		,	u_760c [3:0]
           		 	            
68947      		};
           		  
68948      	assign Info = Rx_Head ? Info1 : Info1Reg;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68518      ,	Sys_Clk_EnS
           <font color = "green">-1-</font> 	           
68519      ,	Sys_Clk_RetRstN
           <font color = "green">==></font>
68520      ,	Sys_Clk_RstN
           <font color = "red">-2-</font> 	            
68521      ,	Sys_Clk_Tm
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68523      ,	Sys_Pwr_WakeUp
           <font color = "green">-1-</font> 	              
68524      ,	Tx_Data
           <font color = "green">==></font>
68525      ,	Tx_Head
           <font color = "red">-2-</font> 	       
68526      ,	Tx_Rdy
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68562      	,	.Sys_Pwr_Idle( )
           	<font color = "red">-1-</font> 	                
68563      	,	.Sys_Pwr_WakeUp( )
           <font color = "red">	==></font>
68564      	,	.Tx_Data( Tx_Data )
           <font color = "red">	==></font>
68565      	,	.Tx_Head( Tx_Head )
           <font color = "red">	==></font>
68566      	,	.Tx_Rdy( Tx_Rdy )
           <font color = "red">	==></font>
68567      	,	.Tx_Tail( Tx_Tail )
           <font color = "red">	==></font>
68568      	,	.Tx_Vld( Tx_Vld )
           <font color = "red">	==></font>
68569      	);
           <font color = "red">	==></font>
68570      	assign Sys_Pwr_Idle = 1'b1;
           <font color = "red">	==></font>
68571      	assign Sys_Pwr_WakeUp = 1'b0;
           <font color = "red">	==></font>
68572      endmodule
           <font color = "red">==></font>
68573      
           <font color = "red">==></font>
68574      `timescale 1ps/1ps
           <font color = "red">==></font>
68575      module rsnoc_z_H_R_T_Sa_U_U_91ca3148 (
           <font color = "red">==></font>
68576      	Rx_Data
           <font color = "red">	==></font>
68577      ,	Rx_Head
           <font color = "red">==></font>
68578      ,	Rx_Rdy
           <font color = "red">==></font>
68579      ,	Rx_Tail
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>16'b0000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b1000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68636      	,	.Rx_Tail( Rx1_Tail )
           	<font color = "red">-1-</font> 	                    
68637      	,	.Rx_Vld( Rx1_Vld )
           <font color = "green">	==></font>
68638      	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
68639      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
68640      	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
68641      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
68642      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
68643      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
68644      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
68645      	,	.Sys_Pwr_Idle( )
           <font color = "red">	==></font>
68646      	,	.Sys_Pwr_WakeUp( )
           <font color = "red">	==></font>
68647      	,	.Tx_Data( Tx1_Data )
           <font color = "red">	==></font>
68648      	,	.Tx_Head( Tx1_Head )
           <font color = "red">	==></font>
68649      	,	.Tx_Rdy( Tx1_Rdy )
           <font color = "red">	==></font>
68650      	,	.Tx_Tail( Tx1_Tail )
           <font color = "red">	==></font>
68651      	,	.Tx_Vld( Tx1_Vld )
           <font color = "red">	==></font>
68652      	);
           <font color = "red">	==></font>
68653      	assign Rx_Rdy = Rx1_Rdy;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>16'b0000000000000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b1000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68676      	wire  u_75d0 ;
           	<font color = "red">-1-</font>              
68677      	wire  u_8888 ;
           <font color = "red">	==></font>
68678      	wire  u_ae98 ;
           <font color = "red">	==></font>
68679      	reg   O      ;
           <font color = "red">	==></font>
68680      	assign u_ae98 = I [3];
           <font color = "red">	==></font>
68681      	assign u_75d0 = I [2];
           <font color = "green">	==></font>
68682      	assign u_8888 = I [1];
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68747      		,	I [140]
           		<font color = "green">-1-</font> 	       
68748      		,	I [131]
           <font color = "green">		==></font>
68749      		,	I [122]
           		<font color = "red">-2-</font> 	       
68750      		,	I [113]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68793      		,	I [12]
           		<font color = "green">-1-</font> 	      
68794      		,	I [3]
           <font color = "green">		==></font>
68795      		,	I [137]
           		<font color = "red">-2-</font> 	       
68796      		,	I [128]
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68872      	input          Rx_Vld          ;
           	<font color = "red">-1-</font>                                
68873      	input          Sys_Clk         ;
           <font color = "green">	==></font>
68874      	input          Sys_Clk_ClkS    ;
           <font color = "green">	==></font>
68875      	input          Sys_Clk_En      ;
           <font color = "red">	==></font>
68876      	input          Sys_Clk_EnS     ;
           <font color = "red">	==></font>
68877      	input          Sys_Clk_RetRstN ;
           <font color = "red">	==></font>
68878      	input          Sys_Clk_RstN    ;
           <font color = "red">	==></font>
68879      	input          Sys_Clk_Tm      ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
68884      	input          Tx_Rdy          ;
           	<font color = "red">-1-</font>                                
68885      	output         Tx_Tail         ;
           <font color = "red">	==></font>
68886      	output         Tx_Vld          ;
           <font color = "green">	==></font>
68887      	wire [1:0]   u_298c    ;
           <font color = "red">	==></font>
68888      	wire [35:0]  u_3382    ;
           <font color = "green">	==></font>
68889      	wire [3:0]   u_37c3    ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69085      	,	.Tx_Head( Tx_Head )
           	<font color = "red">-1-</font> 	                   
69086      	,	.Tx_Rdy( Tx_Rdy )
           <font color = "red">	==></font>
69087      	,	.Tx_Tail( Tx_Tail )
           <font color = "red">	==></font>
69088      	,	.Tx_Vld( Tx_Vld )
           <font color = "red">	==></font>
69089      	);
           <font color = "red">	==></font>
69090      	assign Sys_Pwr_Idle = 1'b1;
           <font color = "red">	==></font>
69091      	assign Sys_Pwr_WakeUp = 1'b0;
           <font color = "red">	==></font>
69092      endmodule
           <font color = "red">==></font>
69093      
           <font color = "red">==></font>
69094      `timescale 1ps/1ps
           <font color = "red">==></font>
69095      module rsnoc_z_H_R_T_Sa_U_U_54d25917 (
           <font color = "red">==></font>
69096      	Rx_Data
           <font color = "red">	==></font>
69097      ,	Rx_Head
           <font color = "red">==></font>
69098      ,	Rx_Rdy
           <font color = "red">==></font>
69099      ,	Rx_Tail
           <font color = "red">==></font>
69100      ,	Rx_Vld
           <font color = "red">==></font>
69101      ,	Sys_Clk
           <font color = "red">==></font>
69102      ,	Sys_Clk_ClkS
           <font color = "green">==></font>
69103      ,	Sys_Clk_En
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69107      ,	Sys_Clk_Tm
           <font color = "green">-1-</font> 	          
69108      ,	Sys_Pwr_Idle
           <font color = "green">==></font>
69109      ,	Sys_Pwr_WakeUp
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69112      ,	Tx_Rdy
           <font color = "green">-1-</font> 	      
69113      ,	Tx_Tail
           <font color = "green">==></font>
69114      ,	Tx_Vld
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_299860">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_9a01fdb2">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
