
---------- Begin Simulation Statistics ----------
final_tick                                64236628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67411252                       # Number of bytes of host memory used
host_seconds                                   809.26                       # Real time elapsed on the host
host_tick_rate                               79377063                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.064237                       # Number of seconds simulated
sim_ticks                                 64236628000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  58130196                       # number of cc regfile reads
system.cpu.cc_regfile_writes                134717591                       # number of cc regfile writes
system.cpu.committedInsts::0                100002379                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000001                       # Number of Instructions Simulated
system.cpu.committedInsts::total            200002380                       # Number of Instructions Simulated
system.cpu.committedOps::0                  165859658                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  165855449                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              331715107                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.284702                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.284733                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.642359                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  84764459                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 48203494                       # number of floating regfile writes
system.cpu.idleCycles                          131484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                90229                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               4859264                       # Number of branches executed
system.cpu.iew.exec_branches::1               4859287                       # Number of branches executed
system.cpu.iew.exec_branches::total           9718551                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.597545                       # Inst execution rate
system.cpu.iew.exec_refs::0                  39396182                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  39398801                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              78794983                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 8328290                       # Number of stores executed
system.cpu.iew.exec_stores::1                 8329043                       # Number of stores executed
system.cpu.iew.exec_stores::total            16657333                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18021484                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              62002458                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                532                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16738139                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           334595584                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           31067892                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           31069758                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       62137650                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             90563                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             333715024                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                2992838                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3647182                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  92332                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               9190971                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            637                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        35054                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          55175                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              238010809                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              238026444                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          476037253                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  166540098                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  166538865                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              333078963                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.561384                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.561391                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.561388                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              133615527                       # num instructions producing a value
system.cpu.iew.wb_producers::1              133625852                       # num instructions producing a value
system.cpu.iew.wb_producers::total          267241379                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.296302                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.296292                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.592594                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   166580694                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   166580627                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               333161321                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                560965792                       # number of integer regfile reads
system.cpu.int_regfile_writes               269563774                       # number of integer regfile writes
system.cpu.ipc::0                            0.778391                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.778372                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.556763                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1059715      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             102272667     61.17%     61.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6343005      3.79%     65.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 98780      0.06%     65.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1447827      0.87%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2516      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2860639      1.71%     68.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     68.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6334      0.00%     68.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2868209      1.72%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                971      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4783197      2.86%     72.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386912      1.43%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              18      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347513      2.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25096123     15.01%     91.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7619301      4.56%     95.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6222935      3.72%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         789236      0.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              167205984                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1059510      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             102271469     61.16%     61.80% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult              6342499      3.79%     65.59% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 98792      0.06%     65.65% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd             1447780      0.87%     66.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  32      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 2518      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     66.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu              2860623      1.71%     68.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                   54      0.00%     68.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                 6299      0.00%     68.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             2868127      1.72%     69.95% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift               1016      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd         4783210      2.86%     72.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     72.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     72.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt         2386918      1.43%     74.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv              16      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult        3347527      2.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.24% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             25095719     15.01%     91.25% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite             7618943      4.56%     95.80% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         6225636      3.72%     99.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         791014      0.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              167207702                       # Type of FU issued
system.cpu.iq.FU_type::total                334413686      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                79140979                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           132400037                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     52464849                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           52891811                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 22260342                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 22247887                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             44508229                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.066565                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.066528                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.133093                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                13871760     31.17%     31.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 893503      2.01%     33.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  661823      1.49%     34.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               7197074     16.17%     50.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     8      0.00%     50.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     50.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     50.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     50.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     50.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     50.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    563      0.00%     50.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     50.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                4113200      9.24%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     24      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1658      0.00%     60.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                225599      0.51%     60.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  580      0.00%     60.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            316810      0.71%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt            105077      0.24%     61.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                17      0.00%     61.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult          1066531      2.40%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               14341929     32.22%     96.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1712073      3.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              341621405                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          753287292                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    280614114                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         284584715                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  334594109                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 334413686                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1475                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2880308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             50268                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            911                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4633907                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     128341773                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.605650                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.006981                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            30187551     23.52%     23.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12159288      9.47%     33.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18966069     14.78%     47.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            21784885     16.97%     64.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            21369517     16.65%     81.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            13841776     10.79%     92.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6949112      5.41%     97.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2082615      1.62%     99.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1000960      0.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       128341773                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.602983                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            911450                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1074                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             31001033                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8369124                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            911757                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores             1231                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             31001425                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores             8369015                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               106359623                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                        128473257                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  121                       # Number of system calls
system.cpu.workload1.numSyscalls                  121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       557708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1181361                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       905426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1679                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1811569                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1679                       # Total number of snoops made to the snoop filter.
sim_insts                                   200002380                       # Number of instructions simulated
sim_ops                                     331715107                       # Number of ops (including micro ops) simulated
host_inst_rate                                 247142                       # Simulator instruction rate (inst/s)
host_op_rate                                   409899                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 9888244                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6648549                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             95559                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4485917                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4454735                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.304891                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1077585                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1056796                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1046390                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10406                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1941                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts         2676566                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             564                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             85737                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    128334656                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.584766                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.981678                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        42450581     33.08%     33.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        27259817     21.24%     54.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        14837445     11.56%     65.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         8932036      6.96%     72.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3491578      2.72%     75.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2722491      2.12%     77.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2612265      2.04%     79.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3495609      2.72%     82.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        22532834     17.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    128334656                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100002379                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000001                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     200002380                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           165859658                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           165855449                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       331715107                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 38925681                       # Number of memory references committed
system.cpu.commit.memRefs::1                 38924502                       # Number of memory references committed
system.cpu.commit.memRefs::total             77850183                       # Number of memory references committed
system.cpu.commit.loads::0                   30660538                       # Number of loads committed
system.cpu.commit.loads::1                   30659615                       # Number of loads committed
system.cpu.commit.loads::total               61320153                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                      176                       # Number of memory barriers committed
system.cpu.commit.membars::1                      176                       # Number of memory barriers committed
system.cpu.commit.membars::total                  352                       # Number of memory barriers committed
system.cpu.commit.branches::0                 4825302                       # Number of branches committed
system.cpu.commit.branches::1                 4825261                       # Number of branches committed
system.cpu.commit.branches::total             9650563                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                26163705                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                26163688                       # Number of committed floating point instructions.
system.cpu.commit.floating::total            52327393                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                148072453                       # Number of committed integer instructions.
system.cpu.commit.integer::1                148068259                       # Number of committed integer instructions.
system.cpu.commit.integer::total            296140712                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             531470                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             531465                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1062935                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046499      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101765533     61.36%     61.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6341955      3.82%     65.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97654      0.06%     65.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445131      0.87%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2080      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855176      1.72%     68.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     68.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4942      0.00%     68.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865173      1.73%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          750      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779373      2.88%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384951      1.44%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344659      2.02%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24769523     14.93%     91.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7576889      4.57%     96.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891015      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688254      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    165859658                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1046493      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    101762947     61.36%     61.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult      6341526      3.82%     65.81% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv        97654      0.06%     65.87% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd      1445129      0.87%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           32      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         2080      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu      2855176      1.72%     68.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           54      0.00%     68.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt         4942      0.00%     68.47% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      2865172      1.73%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          750      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd      4779370      2.88%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt      2384950      1.44%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv           15      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult      3344657      2.02%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     24768606     14.93%     91.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite      7576635      4.57%     96.03% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      5891009      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       688252      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    165855449                       # Class of committed instruction
system.cpu.commit.committedInstType::total    331715107      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      22532834                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     72736260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         72736260                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     72736260                       # number of overall hits
system.cpu.dcache.overall_hits::total        72736260                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1779086                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1779086                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1779086                       # number of overall misses
system.cpu.dcache.overall_misses::total       1779086                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  98230167172                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98230167172                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  98230167172                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98230167172                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     74515346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     74515346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     74515346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     74515346                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023875                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023875                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023875                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55213.838551                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55213.838551                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55213.838551                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55213.838551                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      3285455                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           41624                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.931746                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       895963                       # number of writebacks
system.cpu.dcache.writebacks::total            895963                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       882916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       882916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       882916                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       882916                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       896170                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       896170                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       896170                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       896170                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  46870341172                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  46870341172                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  46870341172                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  46870341172                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012027                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012027                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012027                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012027                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52300.725501                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52300.725501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52300.725501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52300.725501                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13836                       # number of replacements
system.cpu.dcache.expired                      882127                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     56542541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        56542541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1442691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1442691                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  74133544500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  74133544500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     57985232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     57985232                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024880                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024880                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51385.601283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51385.601283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       882887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       882887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       559804                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       559804                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23110718000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23110718000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41283.588542                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41283.588542                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16193719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16193719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       336395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       336395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24096622672                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24096622672                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16530114                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16530114                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.020350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71631.928750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71631.928750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       336366                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       336366                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23759623172                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23759623172                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70636.221176                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70636.221176                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           157.753665                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            73632431                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            896169                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.163555                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   157.753665                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.308113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.308113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.402344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597018937                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597018937                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 50119862                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             106546296                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  74065287                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              25859769                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  92332                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4437296                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 10398                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              335172626                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                428934                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    61701726                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16665896                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        455028                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        154097                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              90077                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      203017784                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9888244                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6578710                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     128058001                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  102529                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1919                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  57335813                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  5309                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     1052                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           128341773                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.497387                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.502973                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   191756      0.15%      0.15% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  64122742     49.96%     50.11% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  64027275     49.89%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             128341773                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          128341773                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.628786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.826930                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 58342512     45.46%     45.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  4960499      3.87%     49.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  6384108      4.97%     54.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  7724669      6.02%     60.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  8487363      6.61%     66.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 15098510     11.76%     78.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 12485717      9.73%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  6743124      5.25%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  8115271      6.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            128341773                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.076967                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.580234                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     57324034                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         57324034                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     57324034                       # number of overall hits
system.cpu.icache.overall_hits::total        57324034                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11777                       # number of overall misses
system.cpu.icache.overall_misses::total         11777                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    551724500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    551724500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    551724500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    551724500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     57335811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57335811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     57335811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57335811                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000205                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000205                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000205                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000205                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46847.626730                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46847.626730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46847.626730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46847.626730                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          142                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    15.777778                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         9459                       # number of writebacks
system.cpu.icache.writebacks::total              9459                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1805                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1805                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1805                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1805                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         9972                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9972                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9972                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9972                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    468680500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    468680500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    468680500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    468680500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000174                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000174                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000174                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000174                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46999.649017                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46999.649017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46999.649017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46999.649017                       # average overall mshr miss latency
system.cpu.icache.replacements                   9459                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     57324034                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        57324034                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11777                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    551724500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    551724500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     57335811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57335811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46847.626730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46847.626730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1805                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1805                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    468680500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    468680500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46999.649017                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46999.649017                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.904550                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            57334006                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5749.499198                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.904550                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         458696460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        458696460                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    57337301                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2794                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1832196                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  340455                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   99                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 314                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 103944                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                15058                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  20387                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1833172                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  341800                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  103                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                 323                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 104128                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                15141                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                  20752                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  64236628000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  92332                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 66476619                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                48733971                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3471                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  80286094                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              61091059                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              334760626                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                164922                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0              14225                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1              12864                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total          27089                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0             5966117                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1             5963746                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total        11929863                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                 569                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                 448                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total            1017                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0            14916684                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1            14942225                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        29858909                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      5684617                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1      5682745                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total     11367362                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           454450187                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   811350382                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                562041403                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  84696062                       # Number of floating rename lookups
system.cpu.rename.committedMaps             450789129                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3660869                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      96                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  71315689                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1062244114                       # The number of ROB reads
system.cpu.rob.writes                       669167600                       # The number of ROB writes
system.cpu.thread21853.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread21853.numOps               165855449                       # Number of Ops committed
system.cpu.thread21853.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 3966                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               301842                       # number of demand (read+write) hits
system.l2.demand_hits::total                   305808                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3966                       # number of overall hits
system.l2.overall_hits::.cpu.data              301842                       # number of overall hits
system.l2.overall_hits::total                  305808                       # number of overall hits
system.l2.demand_misses::.cpu.inst               6005                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             594327                       # number of demand (read+write) misses
system.l2.demand_misses::total                 600332                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              6005                       # number of overall misses
system.l2.overall_misses::.cpu.data            594327                       # number of overall misses
system.l2.overall_misses::total                600332                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    431150000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  43185967999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      43617117999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    431150000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  43185967999                       # number of overall miss cycles
system.l2.overall_miss_latency::total     43617117999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             9971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           896169                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               906140                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            9971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          896169                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              906140                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.602247                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.663186                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.662516                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.602247                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.663186                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.662516                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71798.501249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72663.648125                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72654.994235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71798.501249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72663.648125                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72654.994235                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                285                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         7                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      40.714286                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        70                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              299970                       # number of writebacks
system.l2.writebacks::total                    299970                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data             194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 194                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                194                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          6005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        594133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            600138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         6005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       594133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        23521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           623659                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    395120000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  39608177999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40003297999                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    395120000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  39608177999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1749943347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  41753241346                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.602247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.662970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.662302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.602247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.662970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.688259                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65798.501249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66665.507553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66656.832260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65798.501249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66665.507553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74399.189958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66948.831567                       # average overall mshr miss latency
system.l2.replacements                         559380                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks       453831                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           453831                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       453831                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       453831                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       451560                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           451560                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       451560                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       451560                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        23521                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          23521                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1749943347                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1749943347                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74399.189958                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74399.189958                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             14156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14156                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          322211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              322211                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  23128146500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23128146500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        336367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            336367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71779.506286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71779.506286                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           77                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               77                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       322134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         322134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  21191131000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21191131000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65783.590059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65783.590059                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3966                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3966                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         6005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    431150000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    431150000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         9971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.602247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.602247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71798.501249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71798.501249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         6005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    395120000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    395120000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.602247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.602247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65798.501249                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65798.501249                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        287686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            287686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       272116                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          272116                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  20057821499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20057821499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       559802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        559802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.486093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.486093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73710.555421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73710.555421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data          117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       271999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       271999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  18417046999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18417046999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.485884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.485884                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67709.980548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67709.980548                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   27831                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               27831                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  9177                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 59750.601802                       # Cycle average of tags in use
system.l2.tags.total_refs                     1834855                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    624916                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.936163                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      94.704363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1212.399530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     56439.013211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2004.484698                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.018500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.861191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.030586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.911722                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1227                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         64309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3946                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        38920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        21008                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.018723                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.981277                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29609428                       # Number of tag accesses
system.l2.tags.data_accesses                 29609428                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples    150019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      3000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples    297299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples     11706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.004475754120                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         8756                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         8756                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             773569                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            141351                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     312065                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    150019                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   312065                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  150019                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    60                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.33                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     47.61                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               312065                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              150019                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 216107                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  71996                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  15055                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   5163                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   2190                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1051                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    319                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     80                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     29                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  4048                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  4335                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  7544                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  8629                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  8864                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  8921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  8960                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  8960                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  9029                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  9056                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  9095                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                  9304                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                  9313                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  8848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  8771                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  8767                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         8756                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     35.632481                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    31.102551                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   309.952054                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         8755     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28672-29183            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         8756                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         8756                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.127455                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.084894                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.222283                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            4350     49.68%     49.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             233      2.66%     52.34% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            3173     36.24%     88.58% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             795      9.08%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             139      1.59%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              50      0.57%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              11      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         8756                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   3840                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys               19972160                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             9601216                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   310.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   149.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                  64236401500                       # Total gap between requests
system.mem_ctrls0.avgGap                    139014.55                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       192000                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data     19027136                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher       749184                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks      9597952                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 2988948.921789605636                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 296203841.833042621613                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 11662878.692823041230                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 149415563.967647850513                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         3000                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data       297359                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher        11706                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks       150019                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     87581835                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   8545163090                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher    412747711                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 3001209035810                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     29193.94                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     28736.86                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     35259.50                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks  20005526.21                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       192000                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data     19030976                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher       749184                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total     19972160                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       192000                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       192000                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks      9601216                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total      9601216                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         3000                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data       297359                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher        11706                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total        312065                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks       150019                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total       150019                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst      2988949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    296263621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher     11662879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       310915448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      2988949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      2988949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks    149466376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total      149466376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks    149466376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      2988949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    296263621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher     11662879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      460381825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts              312005                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts             149968                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         9765                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         9822                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         9479                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         9622                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         9347                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         9590                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         9589                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         9583                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         9927                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         9850                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10        10041                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11        10117                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12        10138                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13        10063                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         9969                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         9818                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         9898                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         9822                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         9961                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         9665                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         9755                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         9578                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         9669                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         9840                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         9729                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         9565                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         9582                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         9597                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         9588                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         9622                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         9744                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         9670                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0         4812                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1         4842                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2         4607                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3         4766                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4         4488                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5         4710                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6         4763                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7         4566                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8         4759                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9         4647                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10         4731                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11         4571                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12         4554                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13         4543                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14         4412                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15         4477                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16         4554                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17         4562                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18         4617                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19         4656                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20         4789                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21         4635                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22         4737                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23         5149                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24         4806                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25         4690                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26         4711                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27         4839                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28         4691                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29         4687                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30         4806                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31         4791                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat             3587901176                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat           1039600660                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        9045492636                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               11499.50                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          28991.50                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits             252773                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             60337                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           81.02                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          40.23                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples       148860                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   198.615397                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   136.384608                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   206.600132                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127        63838     42.88%     42.88% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255        45017     30.24%     73.13% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383        16265     10.93%     84.05% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511         8303      5.58%     89.63% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639         6563      4.41%     94.04% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767         3191      2.14%     96.18% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895         1778      1.19%     97.38% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023          859      0.58%     97.95% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         3046      2.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total       148860                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead             19968320                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten           9597952                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             310.855669                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW             149.415564                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   2.40                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               1.62                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              67.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   232175492.640006                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   308661901.833598                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  659213968.895958                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 279060811.007997                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 11429365424.398813                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 38912649715.598000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 12034685927.308960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 63855813241.684906                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   994.071688                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  18194410352                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2887500000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  43154717648                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   232091286.336003                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   308562389.654397                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  653177904.287956                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 284593317.119996                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 11429365424.398813                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 38353415438.822266                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 12464380060.876995                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 63725585821.497673                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   992.044380                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  18856270558                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   2887500000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  42492857442                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples    149951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      3005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples    296728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples     11811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002952095652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         8720                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         8720                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             772401                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            141325                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     311590                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    149951                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   311590                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  149951                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    46                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.33                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     47.51                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               311590                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              149951                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 212631                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  72308                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  16728                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   6064                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   2411                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    960                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    296                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     91                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     39                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  4217                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  4465                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  7536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  8622                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  8847                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  8899                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  8955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  8933                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  8981                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  9027                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  9081                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                  9272                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                  9305                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  8828                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  8735                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  8736                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  8725                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  8722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         8720                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     35.725573                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    31.193236                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   313.463406                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         8719     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::29184-29695            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         8720                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         8720                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.189679                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.144648                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.259453                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            4195     48.11%     48.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             190      2.18%     50.29% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            3209     36.80%     87.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             850      9.75%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             194      2.22%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              57      0.65%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              21      0.24%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               3      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         8720                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   2944                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys               19941760                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             9596864                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   310.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   149.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                  64235911000                       # Total gap between requests
system.mem_ctrls1.avgGap                    139177.04                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       192320                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data     18990592                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher       755904                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks      9593216                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 2993930.503325921483                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 295634945.221595346928                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 11767491.905085677281                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 149341836.560910373926                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         3005                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data       296774                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher        11811                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks       149951                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     81419565                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   8559578789                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher    427660271                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 2996395202044                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     27094.70                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     28842.08                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     36208.64                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks  19982495.63                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       192320                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data     18993536                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher       755904                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total     19941760                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       192320                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       192320                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks      9596864                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total      9596864                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         3005                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data       296774                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher        11811                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total        311590                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks       149951                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total       149951                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst      2993931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    295680776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher     11767492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       310442198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst      2993931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total      2993931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks    149398627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total      149398627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks    149398627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst      2993931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    295680776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher     11767492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      459840825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts              311544                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts             149894                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         9755                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         9795                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         9415                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         9584                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         9383                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         9616                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         9525                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         9658                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         9953                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         9866                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10        10030                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11        10086                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12        10134                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13        10051                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         9898                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         9835                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         9899                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         9766                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         9843                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         9634                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         9660                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         9540                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         9637                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         9924                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         9729                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         9624                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         9631                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         9563                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         9646                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         9563                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         9625                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         9676                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0         4824                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1         4860                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2         4601                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3         4761                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4         4503                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5         4698                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6         4781                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7         4565                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8         4732                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9         4676                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10         4754                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11         4539                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12         4541                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13         4512                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14         4428                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15         4481                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16         4567                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17         4546                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18         4615                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19         4650                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20         4783                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21         4653                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22         4713                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23         5144                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24         4798                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25         4660                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26         4719                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27         4832                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28         4690                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29         4689                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30         4771                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31         4808                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat             3619130977                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat           1038064608                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        9068658625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               11616.76                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          29108.76                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits             252808                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             60334                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           81.15                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          40.25                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples       148293                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   199.142185                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   136.437444                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   208.024960                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127        63716     42.97%     42.97% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255        44745     30.17%     73.14% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383        16161     10.90%     84.04% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         8215      5.54%     89.58% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639         6482      4.37%     93.95% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767         3111      2.10%     96.05% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895         1830      1.23%     97.28% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023          875      0.59%     97.87% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         3158      2.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total       148293                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead             19938816                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten           9593216                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             310.396368                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW             149.341837                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   2.39                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               1.62                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              67.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   231938467.488005                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   308346779.932797                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  658641909.811159                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 279090878.975996                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 11429365424.398813                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 39001313891.735847                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 11966559780.672108                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 63875257133.016258                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   994.374380                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  18089353708                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2887500000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  43259774292                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   230559979.104005                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   306526536.321598                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  651810851.327956                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 284285120.447996                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 11429365424.398813                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 38364541454.635063                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 12455831257.766552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 63722920624.003487                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   992.002890                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  18841511104                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   2887500000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  42507616896                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             301521                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       299970                       # Transaction distribution
system.membus.trans_dist::CleanEvict           257736                       # Transaction distribution
system.membus.trans_dist::ReadExReq            322134                       # Transaction distribution
system.membus.trans_dist::ReadExResp           322134                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        301521                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       903226                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       901790                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1805016                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1805016                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port     29573376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port     29538624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     59112000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                59112000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            623655                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  623655    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              623655                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy          1255945898                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1255538374                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3332603964                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            569774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       753801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       451591                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          259410                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            38680                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           336367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          336367                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9972                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       559802                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29402                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2688303                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2717705                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1243520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    114696448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              115939968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          598061                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19198144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1504203                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001139                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033727                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1502490     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1713      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1504203                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64236628000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1811208995                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14988439                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1344266974                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
