/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [7:0] _05_;
  wire [5:0] _06_;
  wire [5:0] _07_;
  wire [6:0] _08_;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_37z;
  wire [13:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [19:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = _00_ ? celloutsig_0_1z : in_data[55];
  assign celloutsig_1_19z = celloutsig_1_0z ? celloutsig_1_15z : celloutsig_1_14z;
  assign celloutsig_0_5z = celloutsig_0_1z ? _01_ : celloutsig_0_1z;
  assign celloutsig_0_16z = celloutsig_0_15z ? celloutsig_0_2z : celloutsig_0_12z;
  assign celloutsig_0_37z = !(in_data[5] ? _02_ : celloutsig_0_26z[1]);
  assign celloutsig_0_12z = !(celloutsig_0_2z ? celloutsig_0_6z[8] : celloutsig_0_6z[11]);
  assign celloutsig_1_6z = ~(in_data[135] | celloutsig_1_0z);
  assign celloutsig_1_2z = ~in_data[178];
  assign celloutsig_1_14z = ~celloutsig_1_6z;
  assign celloutsig_0_18z = ~((celloutsig_0_7z | celloutsig_0_3z) & celloutsig_0_11z);
  assign celloutsig_0_2z = ~((_00_ | _04_) & in_data[39]);
  assign celloutsig_0_27z = ~((in_data[79] | in_data[75]) & celloutsig_0_1z);
  reg [5:0] _21_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 6'h00;
    else _21_ <= in_data[30:25];
  assign { _07_[5], _04_, _07_[3:1], _00_ } = _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 8'h00;
    else _05_ <= { celloutsig_1_1z[7:1], celloutsig_1_0z };
  reg [5:0] _23_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _23_ <= 6'h00;
    else _23_ <= { in_data[38:34], celloutsig_0_3z };
  assign { _06_[5], _02_, _06_[3], _01_, _06_[1:0] } = _23_;
  reg [6:0] _24_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 7'h00;
    else _24_ <= { celloutsig_0_6z[6:2], celloutsig_0_11z, celloutsig_0_7z };
  assign { _03_, _08_[5:0] } = _24_;
  assign celloutsig_1_1z = { in_data[157:151], celloutsig_1_0z } & { in_data[146:141], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = { in_data[184:178], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_6z } / { 1'h1, celloutsig_1_8z[2], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_17z[19:18], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_10z } / { 1'h1, celloutsig_1_1z[6:2], celloutsig_1_11z };
  assign celloutsig_0_24z = { celloutsig_0_10z[2:0], celloutsig_0_11z } / { 1'h1, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_22z = { celloutsig_0_6z[10:3], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_7z } >= { celloutsig_0_9z[0], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_25z = { in_data[69:68], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_18z } >= { celloutsig_0_8z[5:2], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_24z };
  assign celloutsig_1_11z = celloutsig_1_4z || { celloutsig_1_8z[1:0], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_7z[2:0] || { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_1_8z = in_data[176:173] % { 1'h1, celloutsig_1_1z[5:3] };
  assign celloutsig_0_38z = { in_data[11:3], celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_16z } * { celloutsig_0_8z[4:2], celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_27z };
  assign celloutsig_0_9z = { celloutsig_0_6z[8], celloutsig_0_1z, celloutsig_0_5z } * celloutsig_0_8z[2:0];
  assign celloutsig_0_10z = { _06_[0], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z } * { _04_, _07_[3:1] };
  assign celloutsig_1_16z = { celloutsig_1_8z[3:2], celloutsig_1_0z } | { celloutsig_1_7z[1:0], celloutsig_1_6z };
  assign celloutsig_1_10z = ^ { celloutsig_1_1z[7:5], celloutsig_1_1z };
  assign celloutsig_1_9z = ^ { in_data[135], celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_13z = ^ { in_data[20], celloutsig_0_8z };
  assign celloutsig_0_15z = ^ { celloutsig_0_8z[5:4], celloutsig_0_1z };
  assign celloutsig_0_1z = ^ in_data[17:14];
  assign celloutsig_0_21z = ^ celloutsig_0_6z[12:8];
  assign celloutsig_1_4z = _05_[3:0] << { in_data[120:118], celloutsig_1_0z };
  assign celloutsig_0_6z = { _06_[5], _02_, _06_[3], _01_, _06_[1], celloutsig_0_1z, _07_[5], _04_, _07_[3:1], _00_, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z } >> { celloutsig_0_3z, _07_[5], _04_, _07_[3:1], _00_, _06_[5], _02_, _06_[3], _01_, _06_[1:0], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_8z = { _07_[5], _04_, _07_[3:1], celloutsig_0_1z } >> { _06_[5], _02_, _06_[3], _01_, _06_[1:0] };
  assign celloutsig_0_17z = celloutsig_0_6z[14:10] >> { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_1_7z = _05_[6:2] - { _05_[7:4], celloutsig_1_0z };
  assign celloutsig_0_26z = { celloutsig_0_6z[5:2], celloutsig_0_15z, celloutsig_0_5z } - { _06_[3], _01_, celloutsig_0_10z };
  assign celloutsig_1_0z = ~((in_data[189] & in_data[165]) | in_data[182]);
  assign celloutsig_1_13z = ~((celloutsig_1_0z & in_data[120]) | _05_[2]);
  assign celloutsig_0_7z = ~((celloutsig_0_2z & in_data[79]) | celloutsig_0_1z);
  assign celloutsig_1_15z = ~((celloutsig_1_2z & celloutsig_1_10z) | (in_data[157] & celloutsig_1_13z));
  assign celloutsig_0_11z = ~((celloutsig_0_10z[3] & celloutsig_0_10z[1]) | (_06_[1] & celloutsig_0_3z));
  assign celloutsig_0_19z = ~((_08_[3] & _07_[2]) | (celloutsig_0_18z & celloutsig_0_13z));
  assign { _06_[4], _06_[2] } = { _02_, _01_ };
  assign { _07_[4], _07_[0] } = { _04_, _00_ };
  assign _08_[6] = _03_;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
