Group Members : Yashwanth Katta - 3451 7972
		Avinash Ayalasomayajula - 0699 6946

Note :
1) We have implemented the project successfully. The bit file given gives a test score of 100.
2) The zip files containes the Report, Bit file and accelerator_1.0 folder with all the vhdl codes for the DMA interface, 
   Kernel Buffer, Signal Buffer, User App and Wrapper.
3) The Wrapper contained is for synthesis. For simulation add '_0' to the dram entities.

We hope this clears any doubts you have in grading our project.