#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "H:\iverilog\lib\ivl\system.vpi";
:vpi_module "H:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "H:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "H:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "H:\iverilog\lib\ivl\va_math.vpi";
S_0000020b3d5a44a0 .scope module, "fft4_tb" "fft4_tb" 2 3;
 .timescale -12 -12;
P_0000020b3d610fa0 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
v0000020b3d9b7a50_0 .var "clk", 0 0;
v0000020b3d9b7af0_0 .net "valid", 0 0, L_0000020b3d605bf0;  1 drivers
v0000020b3d9b6e70_0 .var/s "x0_imag", 7 0;
v0000020b3d9b6bf0_0 .var/s "x0_real", 7 0;
v0000020b3d9b7cd0_0 .var/s "x1_imag", 7 0;
v0000020b3d9b8630_0 .var/s "x1_real", 7 0;
v0000020b3d9b77d0_0 .var/s "x2_imag", 7 0;
v0000020b3d9b7c30_0 .var/s "x2_real", 7 0;
v0000020b3d9b86d0_0 .var/s "x3_imag", 7 0;
v0000020b3d9b6830_0 .var/s "x3_real", 7 0;
v0000020b3d9b70f0_0 .net/s "y0_imag", 9 0, L_0000020b3d605090;  1 drivers
v0000020b3d9b7d70_0 .net/s "y0_real", 9 0, L_0000020b3d604df0;  1 drivers
v0000020b3d9b7190_0 .net/s "y1_imag", 9 0, L_0000020b3d605b80;  1 drivers
v0000020b3d9b6fb0_0 .net/s "y1_real", 9 0, L_0000020b3d605aa0;  1 drivers
v0000020b3d9b7370_0 .net/s "y2_imag", 9 0, L_0000020b3d6052c0;  1 drivers
v0000020b3d9b68d0_0 .net/s "y2_real", 9 0, L_0000020b3d605c60;  1 drivers
v0000020b3d9b6970_0 .net/s "y3_imag", 9 0, L_0000020b3d6055d0;  1 drivers
v0000020b3d9b6a10_0 .net/s "y3_real", 9 0, L_0000020b3d605330;  1 drivers
S_0000020b3d5a4630 .scope module, "fft4_inst" "fft4" 2 38, 3 1 0, S_0000020b3d5a44a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "in0_real";
    .port_info 4 /INPUT 8 "in0_imag";
    .port_info 5 /INPUT 8 "in1_real";
    .port_info 6 /INPUT 8 "in1_imag";
    .port_info 7 /INPUT 8 "in2_real";
    .port_info 8 /INPUT 8 "in2_imag";
    .port_info 9 /INPUT 8 "in3_real";
    .port_info 10 /INPUT 8 "in3_imag";
    .port_info 11 /OUTPUT 10 "out0_real";
    .port_info 12 /OUTPUT 10 "out0_imag";
    .port_info 13 /OUTPUT 10 "out1_real";
    .port_info 14 /OUTPUT 10 "out1_imag";
    .port_info 15 /OUTPUT 10 "out2_real";
    .port_info 16 /OUTPUT 10 "out2_imag";
    .port_info 17 /OUTPUT 10 "out3_real";
    .port_info 18 /OUTPUT 10 "out3_imag";
    .port_info 19 /OUTPUT 1 "yout_valid";
P_0000020b3d5c4720 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0000020b3d5c4758 .param/l "EXPAND" 1 3 34, +C4<00000000000000000000000000001001>;
P_0000020b3d5c4790 .param/l "POINTS" 1 3 36, +C4<00000000000000000000000000000100>;
L_0000020b3d605bf0 .functor BUFZ 1, L_0000020b3d605640, C4<0>, C4<0>, C4<0>;
L_0000020b3d9be870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000020b3d6051e0 .functor BUFZ 1, L_0000020b3d9be870, C4<0>, C4<0>, C4<0>;
L_0000020b3d6059c0 .functor BUFZ 1, L_0000020b3d9be870, C4<0>, C4<0>, C4<0>;
L_0000020b3d604fb0 .functor BUFZ 8, v0000020b3d9b6bf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020b3d605560 .functor BUFZ 8, v0000020b3d9b6e70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020b3d605870 .functor BUFZ 8, v0000020b3d9b7c30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020b3d605020 .functor BUFZ 8, v0000020b3d9b77d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020b3d605950 .functor BUFZ 8, v0000020b3d9b8630_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020b3d605a30 .functor BUFZ 8, v0000020b3d9b7cd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020b3d605b10 .functor BUFZ 8, v0000020b3d9b6830_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020b3d604d80 .functor BUFZ 8, v0000020b3d9b86d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020b3d604ed0 .functor BUFZ 1, L_0000020b3d9bb570, C4<0>, C4<0>, C4<0>;
L_0000020b3d604f40 .functor BUFZ 1, L_0000020b3d9bb610, C4<0>, C4<0>, C4<0>;
L_0000020b3d605640 .functor BUFZ 1, L_0000020b3d9b8840, C4<0>, C4<0>, C4<0>;
L_0000020b3d604df0 .functor BUFZ 10, L_0000020b3d9bb6b0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000020b3d605090 .functor BUFZ 10, L_0000020b3d9bba70, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000020b3d605aa0 .functor BUFZ 10, L_0000020b3d9bc1f0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000020b3d605b80 .functor BUFZ 10, L_0000020b3d9baad0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000020b3d605c60 .functor BUFZ 10, L_0000020b3d9bb890, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000020b3d6052c0 .functor BUFZ 10, L_0000020b3d9ba990, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000020b3d605330 .functor BUFZ 10, L_0000020b3d9bac10, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000020b3d6055d0 .functor BUFZ 10, L_0000020b3d9bafd0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0000020b3d9b7870 .array/s "RO_ARRAY", 7 0, 10 0;
v0000020b3d9b7f50_0 .net "clk", 0 0, v0000020b3d9b7a50_0;  1 drivers
v0000020b3d9b7b90_0 .net "en", 0 0, L_0000020b3d9be870;  1 drivers
v0000020b3d9b72d0 .array "en_connect", 7 0;
v0000020b3d9b72d0_0 .net v0000020b3d9b72d0 0, 0 0, L_0000020b3d6051e0; 1 drivers
v0000020b3d9b72d0_1 .net v0000020b3d9b72d0 1, 0 0, L_0000020b3d9bb570; 1 drivers
v0000020b3d9b72d0_2 .net v0000020b3d9b72d0 2, 0 0, L_0000020b3d6059c0; 1 drivers
v0000020b3d9b72d0_3 .net v0000020b3d9b72d0 3, 0 0, L_0000020b3d9bb610; 1 drivers
v0000020b3d9b72d0_4 .net v0000020b3d9b72d0 4, 0 0, L_0000020b3d604ed0; 1 drivers
v0000020b3d9b72d0_5 .net v0000020b3d9b72d0 5, 0 0, L_0000020b3d9bc010; 1 drivers
v0000020b3d9b72d0_6 .net v0000020b3d9b72d0 6, 0 0, L_0000020b3d604f40; 1 drivers
v0000020b3d9b72d0_7 .net v0000020b3d9b72d0 7, 0 0, L_0000020b3d9b8840; 1 drivers
v0000020b3d9b7ff0_0 .net/s "in0_imag", 7 0, v0000020b3d9b6e70_0;  1 drivers
v0000020b3d9b8090_0 .net/s "in0_real", 7 0, v0000020b3d9b6bf0_0;  1 drivers
v0000020b3d9b75f0_0 .net/s "in1_imag", 7 0, v0000020b3d9b7cd0_0;  1 drivers
v0000020b3d9b6ab0_0 .net/s "in1_real", 7 0, v0000020b3d9b8630_0;  1 drivers
v0000020b3d9b6c90_0 .net/s "in2_imag", 7 0, v0000020b3d9b77d0_0;  1 drivers
v0000020b3d9b7690_0 .net/s "in2_real", 7 0, v0000020b3d9b7c30_0;  1 drivers
v0000020b3d9b6d30_0 .net/s "in3_imag", 7 0, v0000020b3d9b86d0_0;  1 drivers
v0000020b3d9b8130_0 .net/s "in3_real", 7 0, v0000020b3d9b6830_0;  1 drivers
v0000020b3d9b7230 .array "in_imag", 0 3;
v0000020b3d9b7230_0 .net/s v0000020b3d9b7230 0, 7 0, L_0000020b3d605560; 1 drivers
v0000020b3d9b7230_1 .net/s v0000020b3d9b7230 1, 7 0, L_0000020b3d605020; 1 drivers
v0000020b3d9b7230_2 .net/s v0000020b3d9b7230 2, 7 0, L_0000020b3d605a30; 1 drivers
v0000020b3d9b7230_3 .net/s v0000020b3d9b7230 3, 7 0, L_0000020b3d604d80; 1 drivers
v0000020b3d9b81d0 .array "in_imag_step1", 0 3;
v0000020b3d9b81d0_0 .net/s v0000020b3d9b81d0 0, 8 0, L_0000020b3d9bb430; 1 drivers
v0000020b3d9b81d0_1 .net/s v0000020b3d9b81d0 1, 8 0, L_0000020b3d9bb750; 1 drivers
v0000020b3d9b81d0_2 .net/s v0000020b3d9b81d0 2, 8 0, L_0000020b3d9bbbb0; 1 drivers
v0000020b3d9b81d0_3 .net/s v0000020b3d9b81d0 3, 8 0, L_0000020b3d9bc6f0; 1 drivers
v0000020b3d9b74b0 .array "in_imag_step2", 0 3;
v0000020b3d9b74b0_0 .net/s v0000020b3d9b74b0 0, 9 0, L_0000020b3d9bba70; 1 drivers
v0000020b3d9b74b0_1 .net/s v0000020b3d9b74b0 1, 9 0, L_0000020b3d9baad0; 1 drivers
v0000020b3d9b74b0_2 .net/s v0000020b3d9b74b0 2, 9 0, L_0000020b3d9ba990; 1 drivers
v0000020b3d9b74b0_3 .net/s v0000020b3d9b74b0 3, 9 0, L_0000020b3d9bafd0; 1 drivers
v0000020b3d9b7910 .array "in_real", 0 3;
v0000020b3d9b7910_0 .net/s v0000020b3d9b7910 0, 7 0, L_0000020b3d604fb0; 1 drivers
v0000020b3d9b7910_1 .net/s v0000020b3d9b7910 1, 7 0, L_0000020b3d605870; 1 drivers
v0000020b3d9b7910_2 .net/s v0000020b3d9b7910 2, 7 0, L_0000020b3d605950; 1 drivers
v0000020b3d9b7910_3 .net/s v0000020b3d9b7910 3, 7 0, L_0000020b3d605b10; 1 drivers
v0000020b3d9b7730 .array "in_real_step1", 0 3;
v0000020b3d9b7730_0 .net/s v0000020b3d9b7730 0, 8 0, L_0000020b3d9bc290; 1 drivers
v0000020b3d9b7730_1 .net/s v0000020b3d9b7730 1, 8 0, L_0000020b3d9bb930; 1 drivers
v0000020b3d9b7730_2 .net/s v0000020b3d9b7730 2, 8 0, L_0000020b3d9bc0b0; 1 drivers
v0000020b3d9b7730_3 .net/s v0000020b3d9b7730 3, 8 0, L_0000020b3d9bbf70; 1 drivers
v0000020b3d9b8270 .array "in_real_step2", 0 3;
v0000020b3d9b8270_0 .net/s v0000020b3d9b8270 0, 9 0, L_0000020b3d9bb6b0; 1 drivers
v0000020b3d9b8270_1 .net/s v0000020b3d9b8270 1, 9 0, L_0000020b3d9bc1f0; 1 drivers
v0000020b3d9b8270_2 .net/s v0000020b3d9b8270 2, 9 0, L_0000020b3d9bb890; 1 drivers
v0000020b3d9b8270_3 .net/s v0000020b3d9b8270 3, 9 0, L_0000020b3d9bac10; 1 drivers
v0000020b3d9b6f10_0 .net/s "out0_imag", 9 0, L_0000020b3d605090;  alias, 1 drivers
v0000020b3d9b7550_0 .net/s "out0_real", 9 0, L_0000020b3d604df0;  alias, 1 drivers
v0000020b3d9b8310_0 .net/s "out1_imag", 9 0, L_0000020b3d605b80;  alias, 1 drivers
v0000020b3d9b84f0_0 .net/s "out1_real", 9 0, L_0000020b3d605aa0;  alias, 1 drivers
v0000020b3d9b7050_0 .net/s "out2_imag", 9 0, L_0000020b3d6052c0;  alias, 1 drivers
v0000020b3d9b83b0_0 .net/s "out2_real", 9 0, L_0000020b3d605c60;  alias, 1 drivers
v0000020b3d9b7410_0 .net/s "out3_imag", 9 0, L_0000020b3d6055d0;  alias, 1 drivers
v0000020b3d9b79b0_0 .net/s "out3_real", 9 0, L_0000020b3d605330;  alias, 1 drivers
L_0000020b3d9be828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020b3d9b8450_0 .net "rst_n", 0 0, L_0000020b3d9be828;  1 drivers
v0000020b3d9b6dd0_0 .net "valid", 0 0, L_0000020b3d605640;  1 drivers
v0000020b3d9b8590_0 .net "yout_valid", 0 0, L_0000020b3d605bf0;  alias, 1 drivers
S_0000020b3d572b10 .scope module, "butterfly_unit_0_0" "Butterfly" 3 88, 4 2 0, S_0000020b3d5a4630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "in1_real";
    .port_info 4 /INPUT 8 "in1_imag";
    .port_info 5 /INPUT 8 "in2_real";
    .port_info 6 /INPUT 8 "in2_imag";
    .port_info 7 /INPUT 11 "ro_real";
    .port_info 8 /INPUT 11 "ro_imag";
    .port_info 9 /OUTPUT 9 "out1_real";
    .port_info 10 /OUTPUT 9 "out1_imag";
    .port_info 11 /OUTPUT 9 "out2_real";
    .port_info 12 /OUTPUT 9 "out2_imag";
    .port_info 13 /OUTPUT 1 "valid";
P_0000020b3d5c4040 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_0000020b3d5c4078 .param/l "EXPAND" 0 4 4, +C4<00000000000000000000000000001001>;
P_0000020b3d5c40b0 .param/l "PRECISION" 1 4 30, +C4<00000000000000000000000000000011>;
v0000020b3d603980_0 .net *"_ivl_1", 0 0, L_0000020b3d9b6b50;  1 drivers
v0000020b3d602800_0 .net *"_ivl_13", 0 0, L_0000020b3d9ba850;  1 drivers
v0000020b3d603a20_0 .net *"_ivl_15", 7 0, L_0000020b3d9bc650;  1 drivers
v0000020b3d6030c0_0 .net *"_ivl_19", 0 0, L_0000020b3d9bad50;  1 drivers
v0000020b3d603c00_0 .net *"_ivl_21", 7 0, L_0000020b3d9bab70;  1 drivers
v0000020b3d603840_0 .net *"_ivl_3", 7 0, L_0000020b3d9bb2f0;  1 drivers
v0000020b3d603ac0_0 .net *"_ivl_7", 0 0, L_0000020b3d9bc5b0;  1 drivers
v0000020b3d602b20_0 .net *"_ivl_9", 7 0, L_0000020b3d9bb250;  1 drivers
v0000020b3d603160_0 .net "clk", 0 0, v0000020b3d9b7a50_0;  alias, 1 drivers
v0000020b3d602760_0 .net "en", 0 0, L_0000020b3d6051e0;  alias, 1 drivers
v0000020b3d6032a0_0 .var "en_r", 4 0;
v0000020b3d601f40_0 .net/s "in1_imag", 7 0, L_0000020b3d605560;  alias, 1 drivers
v0000020b3d602440_0 .var/s "in1_imag_d", 19 0;
v0000020b3d601fe0_0 .var/s "in1_imag_d1", 19 0;
v0000020b3d602e40_0 .net/s "in1_real", 7 0, L_0000020b3d604fb0;  alias, 1 drivers
v0000020b3d602300_0 .var/s "in1_real_d", 19 0;
v0000020b3d6024e0_0 .var/s "in1_real_d1", 19 0;
v0000020b3d6026c0_0 .net/s "in2_imag", 7 0, L_0000020b3d605020;  alias, 1 drivers
v0000020b3d602080_0 .net/s "in2_real", 7 0, L_0000020b3d605870;  alias, 1 drivers
v0000020b3d602580_0 .net/s "out1_imag", 8 0, L_0000020b3d9bb430;  alias, 1 drivers
v0000020b3d602620_0 .var/s "out1_imag_r", 19 0;
v0000020b3d603340_0 .net/s "out1_real", 8 0, L_0000020b3d9bc290;  alias, 1 drivers
v0000020b3d602120_0 .var/s "out1_real_r", 19 0;
v0000020b3d602bc0_0 .net/s "out2_imag", 8 0, L_0000020b3d9bb750;  alias, 1 drivers
v0000020b3d6033e0_0 .var/s "out2_imag_r", 19 0;
v0000020b3d602ee0_0 .net/s "out2_real", 8 0, L_0000020b3d9bb930;  alias, 1 drivers
v0000020b3d6021c0_0 .var/s "out2_real_r", 19 0;
v0000020b3d9b7870_1 .array/port v0000020b3d9b7870, 1;
v0000020b3d6028a0_0 .net/s "ro_imag", 10 0, v0000020b3d9b7870_1;  1 drivers
v0000020b3d9b7870_0 .array/port v0000020b3d9b7870, 0;
v0000020b3d602260_0 .net/s "ro_real", 10 0, v0000020b3d9b7870_0;  1 drivers
v0000020b3d602940_0 .var/s "rod_imag", 19 0;
v0000020b3d6029e0_0 .var/s "rod_imag_0", 19 0;
v0000020b3d603200_0 .var/s "rod_imag_1", 19 0;
v0000020b3d602a80_0 .var/s "rod_real", 19 0;
v0000020b3d602c60_0 .var/s "rod_real_0", 19 0;
v0000020b3d602d00_0 .var/s "rod_real_1", 19 0;
v0000020b3d603480_0 .net "rst_n", 0 0, L_0000020b3d9be828;  alias, 1 drivers
v0000020b3d602da0_0 .net "valid", 0 0, L_0000020b3d9bb570;  alias, 1 drivers
E_0000020b3d6107e0/0 .event negedge, v0000020b3d603480_0;
E_0000020b3d6107e0/1 .event posedge, v0000020b3d603160_0;
E_0000020b3d6107e0 .event/or E_0000020b3d6107e0/0, E_0000020b3d6107e0/1;
L_0000020b3d9b6b50 .part v0000020b3d602120_0, 19, 1;
L_0000020b3d9bb2f0 .part v0000020b3d602120_0, 9, 8;
L_0000020b3d9bc290 .concat [ 8 1 0 0], L_0000020b3d9bb2f0, L_0000020b3d9b6b50;
L_0000020b3d9bc5b0 .part v0000020b3d602620_0, 19, 1;
L_0000020b3d9bb250 .part v0000020b3d602620_0, 9, 8;
L_0000020b3d9bb430 .concat [ 8 1 0 0], L_0000020b3d9bb250, L_0000020b3d9bc5b0;
L_0000020b3d9ba850 .part v0000020b3d6021c0_0, 19, 1;
L_0000020b3d9bc650 .part v0000020b3d6021c0_0, 9, 8;
L_0000020b3d9bb930 .concat [ 8 1 0 0], L_0000020b3d9bc650, L_0000020b3d9ba850;
L_0000020b3d9bad50 .part v0000020b3d6033e0_0, 19, 1;
L_0000020b3d9bab70 .part v0000020b3d6033e0_0, 9, 8;
L_0000020b3d9bb750 .concat [ 8 1 0 0], L_0000020b3d9bab70, L_0000020b3d9bad50;
L_0000020b3d9bb570 .part v0000020b3d6032a0_0, 2, 1;
S_0000020b3d5c66c0 .scope module, "butterfly_unit_0_1" "Butterfly" 3 113, 4 2 0, S_0000020b3d5a4630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "in1_real";
    .port_info 4 /INPUT 8 "in1_imag";
    .port_info 5 /INPUT 8 "in2_real";
    .port_info 6 /INPUT 8 "in2_imag";
    .port_info 7 /INPUT 11 "ro_real";
    .port_info 8 /INPUT 11 "ro_imag";
    .port_info 9 /OUTPUT 9 "out1_real";
    .port_info 10 /OUTPUT 9 "out1_imag";
    .port_info 11 /OUTPUT 9 "out2_real";
    .port_info 12 /OUTPUT 9 "out2_imag";
    .port_info 13 /OUTPUT 1 "valid";
P_0000020b3d5c41a0 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_0000020b3d5c41d8 .param/l "EXPAND" 0 4 4, +C4<00000000000000000000000000001001>;
P_0000020b3d5c4210 .param/l "PRECISION" 1 4 30, +C4<00000000000000000000000000000011>;
v0000020b3d603520_0 .net *"_ivl_1", 0 0, L_0000020b3d9bb070;  1 drivers
v0000020b3d5f2db0_0 .net *"_ivl_13", 0 0, L_0000020b3d9bb390;  1 drivers
v0000020b3d5f3670_0 .net *"_ivl_15", 7 0, L_0000020b3d9bbcf0;  1 drivers
v0000020b3d5f35d0_0 .net *"_ivl_19", 0 0, L_0000020b3d9bc150;  1 drivers
v0000020b3d5f2e50_0 .net *"_ivl_21", 7 0, L_0000020b3d9bbe30;  1 drivers
v0000020b3d5f2f90_0 .net *"_ivl_3", 7 0, L_0000020b3d9bb1b0;  1 drivers
v0000020b3d5f3350_0 .net *"_ivl_7", 0 0, L_0000020b3d9bb110;  1 drivers
v0000020b3d5f3530_0 .net *"_ivl_9", 7 0, L_0000020b3d9bc330;  1 drivers
v0000020b3d5f3710_0 .net "clk", 0 0, v0000020b3d9b7a50_0;  alias, 1 drivers
v0000020b3d9b31e0_0 .net "en", 0 0, L_0000020b3d6059c0;  alias, 1 drivers
v0000020b3d9b3500_0 .var "en_r", 4 0;
v0000020b3d9b27e0_0 .net/s "in1_imag", 7 0, L_0000020b3d605a30;  alias, 1 drivers
v0000020b3d9b2380_0 .var/s "in1_imag_d", 19 0;
v0000020b3d9b2880_0 .var/s "in1_imag_d1", 19 0;
v0000020b3d9b2c40_0 .net/s "in1_real", 7 0, L_0000020b3d605950;  alias, 1 drivers
v0000020b3d9b2060_0 .var/s "in1_real_d", 19 0;
v0000020b3d9b3aa0_0 .var/s "in1_real_d1", 19 0;
v0000020b3d9b3e60_0 .net/s "in2_imag", 7 0, L_0000020b3d604d80;  alias, 1 drivers
v0000020b3d9b36e0_0 .net/s "in2_real", 7 0, L_0000020b3d605b10;  alias, 1 drivers
v0000020b3d9b29c0_0 .net/s "out1_imag", 8 0, L_0000020b3d9bbbb0;  alias, 1 drivers
v0000020b3d9b2ce0_0 .var/s "out1_imag_r", 19 0;
v0000020b3d9b2600_0 .net/s "out1_real", 8 0, L_0000020b3d9bc0b0;  alias, 1 drivers
v0000020b3d9b2560_0 .var/s "out1_real_r", 19 0;
v0000020b3d9b3140_0 .net/s "out2_imag", 8 0, L_0000020b3d9bc6f0;  alias, 1 drivers
v0000020b3d9b2d80_0 .var/s "out2_imag_r", 19 0;
v0000020b3d9b38c0_0 .net/s "out2_real", 8 0, L_0000020b3d9bbf70;  alias, 1 drivers
v0000020b3d9b3280_0 .var/s "out2_real_r", 19 0;
v0000020b3d9b26a0_0 .net/s "ro_imag", 10 0, v0000020b3d9b7870_1;  alias, 1 drivers
v0000020b3d9b2740_0 .net/s "ro_real", 10 0, v0000020b3d9b7870_0;  alias, 1 drivers
v0000020b3d9b35a0_0 .var/s "rod_imag", 19 0;
v0000020b3d9b2240_0 .var/s "rod_imag_0", 19 0;
v0000020b3d9b2920_0 .var/s "rod_imag_1", 19 0;
v0000020b3d9b3d20_0 .var/s "rod_real", 19 0;
v0000020b3d9b2a60_0 .var/s "rod_real_0", 19 0;
v0000020b3d9b3640_0 .var/s "rod_real_1", 19 0;
v0000020b3d9b3780_0 .net "rst_n", 0 0, L_0000020b3d9be828;  alias, 1 drivers
v0000020b3d9b3960_0 .net "valid", 0 0, L_0000020b3d9bb610;  alias, 1 drivers
L_0000020b3d9bb070 .part v0000020b3d9b2560_0, 19, 1;
L_0000020b3d9bb1b0 .part v0000020b3d9b2560_0, 9, 8;
L_0000020b3d9bc0b0 .concat [ 8 1 0 0], L_0000020b3d9bb1b0, L_0000020b3d9bb070;
L_0000020b3d9bb110 .part v0000020b3d9b2ce0_0, 19, 1;
L_0000020b3d9bc330 .part v0000020b3d9b2ce0_0, 9, 8;
L_0000020b3d9bbbb0 .concat [ 8 1 0 0], L_0000020b3d9bc330, L_0000020b3d9bb110;
L_0000020b3d9bb390 .part v0000020b3d9b3280_0, 19, 1;
L_0000020b3d9bbcf0 .part v0000020b3d9b3280_0, 9, 8;
L_0000020b3d9bbf70 .concat [ 8 1 0 0], L_0000020b3d9bbcf0, L_0000020b3d9bb390;
L_0000020b3d9bc150 .part v0000020b3d9b2d80_0, 19, 1;
L_0000020b3d9bbe30 .part v0000020b3d9b2d80_0, 9, 8;
L_0000020b3d9bc6f0 .concat [ 8 1 0 0], L_0000020b3d9bbe30, L_0000020b3d9bc150;
L_0000020b3d9bb610 .part v0000020b3d9b3500_0, 2, 1;
S_0000020b3d65dba0 .scope module, "butterfly_unit_1_0" "Butterfly" 3 143, 4 2 0, S_0000020b3d5a4630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in1_real";
    .port_info 4 /INPUT 9 "in1_imag";
    .port_info 5 /INPUT 9 "in2_real";
    .port_info 6 /INPUT 9 "in2_imag";
    .port_info 7 /INPUT 11 "ro_real";
    .port_info 8 /INPUT 11 "ro_imag";
    .port_info 9 /OUTPUT 10 "out1_real";
    .port_info 10 /OUTPUT 10 "out1_imag";
    .port_info 11 /OUTPUT 10 "out2_real";
    .port_info 12 /OUTPUT 10 "out2_imag";
    .port_info 13 /OUTPUT 1 "valid";
P_0000020b3d5c4250 .param/l "DATA_WIDTH" 0 4 3, +C4<000000000000000000000000000001001>;
P_0000020b3d5c4288 .param/l "EXPAND" 0 4 4, +C4<00000000000000000000000000001001>;
P_0000020b3d5c42c0 .param/l "PRECISION" 1 4 30, +C4<00000000000000000000000000000011>;
v0000020b3d9b3320_0 .net *"_ivl_1", 0 0, L_0000020b3d9bc470;  1 drivers
v0000020b3d9b33c0_0 .net *"_ivl_13", 0 0, L_0000020b3d9bbed0;  1 drivers
v0000020b3d9b2b00_0 .net *"_ivl_15", 8 0, L_0000020b3d9bb7f0;  1 drivers
v0000020b3d9b3460_0 .net *"_ivl_19", 0 0, L_0000020b3d9ba8f0;  1 drivers
v0000020b3d9b3820_0 .net *"_ivl_21", 8 0, L_0000020b3d9badf0;  1 drivers
v0000020b3d9b2ba0_0 .net *"_ivl_3", 8 0, L_0000020b3d9bb4d0;  1 drivers
v0000020b3d9b3a00_0 .net *"_ivl_7", 0 0, L_0000020b3d9bc3d0;  1 drivers
v0000020b3d9b2420_0 .net *"_ivl_9", 8 0, L_0000020b3d9bc510;  1 drivers
v0000020b3d9b2e20_0 .net "clk", 0 0, v0000020b3d9b7a50_0;  alias, 1 drivers
v0000020b3d9b3c80_0 .net "en", 0 0, L_0000020b3d604ed0;  alias, 1 drivers
v0000020b3d9b2ec0_0 .var "en_r", 4 0;
v0000020b3d9b2f60_0 .net/s "in1_imag", 8 0, L_0000020b3d9bb430;  alias, 1 drivers
v0000020b3d9b3000_0 .var/s "in1_imag_d", 20 0;
v0000020b3d9b30a0_0 .var/s "in1_imag_d1", 20 0;
v0000020b3d9b3b40_0 .net/s "in1_real", 8 0, L_0000020b3d9bc290;  alias, 1 drivers
v0000020b3d9b3be0_0 .var/s "in1_real_d", 20 0;
v0000020b3d9b3dc0_0 .var/s "in1_real_d1", 20 0;
v0000020b3d9b3f00_0 .net/s "in2_imag", 8 0, L_0000020b3d9bbbb0;  alias, 1 drivers
v0000020b3d9b2100_0 .net/s "in2_real", 8 0, L_0000020b3d9bc0b0;  alias, 1 drivers
v0000020b3d9b21a0_0 .net/s "out1_imag", 9 0, L_0000020b3d9bba70;  alias, 1 drivers
v0000020b3d9b22e0_0 .var/s "out1_imag_r", 20 0;
v0000020b3d9b24c0_0 .net/s "out1_real", 9 0, L_0000020b3d9bb6b0;  alias, 1 drivers
v0000020b3d9b55b0_0 .var/s "out1_real_r", 20 0;
v0000020b3d9b44d0_0 .net/s "out2_imag", 9 0, L_0000020b3d9ba990;  alias, 1 drivers
v0000020b3d9b5ab0_0 .var/s "out2_imag_r", 20 0;
v0000020b3d9b4d90_0 .net/s "out2_real", 9 0, L_0000020b3d9bb890;  alias, 1 drivers
v0000020b3d9b47f0_0 .var/s "out2_real_r", 20 0;
v0000020b3d9b5650_0 .net/s "ro_imag", 10 0, v0000020b3d9b7870_1;  alias, 1 drivers
v0000020b3d9b51f0_0 .net/s "ro_real", 10 0, v0000020b3d9b7870_0;  alias, 1 drivers
v0000020b3d9b5bf0_0 .var/s "rod_imag", 20 0;
v0000020b3d9b4e30_0 .var/s "rod_imag_0", 20 0;
v0000020b3d9b4570_0 .var/s "rod_imag_1", 20 0;
v0000020b3d9b56f0_0 .var/s "rod_real", 20 0;
v0000020b3d9b4a70_0 .var/s "rod_real_0", 20 0;
v0000020b3d9b58d0_0 .var/s "rod_real_1", 20 0;
v0000020b3d9b4610_0 .net "rst_n", 0 0, L_0000020b3d9be828;  alias, 1 drivers
v0000020b3d9b4b10_0 .net "valid", 0 0, L_0000020b3d9bc010;  alias, 1 drivers
L_0000020b3d9bc470 .part v0000020b3d9b55b0_0, 20, 1;
L_0000020b3d9bb4d0 .part v0000020b3d9b55b0_0, 9, 9;
L_0000020b3d9bb6b0 .concat [ 9 1 0 0], L_0000020b3d9bb4d0, L_0000020b3d9bc470;
L_0000020b3d9bc3d0 .part v0000020b3d9b22e0_0, 20, 1;
L_0000020b3d9bc510 .part v0000020b3d9b22e0_0, 9, 9;
L_0000020b3d9bba70 .concat [ 9 1 0 0], L_0000020b3d9bc510, L_0000020b3d9bc3d0;
L_0000020b3d9bbed0 .part v0000020b3d9b47f0_0, 20, 1;
L_0000020b3d9bb7f0 .part v0000020b3d9b47f0_0, 9, 9;
L_0000020b3d9bb890 .concat [ 9 1 0 0], L_0000020b3d9bb7f0, L_0000020b3d9bbed0;
L_0000020b3d9ba8f0 .part v0000020b3d9b5ab0_0, 20, 1;
L_0000020b3d9badf0 .part v0000020b3d9b5ab0_0, 9, 9;
L_0000020b3d9ba990 .concat [ 9 1 0 0], L_0000020b3d9badf0, L_0000020b3d9ba8f0;
L_0000020b3d9bc010 .part v0000020b3d9b2ec0_0, 2, 1;
S_0000020b3d9b6240 .scope module, "butterfly_unit_1_1" "Butterfly" 3 168, 4 2 0, S_0000020b3d5a4630;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 9 "in1_real";
    .port_info 4 /INPUT 9 "in1_imag";
    .port_info 5 /INPUT 9 "in2_real";
    .port_info 6 /INPUT 9 "in2_imag";
    .port_info 7 /INPUT 11 "ro_real";
    .port_info 8 /INPUT 11 "ro_imag";
    .port_info 9 /OUTPUT 10 "out1_real";
    .port_info 10 /OUTPUT 10 "out1_imag";
    .port_info 11 /OUTPUT 10 "out2_real";
    .port_info 12 /OUTPUT 10 "out2_imag";
    .port_info 13 /OUTPUT 1 "valid";
P_0000020b3d5c4300 .param/l "DATA_WIDTH" 0 4 3, +C4<000000000000000000000000000001001>;
P_0000020b3d5c4338 .param/l "EXPAND" 0 4 4, +C4<00000000000000000000000000001001>;
P_0000020b3d5c4370 .param/l "PRECISION" 1 4 30, +C4<00000000000000000000000000000011>;
v0000020b3d9b4ed0_0 .net *"_ivl_1", 0 0, L_0000020b3d9bb9d0;  1 drivers
v0000020b3d9b46b0_0 .net *"_ivl_13", 0 0, L_0000020b3d9bbc50;  1 drivers
v0000020b3d9b5b50_0 .net *"_ivl_15", 8 0, L_0000020b3d9bbd90;  1 drivers
v0000020b3d9b4cf0_0 .net *"_ivl_19", 0 0, L_0000020b3d9bacb0;  1 drivers
v0000020b3d9b4bb0_0 .net *"_ivl_21", 8 0, L_0000020b3d9bae90;  1 drivers
v0000020b3d9b4750_0 .net *"_ivl_3", 8 0, L_0000020b3d9bbb10;  1 drivers
v0000020b3d9b4890_0 .net *"_ivl_7", 0 0, L_0000020b3d9baf30;  1 drivers
v0000020b3d9b5510_0 .net *"_ivl_9", 8 0, L_0000020b3d9baa30;  1 drivers
v0000020b3d9b41b0_0 .net "clk", 0 0, v0000020b3d9b7a50_0;  alias, 1 drivers
v0000020b3d9b4f70_0 .net "en", 0 0, L_0000020b3d604f40;  alias, 1 drivers
v0000020b3d9b5790_0 .var "en_r", 4 0;
v0000020b3d9b4930_0 .net/s "in1_imag", 8 0, L_0000020b3d9bb750;  alias, 1 drivers
v0000020b3d9b4250_0 .var/s "in1_imag_d", 20 0;
v0000020b3d9b49d0_0 .var/s "in1_imag_d1", 20 0;
v0000020b3d9b5470_0 .net/s "in1_real", 8 0, L_0000020b3d9bb930;  alias, 1 drivers
v0000020b3d9b4390_0 .var/s "in1_real_d", 20 0;
v0000020b3d9b42f0_0 .var/s "in1_real_d1", 20 0;
v0000020b3d9b5150_0 .net/s "in2_imag", 8 0, L_0000020b3d9bc6f0;  alias, 1 drivers
v0000020b3d9b4430_0 .net/s "in2_real", 8 0, L_0000020b3d9bbf70;  alias, 1 drivers
v0000020b3d9b5dd0_0 .net/s "out1_imag", 9 0, L_0000020b3d9baad0;  alias, 1 drivers
v0000020b3d9b4c50_0 .var/s "out1_imag_r", 20 0;
v0000020b3d9b50b0_0 .net/s "out1_real", 9 0, L_0000020b3d9bc1f0;  alias, 1 drivers
v0000020b3d9b5290_0 .var/s "out1_real_r", 20 0;
v0000020b3d9b5010_0 .net/s "out2_imag", 9 0, L_0000020b3d9bafd0;  alias, 1 drivers
v0000020b3d9b5e70_0 .var/s "out2_imag_r", 20 0;
v0000020b3d9b5330_0 .net/s "out2_real", 9 0, L_0000020b3d9bac10;  alias, 1 drivers
v0000020b3d9b53d0_0 .var/s "out2_real_r", 20 0;
v0000020b3d9b7870_3 .array/port v0000020b3d9b7870, 3;
v0000020b3d9b5830_0 .net/s "ro_imag", 10 0, v0000020b3d9b7870_3;  1 drivers
v0000020b3d9b7870_2 .array/port v0000020b3d9b7870, 2;
v0000020b3d9b5970_0 .net/s "ro_real", 10 0, v0000020b3d9b7870_2;  1 drivers
v0000020b3d9b5a10_0 .var/s "rod_imag", 20 0;
v0000020b3d9b5c90_0 .var/s "rod_imag_0", 20 0;
v0000020b3d9b5d30_0 .var/s "rod_imag_1", 20 0;
v0000020b3d9b5f10_0 .var/s "rod_real", 20 0;
v0000020b3d9b4070_0 .var/s "rod_real_0", 20 0;
v0000020b3d9b4110_0 .var/s "rod_real_1", 20 0;
v0000020b3d9b7e10_0 .net "rst_n", 0 0, L_0000020b3d9be828;  alias, 1 drivers
v0000020b3d9b7eb0_0 .net "valid", 0 0, L_0000020b3d9b8840;  alias, 1 drivers
L_0000020b3d9bb9d0 .part v0000020b3d9b5290_0, 20, 1;
L_0000020b3d9bbb10 .part v0000020b3d9b5290_0, 9, 9;
L_0000020b3d9bc1f0 .concat [ 9 1 0 0], L_0000020b3d9bbb10, L_0000020b3d9bb9d0;
L_0000020b3d9baf30 .part v0000020b3d9b4c50_0, 20, 1;
L_0000020b3d9baa30 .part v0000020b3d9b4c50_0, 9, 9;
L_0000020b3d9baad0 .concat [ 9 1 0 0], L_0000020b3d9baa30, L_0000020b3d9baf30;
L_0000020b3d9bbc50 .part v0000020b3d9b53d0_0, 20, 1;
L_0000020b3d9bbd90 .part v0000020b3d9b53d0_0, 9, 9;
L_0000020b3d9bac10 .concat [ 9 1 0 0], L_0000020b3d9bbd90, L_0000020b3d9bbc50;
L_0000020b3d9bacb0 .part v0000020b3d9b5e70_0, 20, 1;
L_0000020b3d9bae90 .part v0000020b3d9b5e70_0, 9, 9;
L_0000020b3d9bafd0 .concat [ 9 1 0 0], L_0000020b3d9bae90, L_0000020b3d9bacb0;
L_0000020b3d9b8840 .part v0000020b3d9b5790_0, 2, 1;
    .scope S_0000020b3d572b10;
T_0 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d603480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020b3d6032a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020b3d6032a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000020b3d602760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020b3d6032a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020b3d572b10;
T_1 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d603480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d602c60_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d602d00_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d6029e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d603200_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d602300_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d602440_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020b3d602760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000020b3d602080_0;
    %pad/s 20;
    %load/vec4 v0000020b3d602260_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000020b3d602c60_0, 0;
    %load/vec4 v0000020b3d6026c0_0;
    %pad/s 20;
    %load/vec4 v0000020b3d6028a0_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000020b3d602d00_0, 0;
    %load/vec4 v0000020b3d602080_0;
    %pad/s 20;
    %load/vec4 v0000020b3d6028a0_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000020b3d6029e0_0, 0;
    %load/vec4 v0000020b3d6026c0_0;
    %pad/s 20;
    %load/vec4 v0000020b3d602260_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000020b3d603200_0, 0;
    %load/vec4 v0000020b3d602e40_0;
    %pad/s 20;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000020b3d602300_0, 0;
    %load/vec4 v0000020b3d601f40_0;
    %pad/s 20;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000020b3d602440_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020b3d572b10;
T_2 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d603480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d6024e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d601fe0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d602a80_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d602940_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020b3d6032a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000020b3d602300_0;
    %assign/vec4 v0000020b3d6024e0_0, 0;
    %load/vec4 v0000020b3d602440_0;
    %assign/vec4 v0000020b3d601fe0_0, 0;
    %load/vec4 v0000020b3d602c60_0;
    %load/vec4 v0000020b3d602d00_0;
    %sub;
    %assign/vec4 v0000020b3d602a80_0, 0;
    %load/vec4 v0000020b3d6029e0_0;
    %load/vec4 v0000020b3d603200_0;
    %add;
    %assign/vec4 v0000020b3d602940_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020b3d572b10;
T_3 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d603480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d602120_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d602620_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d6021c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d6033e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020b3d6032a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000020b3d6024e0_0;
    %load/vec4 v0000020b3d602a80_0;
    %add;
    %assign/vec4 v0000020b3d602120_0, 0;
    %load/vec4 v0000020b3d601fe0_0;
    %load/vec4 v0000020b3d602940_0;
    %add;
    %assign/vec4 v0000020b3d602620_0, 0;
    %load/vec4 v0000020b3d6024e0_0;
    %load/vec4 v0000020b3d602a80_0;
    %sub;
    %assign/vec4 v0000020b3d6021c0_0, 0;
    %load/vec4 v0000020b3d601fe0_0;
    %load/vec4 v0000020b3d602940_0;
    %sub;
    %assign/vec4 v0000020b3d6033e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020b3d5c66c0;
T_4 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d9b3780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020b3d9b3500_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020b3d9b3500_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000020b3d9b31e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020b3d9b3500_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020b3d5c66c0;
T_5 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d9b3780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b2a60_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b3640_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b2240_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b2920_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b2060_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b2380_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020b3d9b31e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000020b3d9b36e0_0;
    %pad/s 20;
    %load/vec4 v0000020b3d9b2740_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000020b3d9b2a60_0, 0;
    %load/vec4 v0000020b3d9b3e60_0;
    %pad/s 20;
    %load/vec4 v0000020b3d9b26a0_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000020b3d9b3640_0, 0;
    %load/vec4 v0000020b3d9b36e0_0;
    %pad/s 20;
    %load/vec4 v0000020b3d9b26a0_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000020b3d9b2240_0, 0;
    %load/vec4 v0000020b3d9b3e60_0;
    %pad/s 20;
    %load/vec4 v0000020b3d9b2740_0;
    %pad/s 20;
    %mul;
    %assign/vec4 v0000020b3d9b2920_0, 0;
    %load/vec4 v0000020b3d9b2c40_0;
    %pad/s 20;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000020b3d9b2060_0, 0;
    %load/vec4 v0000020b3d9b27e0_0;
    %pad/s 20;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000020b3d9b2380_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020b3d5c66c0;
T_6 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d9b3780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b3aa0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b2880_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b3d20_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b35a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020b3d9b3500_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000020b3d9b2060_0;
    %assign/vec4 v0000020b3d9b3aa0_0, 0;
    %load/vec4 v0000020b3d9b2380_0;
    %assign/vec4 v0000020b3d9b2880_0, 0;
    %load/vec4 v0000020b3d9b2a60_0;
    %load/vec4 v0000020b3d9b3640_0;
    %sub;
    %assign/vec4 v0000020b3d9b3d20_0, 0;
    %load/vec4 v0000020b3d9b2240_0;
    %load/vec4 v0000020b3d9b2920_0;
    %add;
    %assign/vec4 v0000020b3d9b35a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020b3d5c66c0;
T_7 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d9b3780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b2560_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b2ce0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b3280_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000020b3d9b2d80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020b3d9b3500_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020b3d9b3aa0_0;
    %load/vec4 v0000020b3d9b3d20_0;
    %add;
    %assign/vec4 v0000020b3d9b2560_0, 0;
    %load/vec4 v0000020b3d9b2880_0;
    %load/vec4 v0000020b3d9b35a0_0;
    %add;
    %assign/vec4 v0000020b3d9b2ce0_0, 0;
    %load/vec4 v0000020b3d9b3aa0_0;
    %load/vec4 v0000020b3d9b3d20_0;
    %sub;
    %assign/vec4 v0000020b3d9b3280_0, 0;
    %load/vec4 v0000020b3d9b2880_0;
    %load/vec4 v0000020b3d9b35a0_0;
    %sub;
    %assign/vec4 v0000020b3d9b2d80_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020b3d65dba0;
T_8 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d9b4610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020b3d9b2ec0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020b3d9b2ec0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000020b3d9b3c80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020b3d9b2ec0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020b3d65dba0;
T_9 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d9b4610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b4a70_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b58d0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b4e30_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b4570_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b3be0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b3000_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020b3d9b3c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000020b3d9b2100_0;
    %pad/s 21;
    %load/vec4 v0000020b3d9b51f0_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000020b3d9b4a70_0, 0;
    %load/vec4 v0000020b3d9b3f00_0;
    %pad/s 21;
    %load/vec4 v0000020b3d9b5650_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000020b3d9b58d0_0, 0;
    %load/vec4 v0000020b3d9b2100_0;
    %pad/s 21;
    %load/vec4 v0000020b3d9b5650_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000020b3d9b4e30_0, 0;
    %load/vec4 v0000020b3d9b3f00_0;
    %pad/s 21;
    %load/vec4 v0000020b3d9b51f0_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000020b3d9b4570_0, 0;
    %load/vec4 v0000020b3d9b3b40_0;
    %pad/s 21;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000020b3d9b3be0_0, 0;
    %load/vec4 v0000020b3d9b2f60_0;
    %pad/s 21;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000020b3d9b3000_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020b3d65dba0;
T_10 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d9b4610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b3dc0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b30a0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b56f0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b5bf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020b3d9b2ec0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000020b3d9b3be0_0;
    %assign/vec4 v0000020b3d9b3dc0_0, 0;
    %load/vec4 v0000020b3d9b3000_0;
    %assign/vec4 v0000020b3d9b30a0_0, 0;
    %load/vec4 v0000020b3d9b4a70_0;
    %load/vec4 v0000020b3d9b58d0_0;
    %sub;
    %assign/vec4 v0000020b3d9b56f0_0, 0;
    %load/vec4 v0000020b3d9b4e30_0;
    %load/vec4 v0000020b3d9b4570_0;
    %add;
    %assign/vec4 v0000020b3d9b5bf0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020b3d65dba0;
T_11 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d9b4610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b55b0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b22e0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b47f0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b5ab0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020b3d9b2ec0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000020b3d9b3dc0_0;
    %load/vec4 v0000020b3d9b56f0_0;
    %add;
    %assign/vec4 v0000020b3d9b55b0_0, 0;
    %load/vec4 v0000020b3d9b30a0_0;
    %load/vec4 v0000020b3d9b5bf0_0;
    %add;
    %assign/vec4 v0000020b3d9b22e0_0, 0;
    %load/vec4 v0000020b3d9b3dc0_0;
    %load/vec4 v0000020b3d9b56f0_0;
    %sub;
    %assign/vec4 v0000020b3d9b47f0_0, 0;
    %load/vec4 v0000020b3d9b30a0_0;
    %load/vec4 v0000020b3d9b5bf0_0;
    %sub;
    %assign/vec4 v0000020b3d9b5ab0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020b3d9b6240;
T_12 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d9b7e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000020b3d9b5790_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020b3d9b5790_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000020b3d9b4f70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020b3d9b5790_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020b3d9b6240;
T_13 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d9b7e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b4070_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b4110_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b5c90_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b5d30_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b4390_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b4250_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000020b3d9b4f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000020b3d9b4430_0;
    %pad/s 21;
    %load/vec4 v0000020b3d9b5970_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000020b3d9b4070_0, 0;
    %load/vec4 v0000020b3d9b5150_0;
    %pad/s 21;
    %load/vec4 v0000020b3d9b5830_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000020b3d9b4110_0, 0;
    %load/vec4 v0000020b3d9b4430_0;
    %pad/s 21;
    %load/vec4 v0000020b3d9b5830_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000020b3d9b5c90_0, 0;
    %load/vec4 v0000020b3d9b5150_0;
    %pad/s 21;
    %load/vec4 v0000020b3d9b5970_0;
    %pad/s 21;
    %mul;
    %assign/vec4 v0000020b3d9b5d30_0, 0;
    %load/vec4 v0000020b3d9b5470_0;
    %pad/s 21;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000020b3d9b4390_0, 0;
    %load/vec4 v0000020b3d9b4930_0;
    %pad/s 21;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000020b3d9b4250_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020b3d9b6240;
T_14 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d9b7e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b42f0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b49d0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b5f10_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b5a10_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000020b3d9b5790_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000020b3d9b4390_0;
    %assign/vec4 v0000020b3d9b42f0_0, 0;
    %load/vec4 v0000020b3d9b4250_0;
    %assign/vec4 v0000020b3d9b49d0_0, 0;
    %load/vec4 v0000020b3d9b4070_0;
    %load/vec4 v0000020b3d9b4110_0;
    %sub;
    %assign/vec4 v0000020b3d9b5f10_0, 0;
    %load/vec4 v0000020b3d9b5c90_0;
    %load/vec4 v0000020b3d9b5d30_0;
    %add;
    %assign/vec4 v0000020b3d9b5a10_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000020b3d9b6240;
T_15 ;
    %wait E_0000020b3d6107e0;
    %load/vec4 v0000020b3d9b7e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b5290_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b4c50_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b53d0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000020b3d9b5e70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020b3d9b5790_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000020b3d9b42f0_0;
    %load/vec4 v0000020b3d9b5f10_0;
    %add;
    %assign/vec4 v0000020b3d9b5290_0, 0;
    %load/vec4 v0000020b3d9b49d0_0;
    %load/vec4 v0000020b3d9b5a10_0;
    %add;
    %assign/vec4 v0000020b3d9b4c50_0, 0;
    %load/vec4 v0000020b3d9b42f0_0;
    %load/vec4 v0000020b3d9b5f10_0;
    %sub;
    %assign/vec4 v0000020b3d9b53d0_0, 0;
    %load/vec4 v0000020b3d9b49d0_0;
    %load/vec4 v0000020b3d9b5a10_0;
    %sub;
    %assign/vec4 v0000020b3d9b5e70_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020b3d5a4630;
T_16 ;
    %pushi/vec4 512, 0, 11;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020b3d9b7870, 0, 4;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020b3d9b7870, 0, 4;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020b3d9b7870, 0, 4;
    %pushi/vec4 1536, 0, 11;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020b3d9b7870, 0, 4;
    %pushi/vec4 1536, 0, 11;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020b3d9b7870, 0, 4;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020b3d9b7870, 0, 4;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020b3d9b7870, 0, 4;
    %pushi/vec4 512, 0, 11;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020b3d9b7870, 0, 4;
    %end;
    .thread T_16;
    .scope S_0000020b3d5a44a0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020b3d9b7a50_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0000020b3d5a44a0;
T_18 ;
    %delay 5, 0;
    %load/vec4 v0000020b3d9b7a50_0;
    %nor/r;
    %store/vec4 v0000020b3d9b7a50_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0000020b3d5a44a0;
T_19 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000020b3d9b6bf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020b3d9b6e70_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000020b3d9b8630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020b3d9b7cd0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000020b3d9b7c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020b3d9b77d0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000020b3d9b6830_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020b3d9b86d0_0, 0, 8;
    %delay 100, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000020b3d5a44a0;
T_20 ;
    %vpi_call 2 76 "$dumpfile", "fft4_tb.vcd" {0 0 0};
    %vpi_call 2 77 "$dumpvars" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fft4_tb.v";
    "fft4.v";
    ".\butterfly.v";
