cocci_test_suite() {
	void cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 918 */;
	const struct phm_set_power_state_input *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 851 */;
	struct phm_set_power_state_input *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 851 */;
	unsigned long cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 809 */;
	struct smu8_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 65 */;
	struct phm_acp_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 635 */;
	const struct pp_hw_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 60 */;
	const struct smu8_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 59 */;
	struct pp_hw_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 51 */;
	const unsigned long cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 49 */;
	pp_atomctrl_clock_dividers_kong cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 439 */;
	struct SMU8_Fusion_ClkTable *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 435 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 419 */;
	ATOM_INTEGRATED_SYSTEM_INFO_V1_9 *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 310 */;
	ATOM_CLK_VOLT_CAPABILITY *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 273 */;
	uint16_t cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 265 */;
	struct phm_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 259 */;
	struct smu8_sys_info *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 258 */;
	struct phm_clock_and_voltage_limits *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 255 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 248 */;
	const struct pp_hwmgr_func cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1962 */;
	struct phm_uvd_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1843 */;
	struct PP_TemperatureRange cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1810 */;
	struct PP_TemperatureRange *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1806 */;
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 175 */;
	u16 cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1716 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1703 */;
	int *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1670 */;
	void *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1670 */;
	struct amd_pp_clocks *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1602 */;
	enum amd_pp_clock_type cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1601 */;
	struct pp_clock_info *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1591 */;
	PHM_PerformanceLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1553 */;
	PHM_PerformanceLevelDesignation cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1552 */;
	char *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1513 */;
	enum pp_clock_type cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1494 */;
	const struct phm_clock_and_voltage_limits *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1478 */;
	const struct phm_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1476 */;
	struct amd_pp_simple_clock_info *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1473 */;
	const struct cc6_settings *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1398 */;
	struct smu8_power_state cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1394 */;
	const ATOM_PPLIB_CZ_CLOCK_INFO *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1341 */;
	const void *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1337 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1336 */;
	struct phm_vce_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1249 */;
	enum amd_dpm_forced_level cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1201 */;
	struct smu8_hwmgr cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1085 */;
	bool cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1047 */;
	struct PP_Clocks cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1046 */;
	struct smu8_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1045 */;
	const struct pp_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1037 */;
	struct pp_power_state *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1036 */;
	struct pp_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1035 */;
	int cocci_id/* drivers/gpu/drm/amd/powerplay/hwmgr/smu8_hwmgr.c 1035 */;
}
