module Beta(a: Input, b: Output, c: Output) {
    Wire[1..0] theta;

    comb {
        theta = [2[[a]]];
        c = theta[0];
    }

    Register l;
    l.data = theta[0];
    l.clock = ~a;
    l.reset = c;
    l.enable = a;


    b = theta[1];
}