--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Hough.twx Hough.ncd -o Hough.twr Hough.pcf

Design file:              Hough.ncd
Physical constraint file: Hough.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
FrameIn     |    2.874(R)|      SLOW  |    0.435(R)|      SLOW  |Clk_BUFGP         |   0.000|
LineIn      |    5.247(R)|      SLOW  |    0.522(R)|      SLOW  |Clk_BUFGP         |   0.000|
PixelIn<2>  |    1.774(R)|      SLOW  |   -0.834(R)|      SLOW  |Clk_BUFGP         |   0.000|
PixelIn<3>  |    2.169(R)|      SLOW  |   -1.063(R)|      FAST  |Clk_BUFGP         |   0.000|
PixelIn<4>  |    1.338(R)|      SLOW  |   -0.390(R)|      SLOW  |Clk_BUFGP         |   0.000|
PixelIn<5>  |    1.370(R)|      SLOW  |   -0.446(R)|      SLOW  |Clk_BUFGP         |   0.000|
PixelIn<6>  |    1.393(R)|      SLOW  |   -0.465(R)|      SLOW  |Clk_BUFGP         |   0.000|
PixelIn<7>  |    2.020(R)|      SLOW  |   -1.003(R)|      FAST  |Clk_BUFGP         |   0.000|
nReset      |    6.689(R)|      SLOW  |    0.710(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
FrameOut    |         7.767(R)|      SLOW  |         4.242(R)|      FAST  |Clk_BUFGP         |   0.000|
LineOut     |         7.149(R)|      SLOW  |         3.734(R)|      FAST  |Clk_BUFGP         |   0.000|
PixelOut<0> |         7.617(R)|      SLOW  |         4.123(R)|      FAST  |Clk_BUFGP         |   0.000|
PixelOut<1> |         7.699(R)|      SLOW  |         4.172(R)|      FAST  |Clk_BUFGP         |   0.000|
PixelOut<2> |         7.605(R)|      SLOW  |         4.134(R)|      FAST  |Clk_BUFGP         |   0.000|
PixelOut<3> |         7.475(R)|      SLOW  |         3.953(R)|      FAST  |Clk_BUFGP         |   0.000|
PixelOut<4> |         7.210(R)|      SLOW  |         3.787(R)|      FAST  |Clk_BUFGP         |   0.000|
PixelOut<5> |         7.113(R)|      SLOW  |         3.723(R)|      FAST  |Clk_BUFGP         |   0.000|
PixelOut<6> |         6.775(R)|      SLOW  |         3.541(R)|      FAST  |Clk_BUFGP         |   0.000|
PixelOut<7> |         6.975(R)|      SLOW  |         3.661(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   10.610|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 29 21:00:13 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



