Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Apr 21 09:19:18 2019
| Host         : A203-35 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IP2SOC_Top_timing_summary_routed.rpt -rpx IP2SOC_Top_timing_summary_routed.rpx
| Design       : IP2SOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1421 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1421 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1421 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4382 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.378        0.000                      0                   80        0.324        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.378        0.000                      0                   80        0.324        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.378ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.153ns (32.265%)  route 2.421ns (67.735%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.637     5.240    U_7SEG/clk_IBUF_BUFG
    SLICE_X30Y62         FDCE                                         r  U_7SEG/i_data_store_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.518     5.758 r  U_7SEG/i_data_store_reg[18]/Q
                         net (fo=1, routed)           1.147     6.905    U_7SEG/i_data_store[18]
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.029 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.029    U_7SEG/o_seg_r[6]_i_11_n_0
    SLICE_X30Y65         MUXF7 (Prop_muxf7_I1_O)      0.214     7.243 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.274     8.516    U_7SEG/sel0[2]
    SLICE_X28Y63         LUT4 (Prop_lut4_I1_O)        0.297     8.813 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.813    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X28Y63         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516   104.939    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.198    
                         clock uncertainty           -0.035   105.162    
    SLICE_X28Y63         FDPE (Setup_fdpe_C_D)        0.029   105.191    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.191    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 96.378    

Slack (MET) :             96.396ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.181ns (32.791%)  route 2.421ns (67.209%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.637     5.240    U_7SEG/clk_IBUF_BUFG
    SLICE_X30Y62         FDCE                                         r  U_7SEG/i_data_store_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.518     5.758 r  U_7SEG/i_data_store_reg[18]/Q
                         net (fo=1, routed)           1.147     6.905    U_7SEG/i_data_store[18]
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.029 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.029    U_7SEG/o_seg_r[6]_i_11_n_0
    SLICE_X30Y65         MUXF7 (Prop_muxf7_I1_O)      0.214     7.243 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.274     8.516    U_7SEG/sel0[2]
    SLICE_X28Y63         LUT4 (Prop_lut4_I1_O)        0.325     8.841 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.841    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X28Y63         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516   104.939    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.198    
                         clock uncertainty           -0.035   105.162    
    SLICE_X28Y63         FDPE (Setup_fdpe_C_D)        0.075   105.237    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 96.396    

Slack (MET) :             96.633ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 1.096ns (32.881%)  route 2.237ns (67.119%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.641     5.244    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y58         FDCE                                         r  U_7SEG/i_data_store_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDCE (Prop_fdce_C_Q)         0.456     5.700 f  U_7SEG/i_data_store_reg[20]/Q
                         net (fo=1, routed)           1.201     6.901    U_7SEG/i_data_store[20]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.025 f  U_7SEG/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     7.025    U_7SEG/o_seg_r[6]_i_9_n_0
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     7.242 f  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.036     8.278    U_7SEG/sel0[0]
    SLICE_X28Y64         LUT4 (Prop_lut4_I1_O)        0.299     8.577 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.577    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X28Y64         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516   104.939    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y64         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.276   105.215    
                         clock uncertainty           -0.035   105.179    
    SLICE_X28Y64         FDPE (Setup_fdpe_C_D)        0.031   105.210    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.210    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                 96.633    

Slack (MET) :             96.634ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 1.096ns (32.907%)  route 2.235ns (67.093%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.641     5.244    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y58         FDCE                                         r  U_7SEG/i_data_store_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U_7SEG/i_data_store_reg[20]/Q
                         net (fo=1, routed)           1.201     6.901    U_7SEG/i_data_store[20]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  U_7SEG/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     7.025    U_7SEG/o_seg_r[6]_i_9_n_0
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     7.242 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.033     8.275    U_7SEG/sel0[0]
    SLICE_X28Y64         LUT4 (Prop_lut4_I3_O)        0.299     8.574 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.574    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X28Y64         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516   104.939    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y64         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.276   105.215    
                         clock uncertainty           -0.035   105.179    
    SLICE_X28Y64         FDPE (Setup_fdpe_C_D)        0.029   105.208    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.208    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                 96.634    

Slack (MET) :             96.649ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 1.124ns (33.440%)  route 2.237ns (66.560%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.641     5.244    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y58         FDCE                                         r  U_7SEG/i_data_store_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U_7SEG/i_data_store_reg[20]/Q
                         net (fo=1, routed)           1.201     6.901    U_7SEG/i_data_store[20]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  U_7SEG/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     7.025    U_7SEG/o_seg_r[6]_i_9_n_0
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     7.242 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.036     8.278    U_7SEG/sel0[0]
    SLICE_X28Y64         LUT4 (Prop_lut4_I1_O)        0.327     8.605 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.605    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X28Y64         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516   104.939    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y64         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.276   105.215    
                         clock uncertainty           -0.035   105.179    
    SLICE_X28Y64         FDPE (Setup_fdpe_C_D)        0.075   105.254    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.254    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 96.649    

Slack (MET) :             96.652ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.124ns (33.467%)  route 2.235ns (66.533%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.641     5.244    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y58         FDCE                                         r  U_7SEG/i_data_store_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDCE (Prop_fdce_C_Q)         0.456     5.700 r  U_7SEG/i_data_store_reg[20]/Q
                         net (fo=1, routed)           1.201     6.901    U_7SEG/i_data_store[20]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  U_7SEG/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     7.025    U_7SEG/o_seg_r[6]_i_9_n_0
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     7.242 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.033     8.275    U_7SEG/sel0[0]
    SLICE_X28Y64         LUT4 (Prop_lut4_I2_O)        0.327     8.602 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.602    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X28Y64         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516   104.939    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y64         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.276   105.215    
                         clock uncertainty           -0.035   105.179    
    SLICE_X28Y64         FDPE (Setup_fdpe_C_D)        0.075   105.254    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.254    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 96.652    

Slack (MET) :             96.803ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 1.153ns (36.592%)  route 1.998ns (63.408%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.637     5.240    U_7SEG/clk_IBUF_BUFG
    SLICE_X30Y62         FDCE                                         r  U_7SEG/i_data_store_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.518     5.758 r  U_7SEG/i_data_store_reg[18]/Q
                         net (fo=1, routed)           1.147     6.905    U_7SEG/i_data_store[18]
    SLICE_X30Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.029 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     7.029    U_7SEG/o_seg_r[6]_i_11_n_0
    SLICE_X30Y65         MUXF7 (Prop_muxf7_I1_O)      0.214     7.243 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.851     8.094    U_7SEG/sel0[2]
    SLICE_X28Y64         LUT4 (Prop_lut4_I2_O)        0.297     8.391 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.391    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X28Y64         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.516   104.939    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y64         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.198    
                         clock uncertainty           -0.035   105.162    
    SLICE_X28Y64         FDPE (Setup_fdpe_C_D)        0.031   105.193    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.193    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 96.803    

Slack (MET) :             96.934ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.882ns (61.297%)  route 1.188ns (38.703%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.235    U_CLKDIV/CLK
    SLICE_X44Y88         FDCE                                         r  U_CLKDIV/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  U_CLKDIV/clkdiv_reg[2]/Q
                         net (fo=3, routed)           1.188     6.879    U_CLKDIV/clkdiv_reg[2]
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.401 r  U_CLKDIV/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    U_CLKDIV/clkdiv_reg[0]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  U_CLKDIV/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    U_CLKDIV/clkdiv_reg[4]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.629    U_CLKDIV/clkdiv_reg[8]_i_1_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.857    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.971    U_CLKDIV/clkdiv_reg[20]_i_1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.305 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.305    U_CLKDIV/clkdiv_reg[24]_i_1_n_6
    SLICE_X44Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.515   104.938    U_CLKDIV/CLK
    SLICE_X44Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/C
                         clock pessimism              0.275   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X44Y94         FDCE (Setup_fdce_C_D)        0.062   105.239    U_CLKDIV/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 96.934    

Slack (MET) :             97.045ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 1.771ns (59.846%)  route 1.188ns (40.154%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.235    U_CLKDIV/CLK
    SLICE_X44Y88         FDCE                                         r  U_CLKDIV/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  U_CLKDIV/clkdiv_reg[2]/Q
                         net (fo=3, routed)           1.188     6.879    U_CLKDIV/clkdiv_reg[2]
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.401 r  U_CLKDIV/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    U_CLKDIV/clkdiv_reg[0]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  U_CLKDIV/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    U_CLKDIV/clkdiv_reg[4]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.629    U_CLKDIV/clkdiv_reg[8]_i_1_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.857    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.971    U_CLKDIV/clkdiv_reg[20]_i_1_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.194 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.194    U_CLKDIV/clkdiv_reg[24]_i_1_n_7
    SLICE_X44Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.515   104.938    U_CLKDIV/CLK
    SLICE_X44Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[24]/C
                         clock pessimism              0.275   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X44Y94         FDCE (Setup_fdce_C_D)        0.062   105.239    U_CLKDIV/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                 97.045    

Slack (MET) :             97.048ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 1.768ns (59.805%)  route 1.188ns (40.195%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.235    U_CLKDIV/CLK
    SLICE_X44Y88         FDCE                                         r  U_CLKDIV/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  U_CLKDIV/clkdiv_reg[2]/Q
                         net (fo=3, routed)           1.188     6.879    U_CLKDIV/clkdiv_reg[2]
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.401 r  U_CLKDIV/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    U_CLKDIV/clkdiv_reg[0]_i_1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  U_CLKDIV/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    U_CLKDIV/clkdiv_reg[4]_i_1_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.629    U_CLKDIV/clkdiv_reg[8]_i_1_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.857    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.191 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.191    U_CLKDIV/clkdiv_reg[20]_i_1_n_6
    SLICE_X44Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.515   104.938    U_CLKDIV/CLK
    SLICE_X44Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[21]/C
                         clock pessimism              0.275   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X44Y93         FDCE (Setup_fdce_C_D)        0.062   105.239    U_CLKDIV/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                 97.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X44Y88         FDCE                                         r  U_CLKDIV/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  U_CLKDIV/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.799    U_CLKDIV/clkdiv_reg_n_0_[0]
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  U_CLKDIV/clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.000     1.844    U_CLKDIV/clkdiv[0]_i_5_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.914 r  U_CLKDIV/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    U_CLKDIV/clkdiv_reg[0]_i_1_n_7
    SLICE_X44Y88         FDCE                                         r  U_CLKDIV/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_CLKDIV/CLK
    SLICE_X44Y88         FDCE                                         r  U_CLKDIV/clkdiv_reg[0]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X44Y88         FDCE (Hold_fdce_C_D)         0.105     1.590    U_CLKDIV/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y68         FDCE                                         r  U_7SEG/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  U_7SEG/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.798    U_7SEG/cnt_reg_n_0_[0]
    SLICE_X28Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  U_7SEG/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     1.843    U_7SEG/cnt[0]_i_5_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.913 r  U_7SEG/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    U_7SEG/cnt_reg[0]_i_1_n_7
    SLICE_X28Y68         FDCE                                         r  U_7SEG/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.833     1.998    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y68         FDCE                                         r  U_7SEG/cnt_reg[0]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X28Y68         FDCE (Hold_fdce_C_D)         0.105     1.589    U_7SEG/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X44Y88         FDCE                                         r  U_CLKDIV/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.183     1.809    U_CLKDIV/clkdiv_reg_n_0_[3]
    SLICE_X44Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  U_CLKDIV/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    U_CLKDIV/clkdiv_reg[0]_i_1_n_4
    SLICE_X44Y88         FDCE                                         r  U_CLKDIV/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_CLKDIV/CLK
    SLICE_X44Y88         FDCE                                         r  U_CLKDIV/clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X44Y88         FDCE (Hold_fdce_C_D)         0.105     1.590    U_CLKDIV/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.482    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y70         FDCE                                         r  U_7SEG/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U_7SEG/cnt_reg[11]/Q
                         net (fo=1, routed)           0.183     1.806    U_7SEG/cnt_reg_n_0_[11]
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X28Y70         FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.831     1.996    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y70         FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X28Y70         FDCE (Hold_fdce_C_D)         0.105     1.587    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_CLKDIV/CLK
    SLICE_X44Y90         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.810    U_CLKDIV/clkdiv_reg_n_0_[11]
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.918 r  U_CLKDIV/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    U_CLKDIV/clkdiv_reg[8]_i_1_n_4
    SLICE_X44Y90         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_CLKDIV/CLK
    SLICE_X44Y90         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X44Y90         FDCE (Hold_fdce_C_D)         0.105     1.591    U_CLKDIV/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X44Y89         FDCE                                         r  U_CLKDIV/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.803    U_CLKDIV/clkdiv_reg_n_0_[4]
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  U_CLKDIV/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    U_CLKDIV/clkdiv_reg[4]_i_1_n_7
    SLICE_X44Y89         FDCE                                         r  U_CLKDIV/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.836     2.001    U_CLKDIV/CLK
    SLICE_X44Y89         FDCE                                         r  U_CLKDIV/clkdiv_reg[4]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X44Y89         FDCE (Hold_fdce_C_D)         0.105     1.590    U_CLKDIV/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.562     1.481    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y71         FDCE                                         r  U_7SEG/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U_7SEG/cnt_reg[12]/Q
                         net (fo=1, routed)           0.176     1.799    U_7SEG/cnt_reg_n_0_[12]
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.914 r  U_7SEG/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    U_7SEG/cnt_reg[12]_i_1_n_7
    SLICE_X28Y71         FDCE                                         r  U_7SEG/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y71         FDCE                                         r  U_7SEG/cnt_reg[12]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X28Y71         FDCE (Hold_fdce_C_D)         0.105     1.586    U_7SEG/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_CLKDIV/CLK
    SLICE_X44Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_CLKDIV/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.804    U_CLKDIV/clkdiv_reg_n_0_[12]
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    U_CLKDIV/clkdiv_reg[12]_i_1_n_7
    SLICE_X44Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_CLKDIV/CLK
    SLICE_X44Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X44Y91         FDCE (Hold_fdce_C_D)         0.105     1.591    U_CLKDIV/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_CLKDIV/CLK
    SLICE_X44Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_CLKDIV/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.176     1.804    U_CLKDIV/clkdiv_reg_n_0_[16]
    SLICE_X44Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    U_CLKDIV/clkdiv_reg[16]_i_1_n_7
    SLICE_X44Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_CLKDIV/CLK
    SLICE_X44Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X44Y92         FDCE (Hold_fdce_C_D)         0.105     1.591    U_CLKDIV/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.568     1.487    U_CLKDIV/CLK
    SLICE_X44Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U_CLKDIV/clkdiv_reg[20]/Q
                         net (fo=1, routed)           0.176     1.805    U_CLKDIV/clkdiv_reg_n_0_[20]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.920 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    U_CLKDIV/clkdiv_reg[20]_i_1_n_7
    SLICE_X44Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.838     2.003    U_CLKDIV/CLK
    SLICE_X44Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X44Y93         FDCE (Hold_fdce_C_D)         0.105     1.592    U_CLKDIV/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y68    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y70    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y70    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y71    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y71    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y71    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y68    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y68    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X28Y68    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y71    U_7SEG/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y71    U_7SEG/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y71    U_7SEG/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y70    U_7SEG/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y70    U_7SEG/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y69    U_7SEG/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y69    U_7SEG/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y69    U_7SEG/cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y69    U_7SEG/cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y70    U_7SEG/cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y64    U_7SEG/i_data_store_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y64    U_7SEG/i_data_store_reg[5]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X42Y66    U_Multi/disp_data_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X35Y64    U_Multi/disp_data_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y68    U_7SEG/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y70    U_7SEG/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y70    U_7SEG/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y70    U_7SEG/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y70    U_7SEG/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X28Y71    U_7SEG/cnt_reg[12]/C



