|top
clk => clk.IN4
uart_rx => uart_rx.IN1
ncs <= flash_ctrl:flash_ctrl_m0.ncs
dclk <= flash_ctrl:flash_ctrl_m0.dclk
mosi <= flash_ctrl:flash_ctrl_m0.mosi
miso => miso.IN1
rst_n => rst_n.IN2
lcd_dclk <= video_clk.DB_MAX_OUTPUT_PORT_TYPE
lcd_hs <= lcd_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_vs <= lcd_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_de <= lcd_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_r[0] <= lcd_r.DB_MAX_OUTPUT_PORT_TYPE
lcd_r[1] <= lcd_r.DB_MAX_OUTPUT_PORT_TYPE
lcd_r[2] <= lcd_r.DB_MAX_OUTPUT_PORT_TYPE
lcd_r[3] <= lcd_r.DB_MAX_OUTPUT_PORT_TYPE
lcd_r[4] <= <GND>
lcd_r[5] <= lcd_r.DB_MAX_OUTPUT_PORT_TYPE
lcd_r[6] <= lcd_r.DB_MAX_OUTPUT_PORT_TYPE
lcd_r[7] <= lcd_r.DB_MAX_OUTPUT_PORT_TYPE
lcd_g[0] <= lcd_g.DB_MAX_OUTPUT_PORT_TYPE
lcd_g[1] <= lcd_g.DB_MAX_OUTPUT_PORT_TYPE
lcd_g[2] <= lcd_g.DB_MAX_OUTPUT_PORT_TYPE
lcd_g[3] <= lcd_g.DB_MAX_OUTPUT_PORT_TYPE
lcd_g[4] <= <GND>
lcd_g[5] <= lcd_g.DB_MAX_OUTPUT_PORT_TYPE
lcd_g[6] <= lcd_g.DB_MAX_OUTPUT_PORT_TYPE
lcd_g[7] <= lcd_g.DB_MAX_OUTPUT_PORT_TYPE
lcd_b[0] <= lcd_b.DB_MAX_OUTPUT_PORT_TYPE
lcd_b[1] <= lcd_b.DB_MAX_OUTPUT_PORT_TYPE
lcd_b[2] <= lcd_b.DB_MAX_OUTPUT_PORT_TYPE
lcd_b[3] <= lcd_b.DB_MAX_OUTPUT_PORT_TYPE
lcd_b[4] <= <GND>
lcd_b[5] <= <GND>
lcd_b[6] <= lcd_b.DB_MAX_OUTPUT_PORT_TYPE
lcd_b[7] <= lcd_b.DB_MAX_OUTPUT_PORT_TYPE


|top|video_pll:video_pll_m0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|top|video_pll:video_pll_m0|altpll:altpll_component
inclk[0] => video_pll_altpll:auto_generated.inclk[0]
inclk[1] => video_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|uart_rx:uart_rx_inst
clk => rx_bits[0].CLK
clk => rx_bits[1].CLK
clk => rx_bits[2].CLK
clk => rx_bits[3].CLK
clk => rx_bits[4].CLK
clk => rx_bits[5].CLK
clk => rx_bits[6].CLK
clk => rx_bits[7].CLK
clk => cycle_cnt[0].CLK
clk => cycle_cnt[1].CLK
clk => cycle_cnt[2].CLK
clk => cycle_cnt[3].CLK
clk => cycle_cnt[4].CLK
clk => cycle_cnt[5].CLK
clk => cycle_cnt[6].CLK
clk => cycle_cnt[7].CLK
clk => cycle_cnt[8].CLK
clk => cycle_cnt[9].CLK
clk => cycle_cnt[10].CLK
clk => cycle_cnt[11].CLK
clk => cycle_cnt[12].CLK
clk => cycle_cnt[13].CLK
clk => cycle_cnt[14].CLK
clk => cycle_cnt[15].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => rx_data_r[0].CLK
clk => rx_data_r[1].CLK
clk => rx_data_r[2].CLK
clk => rx_data_r[3].CLK
clk => rx_data_r[4].CLK
clk => rx_data_r[5].CLK
clk => rx_data_r[6].CLK
clk => rx_data_r[7].CLK
clk => rx_data_r[8].CLK
clk => rx_data_r[9].CLK
clk => rx_data_r[10].CLK
clk => rx_data_r[11].CLK
clk => rx_data_r[12].CLK
clk => rx_data_r[13].CLK
clk => rx_data_r[14].CLK
clk => rx_data_r[15].CLK
clk => rx_data_valid~reg0.CLK
clk => rx_d1.CLK
clk => rx_d0.CLK
clk => state~1.DATAIN
rst_n => rx_data_r[0].ACLR
rst_n => rx_data_r[1].ACLR
rst_n => rx_data_r[2].ACLR
rst_n => rx_data_r[3].ACLR
rst_n => rx_data_r[4].ACLR
rst_n => rx_data_r[5].ACLR
rst_n => rx_data_r[6].ACLR
rst_n => rx_data_r[7].ACLR
rst_n => rx_data_r[8].ACLR
rst_n => rx_data_r[9].ACLR
rst_n => rx_data_r[10].ACLR
rst_n => rx_data_r[11].ACLR
rst_n => rx_data_r[12].ACLR
rst_n => rx_data_r[13].ACLR
rst_n => rx_data_r[14].ACLR
rst_n => rx_data_r[15].ACLR
rst_n => rx_data_valid~reg0.ACLR
rst_n => rx_d1.ACLR
rst_n => rx_d0.ACLR
rst_n => bit_cnt[0].ACLR
rst_n => bit_cnt[1].ACLR
rst_n => bit_cnt[2].ACLR
rst_n => cycle_cnt[0].ACLR
rst_n => cycle_cnt[1].ACLR
rst_n => cycle_cnt[2].ACLR
rst_n => cycle_cnt[3].ACLR
rst_n => cycle_cnt[4].ACLR
rst_n => cycle_cnt[5].ACLR
rst_n => cycle_cnt[6].ACLR
rst_n => cycle_cnt[7].ACLR
rst_n => cycle_cnt[8].ACLR
rst_n => cycle_cnt[9].ACLR
rst_n => cycle_cnt[10].ACLR
rst_n => cycle_cnt[11].ACLR
rst_n => cycle_cnt[12].ACLR
rst_n => cycle_cnt[13].ACLR
rst_n => cycle_cnt[14].ACLR
rst_n => cycle_cnt[15].ACLR
rst_n => rx_bits[0].ACLR
rst_n => rx_bits[1].ACLR
rst_n => rx_bits[2].ACLR
rst_n => rx_bits[3].ACLR
rst_n => rx_bits[4].ACLR
rst_n => rx_bits[5].ACLR
rst_n => rx_bits[6].ACLR
rst_n => rx_bits[7].ACLR
rst_n => state~3.DATAIN
rx_data[0] <= rx_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data_r[4].DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data_r[5].DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data_r[6].DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data_r[7].DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data_r[8].DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data_r[9].DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data_r[10].DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data_r[11].DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data_r[12].DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data_r[13].DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data_r[14].DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data_r[15].DB_MAX_OUTPUT_PORT_TYPE
rx_data_valid <= rx_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_ready => always3.IN0
rx_data_ready => Selector0.IN3
rx_data_ready => Selector4.IN2
rx_pin => rx_bits.DATAB
rx_pin => rx_bits.DATAB
rx_pin => rx_bits.DATAB
rx_pin => rx_bits.DATAB
rx_pin => rx_bits.DATAB
rx_pin => rx_bits.DATAB
rx_pin => rx_bits.DATAB
rx_pin => rx_bits.DATAB
rx_pin => rx_d0.DATAIN


|top|flash_ctrl:flash_ctrl_m0
clk => clk.IN2
rst_n => fifo_req.OUTPUTSELECT
rst_n => data_out_addr_r[0].ACLR
rst_n => data_out_addr_r[1].ACLR
rst_n => data_out_addr_r[2].ACLR
rst_n => data_out_addr_r[3].ACLR
rst_n => data_out_addr_r[4].ACLR
rst_n => data_out_addr_r[5].ACLR
rst_n => data_out_addr_r[6].ACLR
rst_n => data_out_addr_r[7].ACLR
rst_n => data_out_addr_r[8].ACLR
rst_n => data_out_addr_r[9].ACLR
rst_n => data_out_addr_r[10].ACLR
rst_n => data_out_addr_r[11].ACLR
rst_n => data_out_addr_r[12].ACLR
rst_n => data_out_addr_r[13].ACLR
rst_n => flash_write_data_in[0].ACLR
rst_n => flash_write_data_in[1].ACLR
rst_n => flash_write_data_in[2].ACLR
rst_n => flash_write_data_in[3].ACLR
rst_n => flash_write_data_in[4].ACLR
rst_n => flash_write_data_in[5].ACLR
rst_n => flash_write_data_in[6].ACLR
rst_n => flash_write_data_in[7].ACLR
rst_n => flash_sector_addr[0].ACLR
rst_n => flash_sector_addr[1].ACLR
rst_n => flash_sector_addr[2].ACLR
rst_n => flash_sector_addr[3].ACLR
rst_n => flash_sector_addr[4].ACLR
rst_n => flash_sector_addr[5].ACLR
rst_n => flash_sector_addr[6].ACLR
rst_n => flash_sector_addr[7].ACLR
rst_n => flash_sector_addr[8].ACLR
rst_n => flash_sector_addr[9].ACLR
rst_n => flash_sector_addr[10].ACLR
rst_n => flash_sector_addr[11].ACLR
rst_n => flash_sector_addr[12].ACLR
rst_n => flash_sector_addr[13].ACLR
rst_n => flash_sector_addr[14].ACLR
rst_n => flash_sector_addr[15].ACLR
rst_n => flash_sector_addr[16].ACLR
rst_n => flash_sector_addr[17].ACLR
rst_n => flash_sector_addr[18].ACLR
rst_n => flash_sector_addr[19].ACLR
rst_n => flash_sector_addr[20].ACLR
rst_n => flash_sector_addr[21].ACLR
rst_n => flash_sector_addr[22].ACLR
rst_n => flash_sector_addr[23].ACLR
rst_n => flash_write_addr[0].ACLR
rst_n => flash_write_addr[1].ACLR
rst_n => flash_write_addr[2].ACLR
rst_n => flash_write_addr[3].ACLR
rst_n => flash_write_addr[4].ACLR
rst_n => flash_write_addr[5].ACLR
rst_n => flash_write_addr[6].ACLR
rst_n => flash_write_addr[7].ACLR
rst_n => flash_write_addr[8].ACLR
rst_n => flash_write_addr[9].ACLR
rst_n => flash_write_addr[10].ACLR
rst_n => flash_write_addr[11].ACLR
rst_n => flash_write_addr[12].ACLR
rst_n => flash_write_addr[13].ACLR
rst_n => flash_write_addr[14].ACLR
rst_n => flash_write_addr[15].ACLR
rst_n => flash_write_addr[16].ACLR
rst_n => flash_write_addr[17].ACLR
rst_n => flash_write_addr[18].ACLR
rst_n => flash_write_addr[19].ACLR
rst_n => flash_write_addr[20].ACLR
rst_n => flash_write_addr[21].ACLR
rst_n => flash_write_addr[22].ACLR
rst_n => flash_write_addr[23].ACLR
rst_n => flash_read_addr[0].ACLR
rst_n => flash_read_addr[1].ACLR
rst_n => flash_read_addr[2].ACLR
rst_n => flash_read_addr[3].ACLR
rst_n => flash_read_addr[4].ACLR
rst_n => flash_read_addr[5].ACLR
rst_n => flash_read_addr[6].ACLR
rst_n => flash_read_addr[7].ACLR
rst_n => flash_read_addr[8].ACLR
rst_n => flash_read_addr[9].ACLR
rst_n => flash_read_addr[10].ACLR
rst_n => flash_read_addr[11].ACLR
rst_n => flash_read_addr[12].ACLR
rst_n => flash_read_addr[13].ACLR
rst_n => flash_read_addr[14].ACLR
rst_n => flash_read_addr[15].ACLR
rst_n => flash_read_addr[16].ACLR
rst_n => flash_read_addr[17].ACLR
rst_n => flash_read_addr[18].ACLR
rst_n => flash_read_addr[19].ACLR
rst_n => flash_read_addr[20].ACLR
rst_n => flash_read_addr[21].ACLR
rst_n => flash_read_addr[22].ACLR
rst_n => flash_read_addr[23].ACLR
rst_n => flash_sector_erase.ACLR
rst_n => flash_write.ACLR
rst_n => flash_read.ACLR
rst_n => state~8.DATAIN
rst_n => _.IN1
rst_n => spi_flash_top:spi_flash_top_m0.rst
rst_n => data_out[0]~reg0.ENA
rst_n => data_out_en~reg0.ENA
rst_n => read_data[7].ENA
rst_n => read_data[6].ENA
rst_n => read_data[5].ENA
rst_n => read_data[4].ENA
rst_n => read_data[3].ENA
rst_n => read_data[2].ENA
rst_n => read_data[1].ENA
rst_n => read_data[0].ENA
rst_n => data_out[7]~reg0.ENA
rst_n => data_out[6]~reg0.ENA
rst_n => data_out[5]~reg0.ENA
rst_n => data_out[4]~reg0.ENA
rst_n => data_out[3]~reg0.ENA
rst_n => data_out[2]~reg0.ENA
rst_n => data_out[1]~reg0.ENA
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in_en => data_in_en.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_en <= data_out_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[0] <= data_out_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[1] <= data_out_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[2] <= data_out_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[3] <= data_out_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[4] <= data_out_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[5] <= data_out_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[6] <= data_out_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[7] <= data_out_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[8] <= data_out_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[9] <= data_out_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[10] <= data_out_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[11] <= data_out_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[12] <= data_out_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out_addr[13] <= data_out_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ncs <= spi_flash_top:spi_flash_top_m0.nCS
dclk <= spi_flash_top:spi_flash_top_m0.DCLK
mosi <= spi_flash_top:spi_flash_top_m0.MOSI
miso => spi_flash_top:spi_flash_top_m0.MISO


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component
data[0] => dcfifo_7jj1:auto_generated.data[0]
data[1] => dcfifo_7jj1:auto_generated.data[1]
data[2] => dcfifo_7jj1:auto_generated.data[2]
data[3] => dcfifo_7jj1:auto_generated.data[3]
data[4] => dcfifo_7jj1:auto_generated.data[4]
data[5] => dcfifo_7jj1:auto_generated.data[5]
data[6] => dcfifo_7jj1:auto_generated.data[6]
data[7] => dcfifo_7jj1:auto_generated.data[7]
q[0] <= dcfifo_7jj1:auto_generated.q[0]
q[1] <= dcfifo_7jj1:auto_generated.q[1]
q[2] <= dcfifo_7jj1:auto_generated.q[2]
q[3] <= dcfifo_7jj1:auto_generated.q[3]
q[4] <= dcfifo_7jj1:auto_generated.q[4]
q[5] <= dcfifo_7jj1:auto_generated.q[5]
q[6] <= dcfifo_7jj1:auto_generated.q[6]
q[7] <= dcfifo_7jj1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_7jj1:auto_generated.rdclk
rdreq => dcfifo_7jj1:auto_generated.rdreq
wrclk => dcfifo_7jj1:auto_generated.wrclk
wrreq => dcfifo_7jj1:auto_generated.wrreq
aclr => dcfifo_7jj1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= dcfifo_7jj1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_7jj1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_7jj1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_7jj1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_7jj1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_7jj1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_7jj1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_7jj1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_7jj1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_7jj1:auto_generated.wrusedw[9]


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_av61:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_av61:fifo_ram.data_a[0]
data[1] => altsyncram_av61:fifo_ram.data_a[1]
data[2] => altsyncram_av61:fifo_ram.data_a[2]
data[3] => altsyncram_av61:fifo_ram.data_a[3]
data[4] => altsyncram_av61:fifo_ram.data_a[4]
data[5] => altsyncram_av61:fifo_ram.data_a[5]
data[6] => altsyncram_av61:fifo_ram.data_a[6]
data[7] => altsyncram_av61:fifo_ram.data_a[7]
q[0] <= altsyncram_av61:fifo_ram.q_b[0]
q[1] <= altsyncram_av61:fifo_ram.q_b[1]
q[2] <= altsyncram_av61:fifo_ram.q_b[2]
q[3] <= altsyncram_av61:fifo_ram.q_b[3]
q[4] <= altsyncram_av61:fifo_ram.q_b[4]
q[5] <= altsyncram_av61:fifo_ram.q_b[5]
q[6] <= altsyncram_av61:fifo_ram.q_b[6]
q[7] <= altsyncram_av61:fifo_ram.q_b[7]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_av61:fifo_ram.clock1
rdclk => alt_synch_pipe_e98:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_av61:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => counter3a10.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a10.DB_MAX_OUTPUT_PORT_TYPE


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_e98:rs_dgwp
clock => dffpipe_pe9:dffpipe10.clock
clrn => dffpipe_pe9:dffpipe10.clrn
d[0] => dffpipe_pe9:dffpipe10.d[0]
d[1] => dffpipe_pe9:dffpipe10.d[1]
d[2] => dffpipe_pe9:dffpipe10.d[2]
d[3] => dffpipe_pe9:dffpipe10.d[3]
d[4] => dffpipe_pe9:dffpipe10.d[4]
d[5] => dffpipe_pe9:dffpipe10.d[5]
d[6] => dffpipe_pe9:dffpipe10.d[6]
d[7] => dffpipe_pe9:dffpipe10.d[7]
d[8] => dffpipe_pe9:dffpipe10.d[8]
d[9] => dffpipe_pe9:dffpipe10.d[9]
d[10] => dffpipe_pe9:dffpipe10.d[10]
q[0] <= dffpipe_pe9:dffpipe10.q[0]
q[1] <= dffpipe_pe9:dffpipe10.q[1]
q[2] <= dffpipe_pe9:dffpipe10.q[2]
q[3] <= dffpipe_pe9:dffpipe10.q[3]
q[4] <= dffpipe_pe9:dffpipe10.q[4]
q[5] <= dffpipe_pe9:dffpipe10.q[5]
q[6] <= dffpipe_pe9:dffpipe10.q[6]
q[7] <= dffpipe_pe9:dffpipe10.q[7]
q[8] <= dffpipe_pe9:dffpipe10.q[8]
q[9] <= dffpipe_pe9:dffpipe10.q[9]
q[10] <= dffpipe_pe9:dffpipe10.q[10]


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe10
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
d[10] => dffe11a[10].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
d[10] => dffe11a[10].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
d[9] => dffe11a[9].IN0
d[10] => dffe11a[10].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe12.clock
clrn => dffpipe_qe9:dffpipe12.clrn
d[0] => dffpipe_qe9:dffpipe12.d[0]
d[1] => dffpipe_qe9:dffpipe12.d[1]
d[2] => dffpipe_qe9:dffpipe12.d[2]
d[3] => dffpipe_qe9:dffpipe12.d[3]
d[4] => dffpipe_qe9:dffpipe12.d[4]
d[5] => dffpipe_qe9:dffpipe12.d[5]
d[6] => dffpipe_qe9:dffpipe12.d[6]
d[7] => dffpipe_qe9:dffpipe12.d[7]
d[8] => dffpipe_qe9:dffpipe12.d[8]
d[9] => dffpipe_qe9:dffpipe12.d[9]
d[10] => dffpipe_qe9:dffpipe12.d[10]
q[0] <= dffpipe_qe9:dffpipe12.q[0]
q[1] <= dffpipe_qe9:dffpipe12.q[1]
q[2] <= dffpipe_qe9:dffpipe12.q[2]
q[3] <= dffpipe_qe9:dffpipe12.q[3]
q[4] <= dffpipe_qe9:dffpipe12.q[4]
q[5] <= dffpipe_qe9:dffpipe12.q[5]
q[6] <= dffpipe_qe9:dffpipe12.q[6]
q[7] <= dffpipe_qe9:dffpipe12.q[7]
q[8] <= dffpipe_qe9:dffpipe12.q[8]
q[9] <= dffpipe_qe9:dffpipe12.q[9]
q[10] <= dffpipe_qe9:dffpipe12.q[10]


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top|flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top|flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0
sys_clk => sys_clk.IN3
rst => rst.IN3
nCS <= spi_master:spi_master_m0.nCS
DCLK <= spi_master:spi_master_m0.DCLK
MOSI <= spi_master:spi_master_m0.MOSI
MISO => MISO.IN1
clk_div[0] => clk_div[0].IN1
clk_div[1] => clk_div[1].IN1
clk_div[2] => clk_div[2].IN1
clk_div[3] => clk_div[3].IN1
clk_div[4] => clk_div[4].IN1
clk_div[5] => clk_div[5].IN1
clk_div[6] => clk_div[6].IN1
clk_div[7] => clk_div[7].IN1
clk_div[8] => clk_div[8].IN1
clk_div[9] => clk_div[9].IN1
clk_div[10] => clk_div[10].IN1
clk_div[11] => clk_div[11].IN1
clk_div[12] => clk_div[12].IN1
clk_div[13] => clk_div[13].IN1
clk_div[14] => clk_div[14].IN1
clk_div[15] => clk_div[15].IN1
flash_read => flash_read.IN1
flash_write => flash_write.IN1
flash_bulk_erase => flash_bulk_erase.IN1
flash_sector_erase => flash_sector_erase.IN1
flash_read_ack <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_ack
flash_write_ack <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_write_ack
flash_bulk_erase_ack <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_bulk_erase_ack
flash_sector_erase_ack <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_sector_erase_ack
flash_read_addr[0] => flash_read_addr[0].IN1
flash_read_addr[1] => flash_read_addr[1].IN1
flash_read_addr[2] => flash_read_addr[2].IN1
flash_read_addr[3] => flash_read_addr[3].IN1
flash_read_addr[4] => flash_read_addr[4].IN1
flash_read_addr[5] => flash_read_addr[5].IN1
flash_read_addr[6] => flash_read_addr[6].IN1
flash_read_addr[7] => flash_read_addr[7].IN1
flash_read_addr[8] => flash_read_addr[8].IN1
flash_read_addr[9] => flash_read_addr[9].IN1
flash_read_addr[10] => flash_read_addr[10].IN1
flash_read_addr[11] => flash_read_addr[11].IN1
flash_read_addr[12] => flash_read_addr[12].IN1
flash_read_addr[13] => flash_read_addr[13].IN1
flash_read_addr[14] => flash_read_addr[14].IN1
flash_read_addr[15] => flash_read_addr[15].IN1
flash_read_addr[16] => flash_read_addr[16].IN1
flash_read_addr[17] => flash_read_addr[17].IN1
flash_read_addr[18] => flash_read_addr[18].IN1
flash_read_addr[19] => flash_read_addr[19].IN1
flash_read_addr[20] => flash_read_addr[20].IN1
flash_read_addr[21] => flash_read_addr[21].IN1
flash_read_addr[22] => flash_read_addr[22].IN1
flash_read_addr[23] => flash_read_addr[23].IN1
flash_write_addr[0] => flash_write_addr[0].IN1
flash_write_addr[1] => flash_write_addr[1].IN1
flash_write_addr[2] => flash_write_addr[2].IN1
flash_write_addr[3] => flash_write_addr[3].IN1
flash_write_addr[4] => flash_write_addr[4].IN1
flash_write_addr[5] => flash_write_addr[5].IN1
flash_write_addr[6] => flash_write_addr[6].IN1
flash_write_addr[7] => flash_write_addr[7].IN1
flash_write_addr[8] => flash_write_addr[8].IN1
flash_write_addr[9] => flash_write_addr[9].IN1
flash_write_addr[10] => flash_write_addr[10].IN1
flash_write_addr[11] => flash_write_addr[11].IN1
flash_write_addr[12] => flash_write_addr[12].IN1
flash_write_addr[13] => flash_write_addr[13].IN1
flash_write_addr[14] => flash_write_addr[14].IN1
flash_write_addr[15] => flash_write_addr[15].IN1
flash_write_addr[16] => flash_write_addr[16].IN1
flash_write_addr[17] => flash_write_addr[17].IN1
flash_write_addr[18] => flash_write_addr[18].IN1
flash_write_addr[19] => flash_write_addr[19].IN1
flash_write_addr[20] => flash_write_addr[20].IN1
flash_write_addr[21] => flash_write_addr[21].IN1
flash_write_addr[22] => flash_write_addr[22].IN1
flash_write_addr[23] => flash_write_addr[23].IN1
flash_sector_addr[0] => flash_sector_addr[0].IN1
flash_sector_addr[1] => flash_sector_addr[1].IN1
flash_sector_addr[2] => flash_sector_addr[2].IN1
flash_sector_addr[3] => flash_sector_addr[3].IN1
flash_sector_addr[4] => flash_sector_addr[4].IN1
flash_sector_addr[5] => flash_sector_addr[5].IN1
flash_sector_addr[6] => flash_sector_addr[6].IN1
flash_sector_addr[7] => flash_sector_addr[7].IN1
flash_sector_addr[8] => flash_sector_addr[8].IN1
flash_sector_addr[9] => flash_sector_addr[9].IN1
flash_sector_addr[10] => flash_sector_addr[10].IN1
flash_sector_addr[11] => flash_sector_addr[11].IN1
flash_sector_addr[12] => flash_sector_addr[12].IN1
flash_sector_addr[13] => flash_sector_addr[13].IN1
flash_sector_addr[14] => flash_sector_addr[14].IN1
flash_sector_addr[15] => flash_sector_addr[15].IN1
flash_sector_addr[16] => flash_sector_addr[16].IN1
flash_sector_addr[17] => flash_sector_addr[17].IN1
flash_sector_addr[18] => flash_sector_addr[18].IN1
flash_sector_addr[19] => flash_sector_addr[19].IN1
flash_sector_addr[20] => flash_sector_addr[20].IN1
flash_sector_addr[21] => flash_sector_addr[21].IN1
flash_sector_addr[22] => flash_sector_addr[22].IN1
flash_sector_addr[23] => flash_sector_addr[23].IN1
flash_write_data_in[0] => flash_write_data_in[0].IN1
flash_write_data_in[1] => flash_write_data_in[1].IN1
flash_write_data_in[2] => flash_write_data_in[2].IN1
flash_write_data_in[3] => flash_write_data_in[3].IN1
flash_write_data_in[4] => flash_write_data_in[4].IN1
flash_write_data_in[5] => flash_write_data_in[5].IN1
flash_write_data_in[6] => flash_write_data_in[6].IN1
flash_write_data_in[7] => flash_write_data_in[7].IN1
flash_read_size[0] => flash_read_size[0].IN1
flash_read_size[1] => flash_read_size[1].IN1
flash_read_size[2] => flash_read_size[2].IN1
flash_read_size[3] => flash_read_size[3].IN1
flash_read_size[4] => flash_read_size[4].IN1
flash_read_size[5] => flash_read_size[5].IN1
flash_read_size[6] => flash_read_size[6].IN1
flash_read_size[7] => flash_read_size[7].IN1
flash_read_size[8] => flash_read_size[8].IN1
flash_write_size[0] => flash_write_size[0].IN1
flash_write_size[1] => flash_write_size[1].IN1
flash_write_size[2] => flash_write_size[2].IN1
flash_write_size[3] => flash_write_size[3].IN1
flash_write_size[4] => flash_write_size[4].IN1
flash_write_size[5] => flash_write_size[5].IN1
flash_write_size[6] => flash_write_size[6].IN1
flash_write_size[7] => flash_write_size[7].IN1
flash_write_size[8] => flash_write_size[8].IN1
flash_write_data_req <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_write_data_req
flash_read_data_out[0] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[1] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[2] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[3] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[4] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[5] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[6] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_out[7] <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_out
flash_read_data_valid <= spi_flash_ctrl:spi_flash_ctrl_m0.flash_read_data_valid


|top|flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0
sys_clk => cmd_valid~reg0.CLK
sys_clk => flash_read_data_valid~reg0.CLK
sys_clk => flash_read_data_out[0]~reg0.CLK
sys_clk => flash_read_data_out[1]~reg0.CLK
sys_clk => flash_read_data_out[2]~reg0.CLK
sys_clk => flash_read_data_out[3]~reg0.CLK
sys_clk => flash_read_data_out[4]~reg0.CLK
sys_clk => flash_read_data_out[5]~reg0.CLK
sys_clk => flash_read_data_out[6]~reg0.CLK
sys_clk => flash_read_data_out[7]~reg0.CLK
sys_clk => state_reg[0].CLK
sys_clk => addr[0]~reg0.CLK
sys_clk => addr[1]~reg0.CLK
sys_clk => addr[2]~reg0.CLK
sys_clk => addr[3]~reg0.CLK
sys_clk => addr[4]~reg0.CLK
sys_clk => addr[5]~reg0.CLK
sys_clk => addr[6]~reg0.CLK
sys_clk => addr[7]~reg0.CLK
sys_clk => addr[8]~reg0.CLK
sys_clk => addr[9]~reg0.CLK
sys_clk => addr[10]~reg0.CLK
sys_clk => addr[11]~reg0.CLK
sys_clk => addr[12]~reg0.CLK
sys_clk => addr[13]~reg0.CLK
sys_clk => addr[14]~reg0.CLK
sys_clk => addr[15]~reg0.CLK
sys_clk => addr[16]~reg0.CLK
sys_clk => addr[17]~reg0.CLK
sys_clk => addr[18]~reg0.CLK
sys_clk => addr[19]~reg0.CLK
sys_clk => addr[20]~reg0.CLK
sys_clk => addr[21]~reg0.CLK
sys_clk => addr[22]~reg0.CLK
sys_clk => addr[23]~reg0.CLK
sys_clk => size[0]~reg0.CLK
sys_clk => size[1]~reg0.CLK
sys_clk => size[2]~reg0.CLK
sys_clk => size[3]~reg0.CLK
sys_clk => size[4]~reg0.CLK
sys_clk => size[5]~reg0.CLK
sys_clk => size[6]~reg0.CLK
sys_clk => size[7]~reg0.CLK
sys_clk => size[8]~reg0.CLK
sys_clk => cmd[0]~reg0.CLK
sys_clk => cmd[1]~reg0.CLK
sys_clk => cmd[2]~reg0.CLK
sys_clk => cmd[3]~reg0.CLK
sys_clk => cmd[4]~reg0.CLK
sys_clk => cmd[5]~reg0.CLK
sys_clk => cmd[6]~reg0.CLK
sys_clk => cmd[7]~reg0.CLK
sys_clk => state~1.DATAIN
rst => cmd_valid~reg0.ACLR
rst => flash_read_data_valid~reg0.ACLR
rst => flash_read_data_out[0]~reg0.ACLR
rst => flash_read_data_out[1]~reg0.ACLR
rst => flash_read_data_out[2]~reg0.ACLR
rst => flash_read_data_out[3]~reg0.ACLR
rst => flash_read_data_out[4]~reg0.ACLR
rst => flash_read_data_out[5]~reg0.ACLR
rst => flash_read_data_out[6]~reg0.ACLR
rst => flash_read_data_out[7]~reg0.ACLR
rst => state_reg[0].ACLR
rst => addr[0]~reg0.ACLR
rst => addr[1]~reg0.ACLR
rst => addr[2]~reg0.ACLR
rst => addr[3]~reg0.ACLR
rst => addr[4]~reg0.ACLR
rst => addr[5]~reg0.ACLR
rst => addr[6]~reg0.ACLR
rst => addr[7]~reg0.ACLR
rst => addr[8]~reg0.ACLR
rst => addr[9]~reg0.ACLR
rst => addr[10]~reg0.ACLR
rst => addr[11]~reg0.ACLR
rst => addr[12]~reg0.ACLR
rst => addr[13]~reg0.ACLR
rst => addr[14]~reg0.ACLR
rst => addr[15]~reg0.ACLR
rst => addr[16]~reg0.ACLR
rst => addr[17]~reg0.ACLR
rst => addr[18]~reg0.ACLR
rst => addr[19]~reg0.ACLR
rst => addr[20]~reg0.ACLR
rst => addr[21]~reg0.ACLR
rst => addr[22]~reg0.ACLR
rst => addr[23]~reg0.ACLR
rst => size[0]~reg0.ACLR
rst => size[1]~reg0.ACLR
rst => size[2]~reg0.ACLR
rst => size[3]~reg0.ACLR
rst => size[4]~reg0.ACLR
rst => size[5]~reg0.ACLR
rst => size[6]~reg0.ACLR
rst => size[7]~reg0.ACLR
rst => size[8]~reg0.ACLR
rst => cmd[0]~reg0.PRESET
rst => cmd[1]~reg0.PRESET
rst => cmd[2]~reg0.ACLR
rst => cmd[3]~reg0.ACLR
rst => cmd[4]~reg0.ACLR
rst => cmd[5]~reg0.ACLR
rst => cmd[6]~reg0.ACLR
rst => cmd[7]~reg0.ACLR
rst => state~3.DATAIN
flash_read => flash_read_ack.IN0
flash_read => next_state.OUTPUTSELECT
flash_read => next_state.OUTPUTSELECT
flash_read => always4.IN0
flash_read => next_state.DATAA
flash_write => flash_write_ack.IN0
flash_write => always1.IN0
flash_write => always4.IN0
flash_write => next_state.DATAA
flash_write => next_state.DATAA
flash_bulk_erase => flash_bulk_erase_ack.IN0
flash_bulk_erase => next_state.OUTPUTSELECT
flash_bulk_erase => next_state.OUTPUTSELECT
flash_bulk_erase => next_state.OUTPUTSELECT
flash_bulk_erase => always1.IN0
flash_sector_erase => flash_sector_erase_ack.IN0
flash_sector_erase => next_state.OUTPUTSELECT
flash_sector_erase => next_state.OUTPUTSELECT
flash_sector_erase => next_state.OUTPUTSELECT
flash_sector_erase => always1.IN0
flash_sector_erase => always4.IN0
flash_read_ack <= flash_read_ack.DB_MAX_OUTPUT_PORT_TYPE
flash_write_ack <= flash_write_ack.DB_MAX_OUTPUT_PORT_TYPE
flash_bulk_erase_ack <= flash_bulk_erase_ack.DB_MAX_OUTPUT_PORT_TYPE
flash_sector_erase_ack <= flash_sector_erase_ack.DB_MAX_OUTPUT_PORT_TYPE
flash_read_addr[0] => addr.DATAB
flash_read_addr[1] => addr.DATAB
flash_read_addr[2] => addr.DATAB
flash_read_addr[3] => addr.DATAB
flash_read_addr[4] => addr.DATAB
flash_read_addr[5] => addr.DATAB
flash_read_addr[6] => addr.DATAB
flash_read_addr[7] => addr.DATAB
flash_read_addr[8] => addr.DATAB
flash_read_addr[9] => addr.DATAB
flash_read_addr[10] => addr.DATAB
flash_read_addr[11] => addr.DATAB
flash_read_addr[12] => addr.DATAB
flash_read_addr[13] => addr.DATAB
flash_read_addr[14] => addr.DATAB
flash_read_addr[15] => addr.DATAB
flash_read_addr[16] => addr.DATAB
flash_read_addr[17] => addr.DATAB
flash_read_addr[18] => addr.DATAB
flash_read_addr[19] => addr.DATAB
flash_read_addr[20] => addr.DATAB
flash_read_addr[21] => addr.DATAB
flash_read_addr[22] => addr.DATAB
flash_read_addr[23] => addr.DATAB
flash_write_addr[0] => addr.DATAB
flash_write_addr[1] => addr.DATAB
flash_write_addr[2] => addr.DATAB
flash_write_addr[3] => addr.DATAB
flash_write_addr[4] => addr.DATAB
flash_write_addr[5] => addr.DATAB
flash_write_addr[6] => addr.DATAB
flash_write_addr[7] => addr.DATAB
flash_write_addr[8] => addr.DATAB
flash_write_addr[9] => addr.DATAB
flash_write_addr[10] => addr.DATAB
flash_write_addr[11] => addr.DATAB
flash_write_addr[12] => addr.DATAB
flash_write_addr[13] => addr.DATAB
flash_write_addr[14] => addr.DATAB
flash_write_addr[15] => addr.DATAB
flash_write_addr[16] => addr.DATAB
flash_write_addr[17] => addr.DATAB
flash_write_addr[18] => addr.DATAB
flash_write_addr[19] => addr.DATAB
flash_write_addr[20] => addr.DATAB
flash_write_addr[21] => addr.DATAB
flash_write_addr[22] => addr.DATAB
flash_write_addr[23] => addr.DATAB
flash_sector_addr[0] => addr.DATAB
flash_sector_addr[1] => addr.DATAB
flash_sector_addr[2] => addr.DATAB
flash_sector_addr[3] => addr.DATAB
flash_sector_addr[4] => addr.DATAB
flash_sector_addr[5] => addr.DATAB
flash_sector_addr[6] => addr.DATAB
flash_sector_addr[7] => addr.DATAB
flash_sector_addr[8] => addr.DATAB
flash_sector_addr[9] => addr.DATAB
flash_sector_addr[10] => addr.DATAB
flash_sector_addr[11] => addr.DATAB
flash_sector_addr[12] => addr.DATAB
flash_sector_addr[13] => addr.DATAB
flash_sector_addr[14] => addr.DATAB
flash_sector_addr[15] => addr.DATAB
flash_sector_addr[16] => addr.DATAB
flash_sector_addr[17] => addr.DATAB
flash_sector_addr[18] => addr.DATAB
flash_sector_addr[19] => addr.DATAB
flash_sector_addr[20] => addr.DATAB
flash_sector_addr[21] => addr.DATAB
flash_sector_addr[22] => addr.DATAB
flash_sector_addr[23] => addr.DATAB
flash_write_data_in[0] => data_in[0].DATAIN
flash_write_data_in[1] => data_in[1].DATAIN
flash_write_data_in[2] => data_in[2].DATAIN
flash_write_data_in[3] => data_in[3].DATAIN
flash_write_data_in[4] => data_in[4].DATAIN
flash_write_data_in[5] => data_in[5].DATAIN
flash_write_data_in[6] => data_in[6].DATAIN
flash_write_data_in[7] => data_in[7].DATAIN
flash_read_size[0] => Selector16.IN3
flash_read_size[1] => Selector15.IN2
flash_read_size[2] => Selector14.IN2
flash_read_size[3] => Selector13.IN2
flash_read_size[4] => Selector12.IN2
flash_read_size[5] => Selector11.IN2
flash_read_size[6] => Selector10.IN2
flash_read_size[7] => Selector9.IN2
flash_read_size[8] => Selector8.IN2
flash_write_size[0] => Selector16.IN4
flash_write_size[1] => Selector15.IN3
flash_write_size[2] => Selector14.IN3
flash_write_size[3] => Selector13.IN3
flash_write_size[4] => Selector12.IN3
flash_write_size[5] => Selector11.IN3
flash_write_size[6] => Selector10.IN3
flash_write_size[7] => Selector9.IN3
flash_write_size[8] => Selector8.IN3
flash_write_data_req <= data_req.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[0] <= flash_read_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[1] <= flash_read_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[2] <= flash_read_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[3] <= flash_read_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[4] <= flash_read_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[5] <= flash_read_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[6] <= flash_read_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_out[7] <= flash_read_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_read_data_valid <= flash_read_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[0] <= cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[1] <= cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[2] <= cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[3] <= cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[4] <= cmd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[5] <= cmd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[6] <= cmd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd[7] <= cmd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_valid <= cmd_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ack => always1.IN1
cmd_ack => always1.IN1
cmd_ack => always1.IN1
cmd_ack => always1.IN1
cmd_ack => Selector6.IN3
cmd_ack => Selector6.IN4
cmd_ack => Selector5.IN3
cmd_ack => Selector6.IN5
cmd_ack => Selector17.IN1
cmd_ack => Selector1.IN3
cmd_ack => Selector2.IN3
cmd_ack => Selector3.IN3
cmd_ack => Selector4.IN3
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[20] <= addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[21] <= addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[22] <= addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[23] <= addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] <= flash_write_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_in[1] <= flash_write_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_in[2] <= flash_write_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_in[3] <= flash_write_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_in[4] <= flash_write_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_in[5] <= flash_write_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_in[6] <= flash_write_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_in[7] <= flash_write_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
size[0] <= size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[1] <= size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[2] <= size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[3] <= size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[4] <= size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[5] <= size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[6] <= size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[7] <= size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[8] <= size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_req => flash_write_data_req.DATAIN
data_out[0] => flash_read_data_out[0]~reg0.DATAIN
data_out[0] => state_reg[0].DATAIN
data_out[1] => flash_read_data_out[1]~reg0.DATAIN
data_out[2] => flash_read_data_out[2]~reg0.DATAIN
data_out[3] => flash_read_data_out[3]~reg0.DATAIN
data_out[4] => flash_read_data_out[4]~reg0.DATAIN
data_out[5] => flash_read_data_out[5]~reg0.DATAIN
data_out[6] => flash_read_data_out[6]~reg0.DATAIN
data_out[7] => flash_read_data_out[7]~reg0.DATAIN
data_valid => always5.IN0
data_valid => always7.IN0


|top|flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0
sys_clk => cmd_code[0].CLK
sys_clk => cmd_code[1].CLK
sys_clk => cmd_code[2].CLK
sys_clk => cmd_code[3].CLK
sys_clk => cmd_code[4].CLK
sys_clk => cmd_code[5].CLK
sys_clk => cmd_code[6].CLK
sys_clk => cmd_code[7].CLK
sys_clk => byte_size[0].CLK
sys_clk => byte_size[1].CLK
sys_clk => byte_size[2].CLK
sys_clk => byte_size[3].CLK
sys_clk => byte_size[4].CLK
sys_clk => byte_size[5].CLK
sys_clk => byte_size[6].CLK
sys_clk => byte_size[7].CLK
sys_clk => byte_size[8].CLK
sys_clk => byte_cnt[0].CLK
sys_clk => byte_cnt[1].CLK
sys_clk => byte_cnt[2].CLK
sys_clk => byte_cnt[3].CLK
sys_clk => byte_cnt[4].CLK
sys_clk => byte_cnt[5].CLK
sys_clk => byte_cnt[6].CLK
sys_clk => byte_cnt[7].CLK
sys_clk => byte_cnt[8].CLK
sys_clk => send_data[0]~reg0.CLK
sys_clk => send_data[1]~reg0.CLK
sys_clk => send_data[2]~reg0.CLK
sys_clk => send_data[3]~reg0.CLK
sys_clk => send_data[4]~reg0.CLK
sys_clk => send_data[5]~reg0.CLK
sys_clk => send_data[6]~reg0.CLK
sys_clk => send_data[7]~reg0.CLK
sys_clk => data_out[0]~reg0.CLK
sys_clk => data_out[1]~reg0.CLK
sys_clk => data_out[2]~reg0.CLK
sys_clk => data_out[3]~reg0.CLK
sys_clk => data_out[4]~reg0.CLK
sys_clk => data_out[5]~reg0.CLK
sys_clk => data_out[6]~reg0.CLK
sys_clk => data_out[7]~reg0.CLK
sys_clk => data_valid~reg0.CLK
sys_clk => CS_reg~reg0.CLK
sys_clk => data_req~reg0.CLK
sys_clk => wr_req~reg0.CLK
sys_clk => wr_ack_d0.CLK
sys_clk => state~1.DATAIN
rst => cmd_code[0].ACLR
rst => cmd_code[1].ACLR
rst => cmd_code[2].ACLR
rst => cmd_code[3].ACLR
rst => cmd_code[4].ACLR
rst => cmd_code[5].ACLR
rst => cmd_code[6].ACLR
rst => cmd_code[7].ACLR
rst => byte_size[0].ACLR
rst => byte_size[1].ACLR
rst => byte_size[2].ACLR
rst => byte_size[3].ACLR
rst => byte_size[4].ACLR
rst => byte_size[5].ACLR
rst => byte_size[6].ACLR
rst => byte_size[7].ACLR
rst => byte_size[8].ACLR
rst => byte_cnt[0].ACLR
rst => byte_cnt[1].ACLR
rst => byte_cnt[2].ACLR
rst => byte_cnt[3].ACLR
rst => byte_cnt[4].ACLR
rst => byte_cnt[5].ACLR
rst => byte_cnt[6].ACLR
rst => byte_cnt[7].ACLR
rst => byte_cnt[8].ACLR
rst => send_data[0]~reg0.ACLR
rst => send_data[1]~reg0.ACLR
rst => send_data[2]~reg0.ACLR
rst => send_data[3]~reg0.ACLR
rst => send_data[4]~reg0.ACLR
rst => send_data[5]~reg0.ACLR
rst => send_data[6]~reg0.ACLR
rst => send_data[7]~reg0.ACLR
rst => data_out[0]~reg0.ACLR
rst => data_out[1]~reg0.ACLR
rst => data_out[2]~reg0.ACLR
rst => data_out[3]~reg0.ACLR
rst => data_out[4]~reg0.ACLR
rst => data_out[5]~reg0.ACLR
rst => data_out[6]~reg0.ACLR
rst => data_out[7]~reg0.ACLR
rst => data_valid~reg0.ACLR
rst => CS_reg~reg0.ACLR
rst => data_req~reg0.ACLR
rst => wr_req~reg0.ACLR
rst => wr_ack_d0.ACLR
rst => state~3.DATAIN
cmd[0] => Decoder0.IN7
cmd[0] => Equal1.IN1
cmd[0] => Equal2.IN4
cmd[0] => Equal3.IN1
cmd[0] => Equal7.IN7
cmd[0] => Equal8.IN7
cmd[0] => Equal9.IN4
cmd[0] => Equal10.IN2
cmd[0] => Equal11.IN0
cmd[0] => Equal12.IN7
cmd[0] => Equal13.IN7
cmd[0] => cmd_code[0].DATAIN
cmd[1] => Decoder0.IN6
cmd[1] => Equal1.IN0
cmd[1] => Equal2.IN3
cmd[1] => Equal3.IN7
cmd[1] => Equal7.IN1
cmd[1] => Equal8.IN6
cmd[1] => Equal9.IN3
cmd[1] => Equal10.IN1
cmd[1] => Equal11.IN7
cmd[1] => Equal12.IN0
cmd[1] => Equal13.IN6
cmd[1] => cmd_code[1].DATAIN
cmd[2] => Decoder0.IN5
cmd[2] => Equal1.IN7
cmd[2] => Equal2.IN7
cmd[2] => Equal3.IN0
cmd[2] => Equal7.IN0
cmd[2] => Equal8.IN0
cmd[2] => Equal9.IN2
cmd[2] => Equal10.IN7
cmd[2] => Equal11.IN6
cmd[2] => Equal12.IN6
cmd[2] => Equal13.IN5
cmd[2] => cmd_code[2].DATAIN
cmd[3] => Decoder0.IN4
cmd[3] => Equal1.IN6
cmd[3] => Equal2.IN2
cmd[3] => Equal3.IN6
cmd[3] => Equal7.IN6
cmd[3] => Equal8.IN5
cmd[3] => Equal9.IN7
cmd[3] => Equal10.IN0
cmd[3] => Equal11.IN5
cmd[3] => Equal12.IN5
cmd[3] => Equal13.IN3
cmd[3] => cmd_code[3].DATAIN
cmd[4] => Decoder0.IN3
cmd[4] => Equal1.IN5
cmd[4] => Equal2.IN6
cmd[4] => Equal3.IN5
cmd[4] => Equal7.IN5
cmd[4] => Equal8.IN4
cmd[4] => Equal9.IN6
cmd[4] => Equal10.IN6
cmd[4] => Equal11.IN4
cmd[4] => Equal12.IN4
cmd[4] => Equal13.IN2
cmd[4] => cmd_code[4].DATAIN
cmd[5] => Decoder0.IN2
cmd[5] => Equal1.IN4
cmd[5] => Equal2.IN1
cmd[5] => Equal3.IN4
cmd[5] => Equal7.IN4
cmd[5] => Equal8.IN3
cmd[5] => Equal9.IN5
cmd[5] => Equal10.IN5
cmd[5] => Equal11.IN3
cmd[5] => Equal12.IN3
cmd[5] => Equal13.IN4
cmd[5] => cmd_code[5].DATAIN
cmd[6] => Decoder0.IN1
cmd[6] => Equal1.IN3
cmd[6] => Equal2.IN5
cmd[6] => Equal3.IN3
cmd[6] => Equal7.IN3
cmd[6] => Equal8.IN2
cmd[6] => Equal9.IN1
cmd[6] => Equal10.IN4
cmd[6] => Equal11.IN2
cmd[6] => Equal12.IN2
cmd[6] => Equal13.IN1
cmd[6] => cmd_code[6].DATAIN
cmd[7] => Decoder0.IN0
cmd[7] => Equal1.IN2
cmd[7] => Equal2.IN0
cmd[7] => Equal3.IN2
cmd[7] => Equal7.IN2
cmd[7] => Equal8.IN1
cmd[7] => Equal9.IN0
cmd[7] => Equal10.IN3
cmd[7] => Equal11.IN1
cmd[7] => Equal12.IN1
cmd[7] => Equal13.IN0
cmd[7] => cmd_code[7].DATAIN
cmd_valid => next_state.S_CMD_LATCH.DATAB
cmd_valid => Selector9.IN2
cmd_ack <= cmd_ack.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => send_data.DATAB
addr[0] => send_data.DATAB
addr[1] => send_data.DATAB
addr[1] => send_data.DATAB
addr[2] => send_data.DATAB
addr[2] => send_data.DATAB
addr[3] => send_data.DATAB
addr[3] => send_data.DATAB
addr[4] => send_data.DATAB
addr[4] => send_data.DATAB
addr[5] => send_data.DATAB
addr[5] => send_data.DATAB
addr[6] => send_data.DATAB
addr[6] => send_data.DATAB
addr[7] => send_data.DATAB
addr[7] => send_data.DATAB
addr[8] => send_data.DATAB
addr[8] => send_data.DATAB
addr[9] => send_data.DATAB
addr[9] => send_data.DATAB
addr[10] => send_data.DATAB
addr[10] => send_data.DATAB
addr[11] => send_data.DATAB
addr[11] => send_data.DATAB
addr[12] => send_data.DATAB
addr[12] => send_data.DATAB
addr[13] => send_data.DATAB
addr[13] => send_data.DATAB
addr[14] => send_data.DATAB
addr[14] => send_data.DATAB
addr[15] => send_data.DATAB
addr[15] => send_data.DATAB
addr[16] => send_data.DATAB
addr[16] => send_data.DATAB
addr[17] => send_data.DATAB
addr[17] => send_data.DATAB
addr[18] => send_data.DATAB
addr[18] => send_data.DATAB
addr[19] => send_data.DATAB
addr[19] => send_data.DATAB
addr[20] => send_data.DATAB
addr[20] => send_data.DATAB
addr[21] => send_data.DATAB
addr[21] => send_data.DATAB
addr[22] => send_data.DATAB
addr[22] => send_data.DATAB
addr[23] => send_data.DATAB
addr[23] => send_data.DATAB
data_in[0] => send_data.DATAA
data_in[1] => send_data.DATAA
data_in[2] => send_data.DATAA
data_in[3] => send_data.DATAA
data_in[4] => send_data.DATAA
data_in[5] => send_data.DATAA
data_in[6] => send_data.DATAA
data_in[7] => send_data.DATAA
size[0] => Selector8.IN13
size[0] => Add2.IN1
size[1] => Selector7.IN11
size[1] => Add2.IN0
size[2] => Selector6.IN11
size[2] => Add2.IN9
size[3] => Selector5.IN11
size[3] => Add2.IN8
size[4] => Selector4.IN11
size[4] => Add2.IN7
size[5] => Selector3.IN11
size[5] => Add2.IN6
size[6] => Selector2.IN11
size[6] => Add2.IN5
size[7] => Selector1.IN11
size[7] => Add2.IN4
size[8] => Selector0.IN11
size[8] => Add2.IN3
data_req <= data_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_reg <= CS_reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_req <= wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ack => always6.IN1
wr_ack => always6.IN1
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => byte_cnt.OUTPUTSELECT
wr_ack => always11.IN1
wr_ack => always11.IN1
wr_ack => always11.IN1
wr_ack => always11.IN1
wr_ack => wr_ack_d0.DATAIN
send_data[0] <= send_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[1] <= send_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[2] <= send_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[3] <= send_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[4] <= send_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[5] <= send_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[6] <= send_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_data[7] <= send_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_recv[0] => data_out.DATAB
data_recv[0] => data_out.DATAB
data_recv[1] => data_out.DATAB
data_recv[1] => data_out.DATAB
data_recv[2] => data_out.DATAB
data_recv[2] => data_out.DATAB
data_recv[3] => data_out.DATAB
data_recv[3] => data_out.DATAB
data_recv[4] => data_out.DATAB
data_recv[4] => data_out.DATAB
data_recv[5] => data_out.DATAB
data_recv[5] => data_out.DATAB
data_recv[6] => data_out.DATAB
data_recv[6] => data_out.DATAB
data_recv[7] => data_out.DATAB
data_recv[7] => data_out.DATAB


|top|flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0
sys_clk => MISO_shift[0].CLK
sys_clk => MISO_shift[1].CLK
sys_clk => MISO_shift[2].CLK
sys_clk => MISO_shift[3].CLK
sys_clk => MISO_shift[4].CLK
sys_clk => MISO_shift[5].CLK
sys_clk => MISO_shift[6].CLK
sys_clk => MISO_shift[7].CLK
sys_clk => MOSI_shift[0].CLK
sys_clk => MOSI_shift[1].CLK
sys_clk => MOSI_shift[2].CLK
sys_clk => MOSI_shift[3].CLK
sys_clk => MOSI_shift[4].CLK
sys_clk => MOSI_shift[5].CLK
sys_clk => MOSI_shift[6].CLK
sys_clk => MOSI_shift[7].CLK
sys_clk => clk_edge_cnt[0].CLK
sys_clk => clk_edge_cnt[1].CLK
sys_clk => clk_edge_cnt[2].CLK
sys_clk => clk_edge_cnt[3].CLK
sys_clk => clk_edge_cnt[4].CLK
sys_clk => clk_cnt[0].CLK
sys_clk => clk_cnt[1].CLK
sys_clk => clk_cnt[2].CLK
sys_clk => clk_cnt[3].CLK
sys_clk => clk_cnt[4].CLK
sys_clk => clk_cnt[5].CLK
sys_clk => clk_cnt[6].CLK
sys_clk => clk_cnt[7].CLK
sys_clk => clk_cnt[8].CLK
sys_clk => clk_cnt[9].CLK
sys_clk => clk_cnt[10].CLK
sys_clk => clk_cnt[11].CLK
sys_clk => clk_cnt[12].CLK
sys_clk => clk_cnt[13].CLK
sys_clk => clk_cnt[14].CLK
sys_clk => clk_cnt[15].CLK
sys_clk => DCLK_reg.CLK
sys_clk => state~1.DATAIN
rst => MISO_shift[0].ACLR
rst => MISO_shift[1].ACLR
rst => MISO_shift[2].ACLR
rst => MISO_shift[3].ACLR
rst => MISO_shift[4].ACLR
rst => MISO_shift[5].ACLR
rst => MISO_shift[6].ACLR
rst => MISO_shift[7].ACLR
rst => MOSI_shift[0].ACLR
rst => MOSI_shift[1].ACLR
rst => MOSI_shift[2].ACLR
rst => MOSI_shift[3].ACLR
rst => MOSI_shift[4].ACLR
rst => MOSI_shift[5].ACLR
rst => MOSI_shift[6].ACLR
rst => MOSI_shift[7].ACLR
rst => clk_edge_cnt[0].ACLR
rst => clk_edge_cnt[1].ACLR
rst => clk_edge_cnt[2].ACLR
rst => clk_edge_cnt[3].ACLR
rst => clk_edge_cnt[4].ACLR
rst => clk_cnt[0].ACLR
rst => clk_cnt[1].ACLR
rst => clk_cnt[2].ACLR
rst => clk_cnt[3].ACLR
rst => clk_cnt[4].ACLR
rst => clk_cnt[5].ACLR
rst => clk_cnt[6].ACLR
rst => clk_cnt[7].ACLR
rst => clk_cnt[8].ACLR
rst => clk_cnt[9].ACLR
rst => clk_cnt[10].ACLR
rst => clk_cnt[11].ACLR
rst => clk_cnt[12].ACLR
rst => clk_cnt[13].ACLR
rst => clk_cnt[14].ACLR
rst => clk_cnt[15].ACLR
rst => DCLK_reg.ACLR
rst => state~3.DATAIN
nCS <= nCS_ctrl.DB_MAX_OUTPUT_PORT_TYPE
DCLK <= DCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
MOSI <= MOSI_shift[7].DB_MAX_OUTPUT_PORT_TYPE
MISO => MISO_shift.DATAB
MISO => MISO_shift.DATAB
CPOL => DCLK_reg.DATAB
CPHA => always5.IN1
CPHA => always6.IN1
CPHA => always5.IN1
CPHA => always6.IN1
nCS_ctrl => nCS.DATAIN
clk_div[0] => Equal0.IN15
clk_div[1] => Equal0.IN14
clk_div[2] => Equal0.IN13
clk_div[3] => Equal0.IN12
clk_div[4] => Equal0.IN11
clk_div[5] => Equal0.IN10
clk_div[6] => Equal0.IN9
clk_div[7] => Equal0.IN8
clk_div[8] => Equal0.IN7
clk_div[9] => Equal0.IN6
clk_div[10] => Equal0.IN5
clk_div[11] => Equal0.IN4
clk_div[12] => Equal0.IN3
clk_div[13] => Equal0.IN2
clk_div[14] => Equal0.IN1
clk_div[15] => Equal0.IN0
wr_req => always5.IN0
wr_req => Selector1.IN4
wr_req => Selector0.IN2
wr_ack <= wr_ack.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => MOSI_shift.DATAB
data_in[1] => MOSI_shift.DATAB
data_in[2] => MOSI_shift.DATAB
data_in[3] => MOSI_shift.DATAB
data_in[4] => MOSI_shift.DATAB
data_in[5] => MOSI_shift.DATAB
data_in[6] => MOSI_shift.DATAB
data_in[7] => MOSI_shift.DATAB
data_out[0] <= MISO_shift[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= MISO_shift[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= MISO_shift[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= MISO_shift[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= MISO_shift[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= MISO_shift[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= MISO_shift[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= MISO_shift[7].DB_MAX_OUTPUT_PORT_TYPE


|top|vga_timing:vga_timing_m0
clk => v_active.CLK
clk => vs_reg.CLK
clk => h_active.CLK
clk => hs_reg.CLK
clk => v_cnt[0].CLK
clk => v_cnt[1].CLK
clk => v_cnt[2].CLK
clk => v_cnt[3].CLK
clk => v_cnt[4].CLK
clk => v_cnt[5].CLK
clk => v_cnt[6].CLK
clk => v_cnt[7].CLK
clk => v_cnt[8].CLK
clk => v_cnt[9].CLK
clk => v_cnt[10].CLK
clk => v_cnt[11].CLK
clk => active_y[0]~reg0.CLK
clk => active_y[1]~reg0.CLK
clk => active_y[2]~reg0.CLK
clk => active_y[3]~reg0.CLK
clk => active_y[4]~reg0.CLK
clk => active_y[5]~reg0.CLK
clk => active_y[6]~reg0.CLK
clk => active_y[7]~reg0.CLK
clk => active_y[8]~reg0.CLK
clk => active_y[9]~reg0.CLK
clk => active_y[10]~reg0.CLK
clk => active_y[11]~reg0.CLK
clk => active_x[0]~reg0.CLK
clk => active_x[1]~reg0.CLK
clk => active_x[2]~reg0.CLK
clk => active_x[3]~reg0.CLK
clk => active_x[4]~reg0.CLK
clk => active_x[5]~reg0.CLK
clk => active_x[6]~reg0.CLK
clk => active_x[7]~reg0.CLK
clk => active_x[8]~reg0.CLK
clk => active_x[9]~reg0.CLK
clk => active_x[10]~reg0.CLK
clk => active_x[11]~reg0.CLK
clk => h_cnt[0].CLK
clk => h_cnt[1].CLK
clk => h_cnt[2].CLK
clk => h_cnt[3].CLK
clk => h_cnt[4].CLK
clk => h_cnt[5].CLK
clk => h_cnt[6].CLK
clk => h_cnt[7].CLK
clk => h_cnt[8].CLK
clk => h_cnt[9].CLK
clk => h_cnt[10].CLK
clk => h_cnt[11].CLK
clk => video_active_d0.CLK
clk => vs_reg_d0.CLK
clk => hs_reg_d0.CLK
rst => v_active.ACLR
rst => vs_reg.ACLR
rst => h_active.ACLR
rst => hs_reg.ACLR
rst => v_cnt[0].ACLR
rst => v_cnt[1].ACLR
rst => v_cnt[2].ACLR
rst => v_cnt[3].ACLR
rst => v_cnt[4].ACLR
rst => v_cnt[5].ACLR
rst => v_cnt[6].ACLR
rst => v_cnt[7].ACLR
rst => v_cnt[8].ACLR
rst => v_cnt[9].ACLR
rst => v_cnt[10].ACLR
rst => v_cnt[11].ACLR
rst => h_cnt[0].ACLR
rst => h_cnt[1].ACLR
rst => h_cnt[2].ACLR
rst => h_cnt[3].ACLR
rst => h_cnt[4].ACLR
rst => h_cnt[5].ACLR
rst => h_cnt[6].ACLR
rst => h_cnt[7].ACLR
rst => h_cnt[8].ACLR
rst => h_cnt[9].ACLR
rst => h_cnt[10].ACLR
rst => h_cnt[11].ACLR
rst => video_active_d0.ACLR
rst => vs_reg_d0.ACLR
rst => hs_reg_d0.ACLR
hs <= hs_reg_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs_reg_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= video_active_d0.DB_MAX_OUTPUT_PORT_TYPE
active_x[0] <= active_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_x[1] <= active_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_x[2] <= active_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_x[3] <= active_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_x[4] <= active_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_x[5] <= active_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_x[6] <= active_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_x[7] <= active_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_x[8] <= active_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_x[9] <= active_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_x[10] <= active_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_x[11] <= active_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_y[0] <= active_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_y[1] <= active_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_y[2] <= active_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_y[3] <= active_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_y[4] <= active_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_y[5] <= active_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_y[6] <= active_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_y[7] <= active_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_y[8] <= active_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_y[9] <= active_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_y[10] <= active_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
active_y[11] <= active_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|vga_ram:vga_ram_m0
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|top|vga_ram:vga_ram_m0|altsyncram:altsyncram_component
wren_a => altsyncram_efk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_efk1:auto_generated.data_a[0]
data_a[1] => altsyncram_efk1:auto_generated.data_a[1]
data_a[2] => altsyncram_efk1:auto_generated.data_a[2]
data_a[3] => altsyncram_efk1:auto_generated.data_a[3]
data_a[4] => altsyncram_efk1:auto_generated.data_a[4]
data_a[5] => altsyncram_efk1:auto_generated.data_a[5]
data_a[6] => altsyncram_efk1:auto_generated.data_a[6]
data_a[7] => altsyncram_efk1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_efk1:auto_generated.address_a[0]
address_a[1] => altsyncram_efk1:auto_generated.address_a[1]
address_a[2] => altsyncram_efk1:auto_generated.address_a[2]
address_a[3] => altsyncram_efk1:auto_generated.address_a[3]
address_a[4] => altsyncram_efk1:auto_generated.address_a[4]
address_a[5] => altsyncram_efk1:auto_generated.address_a[5]
address_a[6] => altsyncram_efk1:auto_generated.address_a[6]
address_a[7] => altsyncram_efk1:auto_generated.address_a[7]
address_a[8] => altsyncram_efk1:auto_generated.address_a[8]
address_a[9] => altsyncram_efk1:auto_generated.address_a[9]
address_a[10] => altsyncram_efk1:auto_generated.address_a[10]
address_a[11] => altsyncram_efk1:auto_generated.address_a[11]
address_a[12] => altsyncram_efk1:auto_generated.address_a[12]
address_a[13] => altsyncram_efk1:auto_generated.address_a[13]
address_b[0] => altsyncram_efk1:auto_generated.address_b[0]
address_b[1] => altsyncram_efk1:auto_generated.address_b[1]
address_b[2] => altsyncram_efk1:auto_generated.address_b[2]
address_b[3] => altsyncram_efk1:auto_generated.address_b[3]
address_b[4] => altsyncram_efk1:auto_generated.address_b[4]
address_b[5] => altsyncram_efk1:auto_generated.address_b[5]
address_b[6] => altsyncram_efk1:auto_generated.address_b[6]
address_b[7] => altsyncram_efk1:auto_generated.address_b[7]
address_b[8] => altsyncram_efk1:auto_generated.address_b[8]
address_b[9] => altsyncram_efk1:auto_generated.address_b[9]
address_b[10] => altsyncram_efk1:auto_generated.address_b[10]
address_b[11] => altsyncram_efk1:auto_generated.address_b[11]
address_b[12] => altsyncram_efk1:auto_generated.address_b[12]
address_b[13] => altsyncram_efk1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_efk1:auto_generated.clock0
clock1 => altsyncram_efk1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_efk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_efk1:auto_generated.q_b[1]
q_b[2] <= altsyncram_efk1:auto_generated.q_b[2]
q_b[3] <= altsyncram_efk1:auto_generated.q_b[3]
q_b[4] <= altsyncram_efk1:auto_generated.q_b[4]
q_b[5] <= altsyncram_efk1:auto_generated.q_b[5]
q_b[6] <= altsyncram_efk1:auto_generated.q_b[6]
q_b[7] <= altsyncram_efk1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => decode_jsa:decode2.data[0]
address_a[13] => decode_jsa:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_c8a:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_b[0] <= mux_3nb:mux3.result[0]
q_b[1] <= mux_3nb:mux3.result[1]
q_b[2] <= mux_3nb:mux3.result[2]
q_b[3] <= mux_3nb:mux3.result[3]
q_b[4] <= mux_3nb:mux3.result[4]
q_b[5] <= mux_3nb:mux3.result[5]
q_b[6] <= mux_3nb:mux3.result[6]
q_b[7] <= mux_3nb:mux3.result[7]
wren_a => decode_jsa:decode2.enable
wren_a => decode_jsa:wren_decode_a.enable


|top|vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|decode_c8a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|decode_jsa:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|mux_3nb:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


