INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.sim/sim_1/impl/timing/xsim/TOP_Module_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXNOR
INFO: [VRFC 10-311] analyzing module EXOR
INFO: [VRFC 10-311] analyzing module TOP_Module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/AND_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/EXNOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXNOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/EXOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/NAND_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/NOR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/NOT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/OR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/TOP_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_1/project_experiment_1.srcs/sim_1/new/TRI_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TRI_tb
