#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x575b91173f30 .scope module, "Single_Cycle_CPU_tb" "Single_Cycle_CPU_tb" 2 4;
 .timescale -9 -12;
v0x575b9119c540_0 .var "clk", 0 0;
v0x575b9119c670_0 .var "rst", 0 0;
E_0x575b9112cbd0 .event negedge, v0x575b91196cb0_0;
S_0x575b9115ea10 .scope module, "uut" "Single_Cycle_Top" 2 21, 3 3 0, S_0x575b91173f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x575b9119ac50_0 .net "ALUSrcB", 0 0, v0x575b91195410_0;  1 drivers
v0x575b9119ad10_0 .net "ALU_Out", 31 0, L_0x575b911ade40;  1 drivers
v0x575b9119add0_0 .net "Imm_Ext", 31 0, v0x575b911973f0_0;  1 drivers
v0x575b9119ae70_0 .net "Instr", 31 0, L_0x575b911acde0;  1 drivers
v0x575b9119af80_0 .net "MemWrite", 0 0, v0x575b91195260_0;  1 drivers
v0x575b9119b070_0 .net "Mem_Data", 31 0, L_0x575b911ae630;  1 drivers
v0x575b9119b130_0 .net "PCSrc", 0 0, v0x575b911950c0_0;  1 drivers
v0x575b9119b1d0_0 .net "PC_Current", 31 0, v0x575b91199050_0;  1 drivers
v0x575b9119b270_0 .net "PC_Next", 31 0, L_0x575b911acaa0;  1 drivers
v0x575b9119b330_0 .net "RD1", 31 0, L_0x575b911ad2e0;  1 drivers
v0x575b9119b440_0 .net "RD2", 31 0, L_0x575b911ad810;  1 drivers
v0x575b9119b500_0 .net "RegWrite", 0 0, v0x575b91195350_0;  1 drivers
v0x575b9119b5a0_0 .net "SrcB", 31 0, L_0x575b911adda0;  1 drivers
v0x575b9119b6b0_0 .net "WD3", 31 0, L_0x575b911aef80;  1 drivers
v0x575b9119b770_0 .net "Zero", 0 0, L_0x575b911adeb0;  1 drivers
L_0x7e1fcafa5378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x575b9119b810_0 .net/2u *"_ivl_12", 1 0, L_0x7e1fcafa5378;  1 drivers
v0x575b9119b8d0_0 .net *"_ivl_14", 0 0, L_0x575b911ae7c0;  1 drivers
L_0x7e1fcafa53c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x575b9119baa0_0 .net/2u *"_ivl_16", 1 0, L_0x7e1fcafa53c0;  1 drivers
v0x575b9119bb80_0 .net *"_ivl_18", 0 0, L_0x575b911ae8b0;  1 drivers
L_0x7e1fcafa5408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x575b9119bc40_0 .net/2u *"_ivl_20", 1 0, L_0x7e1fcafa5408;  1 drivers
v0x575b9119bd20_0 .net *"_ivl_22", 0 0, L_0x575b911aea30;  1 drivers
L_0x7e1fcafa5450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x575b9119bde0_0 .net/2u *"_ivl_24", 31 0, L_0x7e1fcafa5450;  1 drivers
v0x575b9119bec0_0 .net *"_ivl_26", 31 0, L_0x575b911aeb20;  1 drivers
v0x575b9119bfa0_0 .net *"_ivl_28", 31 0, L_0x575b911aece0;  1 drivers
v0x575b9119c080_0 .net *"_ivl_30", 31 0, L_0x575b911aedd0;  1 drivers
v0x575b9119c160_0 .net "alu_ctrl", 3 0, v0x575b91194880_0;  1 drivers
v0x575b9119c220_0 .net "clk", 0 0, v0x575b9119c540_0;  1 drivers
v0x575b9119c2c0_0 .net "rst", 0 0, v0x575b9119c670_0;  1 drivers
v0x575b9119c360_0 .net "sel_ext", 2 0, v0x575b911954b0_0;  1 drivers
v0x575b9119c420_0 .net "sel_wb", 1 0, v0x575b91195570_0;  1 drivers
L_0x575b911ada30 .part L_0x575b911acde0, 15, 5;
L_0x575b911adb60 .part L_0x575b911acde0, 20, 5;
L_0x575b911adc00 .part L_0x575b911acde0, 7, 5;
L_0x575b911adfe0 .part L_0x575b911acde0, 0, 7;
L_0x575b911ae100 .part L_0x575b911acde0, 12, 3;
L_0x575b911ae300 .part L_0x575b911acde0, 25, 7;
L_0x575b911ae7c0 .cmp/eq 2, v0x575b91195570_0, L_0x7e1fcafa5378;
L_0x575b911ae8b0 .cmp/eq 2, v0x575b91195570_0, L_0x7e1fcafa53c0;
L_0x575b911aea30 .cmp/eq 2, v0x575b91195570_0, L_0x7e1fcafa5408;
L_0x575b911aeb20 .arith/sum 32, v0x575b91199050_0, L_0x7e1fcafa5450;
L_0x575b911aece0 .functor MUXZ 32, L_0x575b911ade40, L_0x575b911aeb20, L_0x575b911aea30, C4<>;
L_0x575b911aedd0 .functor MUXZ 32, L_0x575b911aece0, L_0x575b911ae630, L_0x575b911ae8b0, C4<>;
L_0x575b911aef80 .functor MUXZ 32, L_0x575b911aedd0, L_0x575b911ade40, L_0x575b911ae7c0, C4<>;
S_0x575b9115cef0 .scope module, "alu_inst" "ALU" 3 63, 4 3 0, S_0x575b9115ea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
L_0x575b911ade40 .functor BUFZ 32, v0x575b91193ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x575b9115fdf0_0 .net/s "A", 31 0, L_0x575b911ad2e0;  alias, 1 drivers
v0x575b911936c0_0 .net/s "B", 31 0, L_0x575b911adda0;  alias, 1 drivers
v0x575b911937a0_0 .net "Result", 31 0, L_0x575b911ade40;  alias, 1 drivers
v0x575b91193860_0 .net "Zero", 0 0, L_0x575b911adeb0;  alias, 1 drivers
L_0x7e1fcafa52e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x575b91193920_0 .net/2u *"_ivl_2", 31 0, L_0x7e1fcafa52e8;  1 drivers
v0x575b91193a00_0 .net "alu_control", 3 0, v0x575b91194880_0;  alias, 1 drivers
v0x575b91193ae0_0 .var "res", 31 0;
E_0x575b9110a2d0 .event anyedge, v0x575b91193a00_0, v0x575b9115fdf0_0, v0x575b911936c0_0;
L_0x575b911adeb0 .cmp/eq 32, v0x575b91193ae0_0, L_0x7e1fcafa52e8;
S_0x575b91193c60 .scope module, "alu_src_mux" "Mux" 3 56, 5 1 0, S_0x575b9115ea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0x575b911adca0 .functor NOT 1, v0x575b91195410_0, C4<0>, C4<0>, C4<0>;
v0x575b91193e60_0 .net *"_ivl_0", 0 0, L_0x575b911adca0;  1 drivers
v0x575b91193f40_0 .net "in_1", 31 0, L_0x575b911ad810;  alias, 1 drivers
v0x575b91194020_0 .net "in_2", 31 0, v0x575b911973f0_0;  alias, 1 drivers
v0x575b911940e0_0 .net "out", 31 0, L_0x575b911adda0;  alias, 1 drivers
v0x575b911941a0_0 .net "sel", 0 0, v0x575b91195410_0;  alias, 1 drivers
L_0x575b911adda0 .functor MUXZ 32, v0x575b911973f0_0, L_0x575b911ad810, L_0x575b911adca0, C4<>;
S_0x575b91194310 .scope module, "controller_inst" "Controller" 3 71, 6 3 0, S_0x575b9115ea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 7 "Op";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 7 "funct7";
    .port_info 4 /OUTPUT 1 "rf_we";
    .port_info 5 /OUTPUT 3 "sel_ext";
    .port_info 6 /OUTPUT 1 "sel_alu_src_b";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 2 "sel_result";
    .port_info 9 /OUTPUT 1 "PCSrc";
    .port_info 10 /OUTPUT 4 "alu_control";
v0x575b91195770_0 .net "ALUOp", 1 0, v0x575b91194f20_0;  1 drivers
v0x575b91195850_0 .net "Op", 6 0, L_0x575b911adfe0;  1 drivers
v0x575b91195910_0 .net "PCSrc", 0 0, v0x575b911950c0_0;  alias, 1 drivers
v0x575b91195a10_0 .net "Zero", 0 0, L_0x575b911adeb0;  alias, 1 drivers
v0x575b91195b00_0 .net "alu_control", 3 0, v0x575b91194880_0;  alias, 1 drivers
v0x575b91195c40_0 .net "dmem_we", 0 0, v0x575b91195260_0;  alias, 1 drivers
v0x575b91195ce0_0 .net "funct3", 2 0, L_0x575b911ae100;  1 drivers
v0x575b91195d80_0 .net "funct7", 6 0, L_0x575b911ae300;  1 drivers
v0x575b91195e20_0 .net "rf_we", 0 0, v0x575b91195350_0;  alias, 1 drivers
v0x575b91195ef0_0 .net "sel_alu_src_b", 0 0, v0x575b91195410_0;  alias, 1 drivers
v0x575b91195f90_0 .net "sel_ext", 2 0, v0x575b911954b0_0;  alias, 1 drivers
v0x575b91196030_0 .net "sel_result", 1 0, v0x575b91195570_0;  alias, 1 drivers
S_0x575b911944f0 .scope module, "alu_decoder" "ALU_Decoder" 6 32, 7 3 0, S_0x575b91194310;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
v0x575b91194780_0 .net "ALUOp", 1 0, v0x575b91194f20_0;  alias, 1 drivers
v0x575b91194880_0 .var "alu_control", 3 0;
v0x575b91194970_0 .net "funct3", 2 0, L_0x575b911ae100;  alias, 1 drivers
v0x575b91194a40_0 .net "funct7", 6 0, L_0x575b911ae300;  alias, 1 drivers
E_0x575b9117ac80 .event anyedge, v0x575b91194780_0, v0x575b91194970_0, v0x575b91194a40_0;
S_0x575b91194bd0 .scope module, "main_decoder" "Op_Decoder" 6 20, 8 3 0, S_0x575b91194310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 7 "Op";
    .port_info 2 /OUTPUT 1 "rf_we";
    .port_info 3 /OUTPUT 3 "sel_ext";
    .port_info 4 /OUTPUT 1 "sel_alu_src_b";
    .port_info 5 /OUTPUT 1 "dmem_we";
    .port_info 6 /OUTPUT 2 "sel_result";
    .port_info 7 /OUTPUT 1 "PCSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0x575b91194f20_0 .var "ALUOp", 1 0;
v0x575b91195000_0 .net "Op", 6 0, L_0x575b911adfe0;  alias, 1 drivers
v0x575b911950c0_0 .var "PCSrc", 0 0;
v0x575b91195190_0 .net "Zero", 0 0, L_0x575b911adeb0;  alias, 1 drivers
v0x575b91195260_0 .var "dmem_we", 0 0;
v0x575b91195350_0 .var "rf_we", 0 0;
v0x575b91195410_0 .var "sel_alu_src_b", 0 0;
v0x575b911954b0_0 .var "sel_ext", 2 0;
v0x575b91195570_0 .var "sel_result", 1 0;
E_0x575b9117a790 .event anyedge, v0x575b91195000_0, v0x575b91193860_0;
S_0x575b91196240 .scope module, "dmem_inst" "Data_Memory" 3 85, 9 1 0, S_0x575b9115ea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 32 "A";
    .port_info 5 /OUTPUT 32 "RD";
L_0x575b911ae430 .functor NOT 1, v0x575b9119c670_0, C4<0>, C4<0>, C4<0>;
v0x575b91196540_0 .net "A", 31 0, L_0x575b911ade40;  alias, 1 drivers
v0x575b91196650_0 .net "RD", 31 0, L_0x575b911ae630;  alias, 1 drivers
v0x575b91196710_0 .net "WD", 31 0, L_0x575b911ad810;  alias, 1 drivers
v0x575b91196810_0 .net "WE", 0 0, v0x575b91195260_0;  alias, 1 drivers
v0x575b91196900_0 .net *"_ivl_0", 0 0, L_0x575b911ae430;  1 drivers
L_0x7e1fcafa5330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x575b91196a10_0 .net/2u *"_ivl_2", 31 0, L_0x7e1fcafa5330;  1 drivers
v0x575b91196af0_0 .net *"_ivl_4", 31 0, L_0x575b911ae4a0;  1 drivers
v0x575b91196bd0_0 .net *"_ivl_7", 29 0, L_0x575b911ae540;  1 drivers
v0x575b91196cb0_0 .net "clk", 0 0, v0x575b9119c540_0;  alias, 1 drivers
v0x575b91196e00_0 .var/i "i", 31 0;
v0x575b91196ee0 .array "mem", 0 1023, 31 0;
v0x575b91196fa0_0 .net "rst", 0 0, v0x575b9119c670_0;  alias, 1 drivers
E_0x575b911964c0 .event posedge, v0x575b91196cb0_0;
L_0x575b911ae4a0 .array/port v0x575b91196ee0, L_0x575b911ae540;
L_0x575b911ae540 .part L_0x575b911ade40, 2, 30;
L_0x575b911ae630 .functor MUXZ 32, L_0x575b911ae4a0, L_0x7e1fcafa5330, L_0x575b911ae430, C4<>;
S_0x575b91197160 .scope module, "ext_inst" "Sign_Extend" 3 50, 10 3 0, S_0x575b9115ea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Ins";
    .port_info 1 /INPUT 3 "sel_ext";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x575b911973f0_0 .var "ImmExt", 31 0;
v0x575b911974d0_0 .net "Ins", 31 0, L_0x575b911acde0;  alias, 1 drivers
v0x575b91197590_0 .net "sel_ext", 2 0, v0x575b911954b0_0;  alias, 1 drivers
E_0x575b9117acc0 .event anyedge, v0x575b911954b0_0, v0x575b911974d0_0;
S_0x575b91197700 .scope module, "imem_inst" "Instruction_Memory" 3 32, 11 1 0, S_0x575b9115ea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /OUTPUT 32 "RD";
L_0x7e1fcafa50a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x575b911acb90 .functor XNOR 1, v0x575b9119c670_0, L_0x7e1fcafa50a8, C4<0>, C4<0>;
v0x575b91197930_0 .net "A", 31 0, v0x575b91199050_0;  alias, 1 drivers
v0x575b91197a30_0 .net "RD", 31 0, L_0x575b911acde0;  alias, 1 drivers
v0x575b91197af0_0 .net/2u *"_ivl_0", 0 0, L_0x7e1fcafa50a8;  1 drivers
v0x575b91197b90_0 .net *"_ivl_2", 0 0, L_0x575b911acb90;  1 drivers
L_0x7e1fcafa50f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x575b91197c50_0 .net/2u *"_ivl_4", 31 0, L_0x7e1fcafa50f0;  1 drivers
v0x575b91197d80_0 .net *"_ivl_6", 31 0, L_0x575b911acc50;  1 drivers
v0x575b91197e60_0 .net *"_ivl_9", 29 0, L_0x575b911accf0;  1 drivers
v0x575b91197f40 .array "mem", 0 1023, 31 0;
v0x575b91198000_0 .net "rst", 0 0, v0x575b9119c670_0;  alias, 1 drivers
L_0x575b911acc50 .array/port v0x575b91197f40, L_0x575b911accf0;
L_0x575b911accf0 .part v0x575b91199050_0, 2, 30;
L_0x575b911acde0 .functor MUXZ 32, L_0x575b911acc50, L_0x7e1fcafa50f0, L_0x575b911acb90, C4<>;
S_0x575b91198190 .scope module, "npc_inst" "NPC" 3 25, 12 2 0, S_0x575b9115ea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "PCSrc";
    .port_info 2 /INPUT 32 "IMMEXT";
    .port_info 3 /OUTPUT 32 "NPC";
L_0x7e1fcafa5060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x575b911ac7e0 .functor XNOR 1, v0x575b911950c0_0, L_0x7e1fcafa5060, C4<0>, C4<0>;
v0x575b911983c0_0 .net "IMMEXT", 31 0, v0x575b911973f0_0;  alias, 1 drivers
v0x575b911984d0_0 .net "NPC", 31 0, L_0x575b911acaa0;  alias, 1 drivers
v0x575b911985b0_0 .net "PC", 31 0, v0x575b91199050_0;  alias, 1 drivers
v0x575b91198680_0 .net "PCIMM", 31 0, L_0x575b911ac8e0;  1 drivers
v0x575b91198740_0 .net "PCPLUS4", 31 0, L_0x575b911ac740;  1 drivers
v0x575b91198870_0 .net "PCSrc", 0 0, v0x575b911950c0_0;  alias, 1 drivers
L_0x7e1fcafa5018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x575b91198960_0 .net/2u *"_ivl_0", 31 0, L_0x7e1fcafa5018;  1 drivers
v0x575b91198a40_0 .net/2u *"_ivl_6", 0 0, L_0x7e1fcafa5060;  1 drivers
v0x575b91198b20_0 .net *"_ivl_8", 0 0, L_0x575b911ac7e0;  1 drivers
L_0x575b911ac740 .arith/sum 32, v0x575b91199050_0, L_0x7e1fcafa5018;
L_0x575b911ac8e0 .arith/sum 32, v0x575b91199050_0, v0x575b911973f0_0;
L_0x575b911acaa0 .functor MUXZ 32, L_0x575b911ac740, L_0x575b911ac8e0, L_0x575b911ac7e0, C4<>;
S_0x575b91198cf0 .scope module, "pc_inst" "PC" 3 18, 13 1 0, S_0x575b9115ea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "NPC";
v0x575b91198f70_0 .net "NPC", 31 0, L_0x575b911acaa0;  alias, 1 drivers
v0x575b91199050_0 .var "PC", 31 0;
v0x575b91199140_0 .net "clk", 0 0, v0x575b9119c540_0;  alias, 1 drivers
v0x575b91199210_0 .net "rst", 0 0, v0x575b9119c670_0;  alias, 1 drivers
E_0x575b91198ef0/0 .event negedge, v0x575b91196fa0_0;
E_0x575b91198ef0/1 .event posedge, v0x575b91196cb0_0;
E_0x575b91198ef0 .event/or E_0x575b91198ef0/0, E_0x575b91198ef0/1;
S_0x575b91199340 .scope module, "regfile_inst" "Register_File" 3 38, 14 1 0, S_0x575b9115ea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 5 "A1";
    .port_info 5 /INPUT 5 "A2";
    .port_info 6 /INPUT 5 "A3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x575b91199690_0 .net "A1", 4 0, L_0x575b911ada30;  1 drivers
v0x575b91199790_0 .net "A2", 4 0, L_0x575b911adb60;  1 drivers
v0x575b91199870_0 .net "A3", 4 0, L_0x575b911adc00;  1 drivers
v0x575b91199930_0 .net "RD1", 31 0, L_0x575b911ad2e0;  alias, 1 drivers
v0x575b91199a20_0 .net "RD2", 31 0, L_0x575b911ad810;  alias, 1 drivers
v0x575b91199b60 .array "Register", 0 31, 31 0;
v0x575b91199c20_0 .net "WD", 31 0, L_0x575b911aef80;  alias, 1 drivers
v0x575b91199d00_0 .net "WE", 0 0, v0x575b91195350_0;  alias, 1 drivers
L_0x7e1fcafa5138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x575b91199df0_0 .net/2u *"_ivl_0", 4 0, L_0x7e1fcafa5138;  1 drivers
L_0x7e1fcafa51c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x575b91199f60_0 .net *"_ivl_11", 1 0, L_0x7e1fcafa51c8;  1 drivers
L_0x7e1fcafa5210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x575b9119a040_0 .net/2u *"_ivl_14", 4 0, L_0x7e1fcafa5210;  1 drivers
v0x575b9119a120_0 .net *"_ivl_16", 0 0, L_0x575b911ad470;  1 drivers
L_0x7e1fcafa5258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x575b9119a1e0_0 .net/2u *"_ivl_18", 31 0, L_0x7e1fcafa5258;  1 drivers
v0x575b9119a2c0_0 .net *"_ivl_2", 0 0, L_0x575b911acfc0;  1 drivers
v0x575b9119a380_0 .net *"_ivl_20", 31 0, L_0x575b911ad5f0;  1 drivers
v0x575b9119a460_0 .net *"_ivl_22", 6 0, L_0x575b911ad6d0;  1 drivers
L_0x7e1fcafa52a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x575b9119a540_0 .net *"_ivl_25", 1 0, L_0x7e1fcafa52a0;  1 drivers
L_0x7e1fcafa5180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x575b9119a620_0 .net/2u *"_ivl_4", 31 0, L_0x7e1fcafa5180;  1 drivers
v0x575b9119a700_0 .net *"_ivl_6", 31 0, L_0x575b911ad0b0;  1 drivers
v0x575b9119a7e0_0 .net *"_ivl_8", 6 0, L_0x575b911ad150;  1 drivers
v0x575b9119a8c0_0 .net "clk", 0 0, v0x575b9119c540_0;  alias, 1 drivers
v0x575b9119a960_0 .var/i "i", 31 0;
v0x575b9119aa40_0 .net "rst", 0 0, v0x575b9119c670_0;  alias, 1 drivers
L_0x575b911acfc0 .cmp/eq 5, L_0x575b911ada30, L_0x7e1fcafa5138;
L_0x575b911ad0b0 .array/port v0x575b91199b60, L_0x575b911ad150;
L_0x575b911ad150 .concat [ 5 2 0 0], L_0x575b911ada30, L_0x7e1fcafa51c8;
L_0x575b911ad2e0 .functor MUXZ 32, L_0x575b911ad0b0, L_0x7e1fcafa5180, L_0x575b911acfc0, C4<>;
L_0x575b911ad470 .cmp/eq 5, L_0x575b911adb60, L_0x7e1fcafa5210;
L_0x575b911ad5f0 .array/port v0x575b91199b60, L_0x575b911ad6d0;
L_0x575b911ad6d0 .concat [ 5 2 0 0], L_0x575b911adb60, L_0x7e1fcafa52a0;
L_0x575b911ad810 .functor MUXZ 32, L_0x575b911ad5f0, L_0x7e1fcafa5258, L_0x575b911ad470, C4<>;
    .scope S_0x575b91198cf0;
T_0 ;
    %wait E_0x575b91198ef0;
    %load/vec4 v0x575b91199210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x575b91199050_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x575b91198f70_0;
    %assign/vec4 v0x575b91199050_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x575b91197700;
T_1 ;
    %vpi_call 11 9 "$readmemh", "./memfile.hex", v0x575b91197f40 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x575b91199340;
T_2 ;
    %wait E_0x575b911964c0;
    %load/vec4 v0x575b9119aa40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x575b9119a960_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x575b9119a960_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x575b9119a960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x575b91199b60, 0, 4;
    %load/vec4 v0x575b9119a960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x575b9119a960_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x575b91199d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x575b91199870_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x575b91199c20_0;
    %load/vec4 v0x575b91199870_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x575b91199b60, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x575b91199340;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x575b9119a960_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x575b9119a960_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x575b9119a960_0;
    %store/vec4a v0x575b91199b60, 4, 0;
    %load/vec4 v0x575b9119a960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x575b9119a960_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x575b91197160;
T_4 ;
    %wait E_0x575b9117acc0;
    %load/vec4 v0x575b91197590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x575b911973f0_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x575b911974d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x575b911974d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x575b911973f0_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x575b911974d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x575b911974d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x575b911974d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x575b911973f0_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x575b911974d0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x575b911974d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x575b911974d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x575b911974d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x575b911974d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x575b911973f0_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x575b911974d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x575b911973f0_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x575b911974d0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x575b911974d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x575b911974d0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x575b911974d0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x575b911974d0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x575b911973f0_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x575b9115cef0;
T_5 ;
    %wait E_0x575b9110a2d0;
    %load/vec4 v0x575b91193a00_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %load/vec4 v0x575b9115fdf0_0;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.0 ;
    %load/vec4 v0x575b9115fdf0_0;
    %load/vec4 v0x575b911936c0_0;
    %add;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.1 ;
    %load/vec4 v0x575b9115fdf0_0;
    %load/vec4 v0x575b911936c0_0;
    %sub;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.2 ;
    %load/vec4 v0x575b9115fdf0_0;
    %load/vec4 v0x575b911936c0_0;
    %xor;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.3 ;
    %load/vec4 v0x575b9115fdf0_0;
    %load/vec4 v0x575b911936c0_0;
    %or;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.4 ;
    %load/vec4 v0x575b9115fdf0_0;
    %load/vec4 v0x575b911936c0_0;
    %and;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.5 ;
    %load/vec4 v0x575b9115fdf0_0;
    %load/vec4 v0x575b911936c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.6 ;
    %load/vec4 v0x575b9115fdf0_0;
    %load/vec4 v0x575b911936c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.7 ;
    %load/vec4 v0x575b9115fdf0_0;
    %load/vec4 v0x575b911936c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.8 ;
    %load/vec4 v0x575b9115fdf0_0;
    %load/vec4 v0x575b911936c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.9 ;
    %load/vec4 v0x575b9115fdf0_0;
    %load/vec4 v0x575b911936c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.10 ;
    %load/vec4 v0x575b911936c0_0;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.11 ;
    %load/vec4 v0x575b9115fdf0_0;
    %store/vec4 v0x575b91193ae0_0, 0, 32;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x575b91194bd0;
T_6 ;
    %wait E_0x575b9117a790;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x575b911954b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575b91195570_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575b91194f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b911950c0_0, 0, 1;
    %load/vec4 v0x575b91195000_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575b91195350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x575b911954b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575b91195410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195260_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x575b91195570_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575b91194f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b911950c0_0, 0, 1;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195350_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x575b911954b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575b91195410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575b91195260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575b91195570_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575b91194f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b911950c0_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575b91195350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x575b911954b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575b91195570_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x575b91194f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b911950c0_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575b91195350_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x575b911954b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575b91195410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575b91195570_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x575b91194f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b911950c0_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195350_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x575b911954b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575b91195570_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x575b91194f20_0, 0, 2;
    %load/vec4 v0x575b91195190_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %store/vec4 v0x575b911950c0_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575b91195350_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x575b911954b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195260_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x575b91195570_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575b91194f20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575b911950c0_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575b91195350_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x575b911954b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575b91195410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b91195260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575b91195570_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x575b91194f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b911950c0_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x575b911944f0;
T_7 ;
    %wait E_0x575b9117ac80;
    %load/vec4 v0x575b91194780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x575b91194970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.15;
T_7.6 ;
    %load/vec4 v0x575b91194a40_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
T_7.17 ;
    %jmp T_7.15;
T_7.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.15;
T_7.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.15;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.15;
T_7.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.15;
T_7.11 ;
    %load/vec4 v0x575b91194a40_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.15;
T_7.12 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.15;
T_7.13 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x575b91194970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.29;
T_7.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.29;
T_7.21 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.29;
T_7.22 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.29;
T_7.23 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.29;
T_7.24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.29;
T_7.25 ;
    %load/vec4 v0x575b91194a40_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.30, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_7.31, 8;
T_7.30 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_7.31, 8;
 ; End of false expr.
    %blend;
T_7.31;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.29;
T_7.26 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.29;
T_7.27 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.29;
T_7.29 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x575b91194880_0, 0, 4;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x575b91196240;
T_8 ;
    %wait E_0x575b911964c0;
    %load/vec4 v0x575b91196810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x575b91196710_0;
    %load/vec4 v0x575b91196540_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x575b91196ee0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x575b91196240;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x575b91196e00_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x575b91196e00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x575b91196e00_0;
    %store/vec4a v0x575b91196ee0, 4, 0;
    %load/vec4 v0x575b91196e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x575b91196e00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x575b91173f30;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x575b9119c540_0;
    %inv;
    %store/vec4 v0x575b9119c540_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x575b91173f30;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b9119c540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b9119c670_0, 0, 1;
    %vpi_call 2 36 "$display", "=====================================================" {0 0 0};
    %vpi_call 2 37 "$display", "\345\274\200\345\247\213\346\265\213\350\257\225 RISC-V \345\215\225\345\221\250\346\234\237 CPU..." {0 0 0};
    %vpi_call 2 38 "$display", "=====================================================" {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575b9119c670_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575b9119c670_0, 0, 1;
    %vpi_call 2 43 "$display", " Time |    PC    |   Instr  | ALU_Res  | MemW | RegW | Jump" {0 0 0};
    %vpi_call 2 44 "$display", "-----------------------------------------------------" {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 50 "$display", "=====================================================" {0 0 0};
    %vpi_call 2 51 "$display", "\344\273\277\347\234\237\347\273\223\346\235\237\357\274\214\350\257\267\346\243\200\346\237\245\344\270\212\350\277\260\346\227\245\345\277\227\344\270\216\351\242\204\346\234\237\347\273\223\346\236\234\346\230\257\345\220\246\347\233\270\347\254\246\343\200\202" {0 0 0};
    %vpi_call 2 52 "$display", "=====================================================" {0 0 0};
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x575b91173f30;
T_12 ;
    %wait E_0x575b9112cbd0;
    %load/vec4 v0x575b9119c670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 2 60 "$display", "%5d | %h | %h | %h |  %b   |  %b   |  %b", $time, v0x575b9119b1d0_0, v0x575b9119ae70_0, v0x575b9119ad10_0, v0x575b9119af80_0, v0x575b9119b500_0, v0x575b9119b130_0 {0 0 0};
    %load/vec4 v0x575b9119af80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 2 72 "$display", "[SW] \345\234\260\345\235\200:%h | \345\206\231\345\205\245\346\225\260\346\215\256:%h", v0x575b9119ad10_0, v0x575b9119b440_0 {0 0 0};
T_12.2 ;
    %load/vec4 v0x575b9119c420_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_12.6, 4;
    %load/vec4 v0x575b9119b500_0;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %vpi_call 2 77 "$display", "[LW] \345\234\260\345\235\200:%h | \350\257\273\345\233\236\346\225\260\346\215\256:%h", v0x575b9119ad10_0, v0x575b9119b070_0 {0 0 0};
T_12.4 ;
    %vpi_call 2 79 "$display", "-----------------------------------------------------" {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "Single_Cycle_Top_tb.v";
    "Single_Cycle_Top.v";
    "ALU.v";
    "Mux.v";
    "Controller.v";
    "ALU_Decoder.v";
    "Op_Decoder.v";
    "Data_Memory.v";
    "Sign_Extend.v";
    "Instruction_Memory.v";
    "NPC.v";
    "PC.v";
    "Register_File.v";
