static void __iomem *v3_open_config_window(struct pci_bus *bus,\r\nunsigned int devfn, int offset)\r\n{\r\nunsigned int address, mapaddress, busnr;\r\nbusnr = bus->number;\r\nBUG_ON(offset > 255);\r\nBUG_ON(busnr > 255);\r\nBUG_ON(devfn > 255);\r\nif (busnr == 0) {\r\nint slot = PCI_SLOT(devfn);\r\naddress = PCI_FUNC(devfn) << 8;\r\nmapaddress = V3_LB_MAP_TYPE_CONFIG;\r\nif (slot > 12)\r\nmapaddress |= 1 << (slot - 5);\r\nelse\r\naddress |= 1 << (slot + 11);\r\n} else {\r\nmapaddress = V3_LB_MAP_TYPE_CONFIG | V3_LB_MAP_AD_LOW_EN;\r\naddress = (busnr << 16) | (devfn << 8);\r\n}\r\nv3_writel(V3_LB_BASE0, v3_addr_to_lb_base(non_mem.start) |\r\nV3_LB_BASE_ADR_SIZE_512MB | V3_LB_BASE_ENABLE);\r\nv3_writel(V3_LB_BASE1, v3_addr_to_lb_base(conf_mem.start) |\r\nV3_LB_BASE_ADR_SIZE_16MB | V3_LB_BASE_ENABLE);\r\nv3_writew(V3_LB_MAP1, mapaddress);\r\nreturn PCI_CONFIG_VADDR + address + offset;\r\n}\r\nstatic void v3_close_config_window(void)\r\n{\r\nv3_writel(V3_LB_BASE1, v3_addr_to_lb_base(pre_mem.start) |\r\nV3_LB_BASE_ADR_SIZE_256MB | V3_LB_BASE_PREFETCH |\r\nV3_LB_BASE_ENABLE);\r\nv3_writew(V3_LB_MAP1, v3_addr_to_lb_map(pre_mem_pci) |\r\nV3_LB_MAP_TYPE_MEM_MULTIPLE);\r\nv3_writel(V3_LB_BASE0, v3_addr_to_lb_base(non_mem.start) |\r\nV3_LB_BASE_ADR_SIZE_256MB | V3_LB_BASE_ENABLE);\r\n}\r\nstatic int v3_read_config(struct pci_bus *bus, unsigned int devfn, int where,\r\nint size, u32 *val)\r\n{\r\nvoid __iomem *addr;\r\nunsigned long flags;\r\nu32 v;\r\nraw_spin_lock_irqsave(&v3_lock, flags);\r\naddr = v3_open_config_window(bus, devfn, where);\r\nswitch (size) {\r\ncase 1:\r\nv = __raw_readb(addr);\r\nbreak;\r\ncase 2:\r\nv = __raw_readw(addr);\r\nbreak;\r\ndefault:\r\nv = __raw_readl(addr);\r\nbreak;\r\n}\r\nv3_close_config_window();\r\nraw_spin_unlock_irqrestore(&v3_lock, flags);\r\n*val = v;\r\nreturn PCIBIOS_SUCCESSFUL;\r\n}\r\nstatic int v3_write_config(struct pci_bus *bus, unsigned int devfn, int where,\r\nint size, u32 val)\r\n{\r\nvoid __iomem *addr;\r\nunsigned long flags;\r\nraw_spin_lock_irqsave(&v3_lock, flags);\r\naddr = v3_open_config_window(bus, devfn, where);\r\nswitch (size) {\r\ncase 1:\r\n__raw_writeb((u8)val, addr);\r\n__raw_readb(addr);\r\nbreak;\r\ncase 2:\r\n__raw_writew((u16)val, addr);\r\n__raw_readw(addr);\r\nbreak;\r\ncase 4:\r\n__raw_writel(val, addr);\r\n__raw_readl(addr);\r\nbreak;\r\n}\r\nv3_close_config_window();\r\nraw_spin_unlock_irqrestore(&v3_lock, flags);\r\nreturn PCIBIOS_SUCCESSFUL;\r\n}\r\nstatic int __init pci_v3_setup_resources(struct pci_sys_data *sys)\r\n{\r\nif (request_resource(&iomem_resource, &non_mem)) {\r\nprintk(KERN_ERR "PCI: unable to allocate non-prefetchable "\r\n"memory region\n");\r\nreturn -EBUSY;\r\n}\r\nif (request_resource(&iomem_resource, &pre_mem)) {\r\nrelease_resource(&non_mem);\r\nprintk(KERN_ERR "PCI: unable to allocate prefetchable "\r\n"memory region\n");\r\nreturn -EBUSY;\r\n}\r\npci_add_resource_offset(&sys->resources, &non_mem, sys->mem_offset);\r\npci_add_resource_offset(&sys->resources, &pre_mem, sys->mem_offset);\r\nreturn 1;\r\n}\r\nstatic int\r\nv3_pci_fault(unsigned long addr, unsigned int fsr, struct pt_regs *regs)\r\n{\r\nunsigned long pc = instruction_pointer(regs);\r\nunsigned long instr = *(unsigned long *)pc;\r\n#if 0\r\nchar buf[128];\r\nsprintf(buf, "V3 fault: addr 0x%08lx, FSR 0x%03x, PC 0x%08lx [%08lx] LBFADDR=%08x LBFCODE=%02x ISTAT=%02x\n",\r\naddr, fsr, pc, instr, __raw_readl(ap_syscon_base + INTEGRATOR_SC_LBFADDR_OFFSET), __raw_readl(ap_syscon_base + INTEGRATOR_SC_LBFCODE_OFFSET) & 255,\r\nv3_readb(V3_LB_ISTAT));\r\nprintk(KERN_DEBUG "%s", buf);\r\n#endif\r\nv3_writeb(V3_LB_ISTAT, 0);\r\n__raw_writel(3, ap_syscon_base + INTEGRATOR_SC_PCIENABLE_OFFSET);\r\nif ((instr & 0x0c100000) == 0x04100000) {\r\nint reg = (instr >> 12) & 15;\r\nunsigned long val;\r\nif (instr & 0x00400000)\r\nval = 255;\r\nelse\r\nval = -1;\r\nregs->uregs[reg] = val;\r\nregs->ARM_pc += 4;\r\nreturn 0;\r\n}\r\nif ((instr & 0x0e100090) == 0x00100090) {\r\nint reg = (instr >> 12) & 15;\r\nregs->uregs[reg] = -1;\r\nregs->ARM_pc += 4;\r\nreturn 0;\r\n}\r\nreturn 1;\r\n}\r\nstatic irqreturn_t v3_irq(int dummy, void *devid)\r\n{\r\n#ifdef CONFIG_DEBUG_LL\r\nstruct pt_regs *regs = get_irq_regs();\r\nunsigned long pc = instruction_pointer(regs);\r\nunsigned long instr = *(unsigned long *)pc;\r\nchar buf[128];\r\nextern void printascii(const char *);\r\nsprintf(buf, "V3 int %d: pc=0x%08lx [%08lx] LBFADDR=%08x LBFCODE=%02x "\r\n"ISTAT=%02x\n", IRQ_AP_V3INT, pc, instr,\r\n__raw_readl(ap_syscon_base + INTEGRATOR_SC_LBFADDR_OFFSET),\r\n__raw_readl(ap_syscon_base + INTEGRATOR_SC_LBFCODE_OFFSET) & 255,\r\nv3_readb(V3_LB_ISTAT));\r\nprintascii(buf);\r\n#endif\r\nv3_writew(V3_PCI_STAT, 0xf000);\r\nv3_writeb(V3_LB_ISTAT, 0);\r\n__raw_writel(3, ap_syscon_base + INTEGRATOR_SC_PCIENABLE_OFFSET);\r\n#ifdef CONFIG_DEBUG_LL\r\nif ((instr & 0x0c100000) == 0x04100000) {\r\nint reg = (instr >> 16) & 15;\r\nsprintf(buf, " reg%d = %08lx\n", reg, regs->uregs[reg]);\r\nprintascii(buf);\r\n}\r\n#endif\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int __init pci_v3_setup(int nr, struct pci_sys_data *sys)\r\n{\r\nint ret = 0;\r\nif (!ap_syscon_base)\r\nreturn -EINVAL;\r\nif (nr == 0) {\r\nsys->mem_offset = non_mem.start;\r\nret = pci_v3_setup_resources(sys);\r\n}\r\nreturn ret;\r\n}\r\nstatic void __init pci_v3_preinit(void)\r\n{\r\nunsigned long flags;\r\nunsigned int temp;\r\npcibios_min_mem = 0x00100000;\r\nhook_fault_code(4, v3_pci_fault, SIGBUS, 0, "external abort on linefetch");\r\nhook_fault_code(6, v3_pci_fault, SIGBUS, 0, "external abort on linefetch");\r\nhook_fault_code(8, v3_pci_fault, SIGBUS, 0, "external abort on non-linefetch");\r\nhook_fault_code(10, v3_pci_fault, SIGBUS, 0, "external abort on non-linefetch");\r\nraw_spin_lock_irqsave(&v3_lock, flags);\r\nif (v3_readw(V3_SYSTEM) & V3_SYSTEM_M_LOCK)\r\nv3_writew(V3_SYSTEM, 0xa05f);\r\nv3_writel(V3_LB_BASE0, v3_addr_to_lb_base(non_mem.start) |\r\nV3_LB_BASE_ADR_SIZE_256MB | V3_LB_BASE_ENABLE);\r\nv3_writew(V3_LB_MAP0, v3_addr_to_lb_map(non_mem_pci) |\r\nV3_LB_MAP_TYPE_MEM);\r\nv3_writel(V3_LB_BASE1, v3_addr_to_lb_base(pre_mem.start) |\r\nV3_LB_BASE_ADR_SIZE_256MB | V3_LB_BASE_PREFETCH |\r\nV3_LB_BASE_ENABLE);\r\nv3_writew(V3_LB_MAP1, v3_addr_to_lb_map(pre_mem_pci) |\r\nV3_LB_MAP_TYPE_MEM_MULTIPLE);\r\nv3_writel(V3_LB_BASE2, v3_addr_to_lb_base2(io_mem.start) |\r\nV3_LB_BASE_ENABLE);\r\nv3_writew(V3_LB_MAP2, v3_addr_to_lb_map2(0));\r\ntemp = v3_readw(V3_PCI_CFG) & ~V3_PCI_CFG_M_I2O_EN;\r\ntemp |= V3_PCI_CFG_M_IO_REG_DIS | V3_PCI_CFG_M_IO_DIS;\r\nv3_writew(V3_PCI_CFG, temp);\r\nprintk(KERN_DEBUG "FIFO_CFG: %04x FIFO_PRIO: %04x\n",\r\nv3_readw(V3_FIFO_CFG), v3_readw(V3_FIFO_PRIORITY));\r\nv3_writew(V3_FIFO_PRIORITY, 0x0a0a);\r\ntemp = v3_readw(V3_SYSTEM) | V3_SYSTEM_M_LOCK;\r\nv3_writew(V3_SYSTEM, temp);\r\nv3_writeb(V3_LB_ISTAT, 0);\r\nv3_writew(V3_LB_CFG, v3_readw(V3_LB_CFG) | (1 << 10));\r\nv3_writeb(V3_LB_IMASK, 0x28);\r\n__raw_writel(3, ap_syscon_base + INTEGRATOR_SC_PCIENABLE_OFFSET);\r\nraw_spin_unlock_irqrestore(&v3_lock, flags);\r\n}\r\nstatic void __init pci_v3_postinit(void)\r\n{\r\nunsigned int pci_cmd;\r\npci_cmd = PCI_COMMAND_MEMORY |\r\nPCI_COMMAND_MASTER | PCI_COMMAND_INVALIDATE;\r\nv3_writew(V3_PCI_CMD, pci_cmd);\r\nv3_writeb(V3_LB_ISTAT, ~0x40);\r\nv3_writeb(V3_LB_IMASK, 0x68);\r\n#if 0\r\nret = request_irq(IRQ_AP_LBUSTIMEOUT, lb_timeout, 0, "bus timeout", NULL);\r\nif (ret)\r\nprintk(KERN_ERR "PCI: unable to grab local bus timeout "\r\n"interrupt: %d\n", ret);\r\n#endif\r\nregister_isa_ports(non_mem.start, io_mem.start, 0);\r\n}\r\nstatic u8 __init pci_v3_swizzle(struct pci_dev *dev, u8 *pinp)\r\n{\r\nif (*pinp == 0)\r\n*pinp = 1;\r\nreturn pci_common_swizzle(dev, pinp);\r\n}\r\nstatic int __init pci_v3_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)\r\n{\r\nint intnr = ((slot - 9) + (pin - 1)) & 3;\r\nreturn irq_tab[intnr];\r\n}\r\nstatic int __init pci_v3_map_irq_dt(const struct pci_dev *dev, u8 slot, u8 pin)\r\n{\r\nstruct of_irq oirq;\r\nint ret;\r\nret = of_irq_map_pci(dev, &oirq);\r\nif (ret) {\r\ndev_err(&dev->dev, "of_irq_map_pci() %d\n", ret);\r\nreturn 0;\r\n}\r\nreturn irq_create_of_mapping(oirq.controller, oirq.specifier,\r\noirq.size);\r\n}\r\nstatic int __init pci_v3_dtprobe(struct platform_device *pdev,\r\nstruct device_node *np)\r\n{\r\nstruct of_pci_range_parser parser;\r\nstruct of_pci_range range;\r\nstruct resource *res;\r\nint irq, ret;\r\nif (of_pci_range_parser_init(&parser, np))\r\nreturn -EINVAL;\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nif (!res) {\r\ndev_err(&pdev->dev, "unable to obtain PCIv3 base\n");\r\nreturn -ENODEV;\r\n}\r\npci_v3_base = devm_ioremap(&pdev->dev, res->start,\r\nresource_size(res));\r\nif (!pci_v3_base) {\r\ndev_err(&pdev->dev, "unable to remap PCIv3 base\n");\r\nreturn -ENODEV;\r\n}\r\nirq = platform_get_irq(pdev, 0);\r\nif (irq <= 0) {\r\ndev_err(&pdev->dev, "unable to obtain PCIv3 error IRQ\n");\r\nreturn -ENODEV;\r\n}\r\nret = devm_request_irq(&pdev->dev, irq, v3_irq, 0,\r\n"PCIv3 error", NULL);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "unable to request PCIv3 error IRQ %d (%d)\n", irq, ret);\r\nreturn ret;\r\n}\r\nfor_each_of_pci_range(&parser, &range) {\r\nif (!range.flags) {\r\nof_pci_range_to_resource(&range, np, &conf_mem);\r\nconf_mem.name = "PCIv3 config";\r\n}\r\nif (range.flags & IORESOURCE_IO) {\r\nof_pci_range_to_resource(&range, np, &io_mem);\r\nio_mem.name = "PCIv3 I/O";\r\n}\r\nif ((range.flags & IORESOURCE_MEM) &&\r\n!(range.flags & IORESOURCE_PREFETCH)) {\r\nnon_mem_pci = range.pci_addr;\r\nnon_mem_pci_sz = range.size;\r\nof_pci_range_to_resource(&range, np, &non_mem);\r\nnon_mem.name = "PCIv3 non-prefetched mem";\r\n}\r\nif ((range.flags & IORESOURCE_MEM) &&\r\n(range.flags & IORESOURCE_PREFETCH)) {\r\npre_mem_pci = range.pci_addr;\r\npre_mem_pci_sz = range.size;\r\nof_pci_range_to_resource(&range, np, &pre_mem);\r\npre_mem.name = "PCIv3 prefetched mem";\r\n}\r\n}\r\nif (!conf_mem.start || !io_mem.start ||\r\n!non_mem.start || !pre_mem.start) {\r\ndev_err(&pdev->dev, "missing ranges in device node\n");\r\nreturn -EINVAL;\r\n}\r\npci_v3.map_irq = pci_v3_map_irq_dt;\r\npci_common_init_dev(&pdev->dev, &pci_v3);\r\nreturn 0;\r\n}\r\nstatic inline int pci_v3_dtprobe(struct platform_device *pdev,\r\nstruct device_node *np)\r\n{\r\nreturn -EINVAL;\r\n}\r\nstatic int __init pci_v3_probe(struct platform_device *pdev)\r\n{\r\nstruct device_node *np = pdev->dev.of_node;\r\nint ret;\r\nap_syscon_base = ioremap(INTEGRATOR_SC_BASE, 0x100);\r\nif (!ap_syscon_base) {\r\ndev_err(&pdev->dev, "unable to remap the AP syscon for PCIv3\n");\r\nreturn -ENODEV;\r\n}\r\nif (np)\r\nreturn pci_v3_dtprobe(pdev, np);\r\npci_v3_base = devm_ioremap(&pdev->dev, PHYS_PCI_V3_BASE, SZ_64K);\r\nif (!pci_v3_base) {\r\ndev_err(&pdev->dev, "unable to remap PCIv3 base\n");\r\nreturn -ENODEV;\r\n}\r\nret = devm_request_irq(&pdev->dev, IRQ_AP_V3INT, v3_irq, 0, "V3", NULL);\r\nif (ret) {\r\ndev_err(&pdev->dev, "unable to grab PCI error interrupt: %d\n",\r\nret);\r\nreturn -ENODEV;\r\n}\r\nconf_mem.name = "PCIv3 config";\r\nconf_mem.start = PHYS_PCI_CONFIG_BASE;\r\nconf_mem.end = PHYS_PCI_CONFIG_BASE + SZ_16M - 1;\r\nconf_mem.flags = IORESOURCE_MEM;\r\nio_mem.name = "PCIv3 I/O";\r\nio_mem.start = PHYS_PCI_IO_BASE;\r\nio_mem.end = PHYS_PCI_IO_BASE + SZ_16M - 1;\r\nio_mem.flags = IORESOURCE_MEM;\r\nnon_mem_pci = 0x00000000;\r\nnon_mem_pci_sz = SZ_256M;\r\nnon_mem.name = "PCIv3 non-prefetched mem";\r\nnon_mem.start = PHYS_PCI_MEM_BASE;\r\nnon_mem.end = PHYS_PCI_MEM_BASE + SZ_256M - 1;\r\nnon_mem.flags = IORESOURCE_MEM;\r\npre_mem_pci = 0x10000000;\r\npre_mem_pci_sz = SZ_256M;\r\npre_mem.name = "PCIv3 prefetched mem";\r\npre_mem.start = PHYS_PCI_PRE_BASE + SZ_256M;\r\npre_mem.end = PHYS_PCI_PRE_BASE + SZ_256M - 1;\r\npre_mem.flags = IORESOURCE_MEM | IORESOURCE_PREFETCH;\r\npci_v3.map_irq = pci_v3_map_irq;\r\npci_common_init_dev(&pdev->dev, &pci_v3);\r\nreturn 0;\r\n}\r\nstatic int __init pci_v3_init(void)\r\n{\r\nreturn platform_driver_probe(&pci_v3_driver, pci_v3_probe);\r\n}\r\nint __init pci_v3_early_init(void)\r\n{\r\niotable_init(pci_v3_io_desc, ARRAY_SIZE(pci_v3_io_desc));\r\nvga_base = (unsigned long)PCI_MEMORY_VADDR;\r\npci_map_io_early(__phys_to_pfn(PHYS_PCI_IO_BASE));\r\nreturn 0;\r\n}
