<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="k">interface</span> <span class="n">simple_bus</span> <span class="p">#(</span><span class="n">AWIDTH</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="n">DWIDTH</span> <span class="o">=</span> <span class="mi">8</span><span class="p">)</span>
<a name="l-2"></a><span class="p">(</span><span class="k">input</span> <span class="kt">logic</span> <span class="n">clk</span><span class="p">);</span> <span class="c1">// Define the interface</span>
<a name="l-3"></a><span class="kt">logic</span> <span class="n">req</span><span class="p">,</span> <span class="n">gnt</span><span class="p">;</span>
<a name="l-4"></a><span class="kt">logic</span> <span class="p">[</span><span class="n">AWIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">addr</span><span class="p">;</span>
<a name="l-5"></a><span class="kt">logic</span> <span class="p">[</span><span class="n">DWIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data</span><span class="p">;</span>
<a name="l-6"></a><span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mode</span><span class="p">;</span>
<a name="l-7"></a><span class="kt">logic</span> <span class="n">start</span><span class="p">,</span> <span class="n">rdy</span><span class="p">;</span>
<a name="l-8"></a><span class="k">modport</span> <span class="n">slave</span><span class="p">(</span> <span class="k">input</span> <span class="n">req</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span>
<a name="l-9"></a><span class="k">output</span> <span class="n">gnt</span><span class="p">,</span> <span class="n">rdy</span><span class="p">,</span>
<a name="l-10"></a><span class="k">ref</span> <span class="n">data</span><span class="p">,</span>
<a name="l-11"></a><span class="kn">import</span> <span class="nn">task</span> <span class="n">slaveRead</span><span class="p">,</span>
<a name="l-12"></a><span class="k">task</span> <span class="n">slaveWrite</span><span class="p">);</span>
<a name="l-13"></a><span class="c1">// import into module that uses the modport</span>
<a name="l-14"></a><span class="k">modport</span> <span class="n">master</span><span class="p">(</span><span class="k">input</span> <span class="n">gnt</span><span class="p">,</span> <span class="n">rdy</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span>
<a name="l-15"></a><span class="k">output</span> <span class="n">req</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span>
<a name="l-16"></a><span class="k">ref</span> <span class="n">data</span><span class="p">,</span>
<a name="l-17"></a><span class="kn">import</span> <span class="nn">task</span> <span class="n">masterRead</span><span class="p">(</span><span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">AWIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">raddr</span><span class="p">),</span>
<a name="l-18"></a><span class="k">task</span> <span class="n">masterWrite</span><span class="p">(</span><span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">AWIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">waddr</span><span class="p">));</span>
<a name="l-19"></a><span class="c1">// import requires the full task prototype</span>
<a name="l-20"></a><span class="k">task</span> <span class="n">masterRead</span><span class="p">(</span><span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">AWIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">raddr</span><span class="p">);</span> <span class="c1">// masterRead method</span>
<a name="l-21"></a><span class="k">endtask</span>
<a name="l-22"></a><span class="k">task</span> <span class="n">slaveRead</span><span class="p">;</span> <span class="c1">// slaveRead method</span>
<a name="l-23"></a><span class="k">endtask</span>
<a name="l-24"></a><span class="k">task</span> <span class="n">masterWrite</span><span class="p">(</span><span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">AWIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">waddr</span><span class="p">);</span>
<a name="l-25"></a><span class="k">endtask</span>
<a name="l-26"></a><span class="k">task</span> <span class="n">slaveWrite</span><span class="p">;</span>
<a name="l-27"></a><span class="k">endtask</span>
<a name="l-28"></a><span class="k">endinterface</span><span class="o">:</span> <span class="n">simple_bus</span>
<a name="l-29"></a><span class="k">module</span> <span class="n">memMod</span><span class="p">(</span><span class="k">interface</span> <span class="n">a</span><span class="p">);</span> <span class="c1">// Uses just the interface keyword</span>
<a name="l-30"></a><span class="kt">logic</span> <span class="n">avail</span><span class="p">;</span>
<a name="l-31"></a><span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">a</span><span class="p">.</span><span class="n">clk</span><span class="p">)</span> <span class="c1">// the clk signal from the interface</span>
<a name="l-32"></a><span class="n">a</span><span class="p">.</span><span class="n">gnt</span> <span class="o">&lt;=</span> <span class="n">a</span><span class="p">.</span><span class="n">req</span> <span class="o">&amp;</span> <span class="n">avail</span><span class="p">;</span> <span class="c1">//the gnt and req signals in the interface</span>
<a name="l-33"></a><span class="k">always</span> <span class="p">@(</span><span class="n">a</span><span class="p">.</span><span class="n">start</span><span class="p">)</span>
<a name="l-34"></a><span class="k">if</span> <span class="p">(</span><span class="n">a</span><span class="p">.</span><span class="n">mode</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b0</span><span class="p">)</span>
<a name="l-35"></a><span class="n">a</span><span class="p">.</span><span class="n">slaveRead</span><span class="p">;</span>
<a name="l-36"></a><span class="k">else</span>
<a name="l-37"></a><span class="n">a</span><span class="p">.</span><span class="n">slaveWrite</span><span class="p">;</span>
<a name="l-38"></a><span class="k">endmodule</span>
<a name="l-39"></a><span class="k">module</span> <span class="n">cpuMod</span><span class="p">(</span><span class="k">interface</span> <span class="n">b</span><span class="p">);</span>
<a name="l-40"></a><span class="k">enum</span> <span class="p">{</span><span class="n">read</span><span class="p">,</span> <span class="n">write</span><span class="p">}</span> <span class="n">instr</span><span class="p">;</span>
<a name="l-41"></a><span class="kt">logic</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">raddr</span><span class="p">;</span>
<a name="l-42"></a><span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">b</span><span class="p">.</span><span class="n">clk</span><span class="p">)</span>
<a name="l-43"></a><span class="k">if</span> <span class="p">(</span><span class="n">instr</span> <span class="o">==</span> <span class="n">read</span><span class="p">)</span>
<a name="l-44"></a><span class="n">b</span><span class="p">.</span><span class="n">masterRead</span><span class="p">(</span><span class="n">raddr</span><span class="p">);</span> <span class="c1">// call the Interface method</span>
<a name="l-45"></a><span class="c1">// ...</span>
<a name="l-46"></a><span class="k">else</span>
<a name="l-47"></a><span class="n">b</span><span class="p">.</span><span class="n">masterWrite</span><span class="p">(</span><span class="n">raddr</span><span class="p">);</span>
<a name="l-48"></a><span class="k">endmodule</span>
<a name="l-49"></a><span class="k">module</span> <span class="n">top</span><span class="p">;</span>
<a name="l-50"></a><span class="kt">logic</span> <span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<a name="l-51"></a><span class="n">simple_bus</span> <span class="n">sb_intf</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span> <span class="c1">// Instantiate default interface</span>
<a name="l-52"></a><span class="n">simple_bus</span> <span class="p">#(.</span><span class="n">DWIDTH</span><span class="p">(</span><span class="mi">16</span><span class="p">))</span> <span class="n">wide_intf</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span> <span class="c1">// Interface with 16-bit data</span>
<a name="l-53"></a><span class="k">initial</span> <span class="k">repeat</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="p">#</span><span class="mi">10</span> <span class="n">clk</span><span class="o">++</span><span class="p">;</span>
<a name="l-54"></a><span class="n">memMod</span> <span class="n">mem</span><span class="p">(</span><span class="n">sb_intf</span><span class="p">.</span><span class="n">slave</span><span class="p">);</span> <span class="c1">// only has access to the slaveRead task</span>
<a name="l-55"></a><span class="n">cpuMod</span> <span class="n">cpu</span><span class="p">(</span><span class="n">sb_intf</span><span class="p">.</span><span class="n">master</span><span class="p">);</span> <span class="c1">// only has access to the masterRead task</span>
<a name="l-56"></a><span class="n">memMod</span> <span class="n">memW</span><span class="p">(</span><span class="n">wide_intf</span><span class="p">.</span><span class="n">slave</span><span class="p">);</span> <span class="c1">// 16-bit wide memory</span>
<a name="l-57"></a><span class="n">cpuMod</span> <span class="n">cpuW</span><span class="p">(</span><span class="n">wide_intf</span><span class="p">.</span><span class="n">master</span><span class="p">);</span> <span class="c1">// 16-bit wide cpu</span>
<a name="l-58"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>