static int F_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 )\r\n{\r\nT_1 * V_4 ;\r\nT_4 * V_5 ;\r\nT_3 * V_6 ;\r\nT_5 V_7 = 0 ;\r\nT_6 V_8 = F_2 ( V_1 , 0 ) ;\r\nT_6 V_9 ;\r\nT_6 V_10 = V_8 & V_11 ;\r\nswitch ( V_10 ) {\r\ncase V_12 :\r\nswitch ( V_8 & V_13 ) {\r\ncase 0 :\r\ncase V_14 :\r\ncase V_15 :\r\ncase V_15 | V_14 :\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nbreak;\r\ncase V_16 :\r\ncase V_17 :\r\nV_9 = F_2 ( V_1 , 1 ) ;\r\nif ( ( V_9 & 0xf ) != 10 )\r\nreturn 0 ;\r\nif ( ( ( V_9 >> 4 ) & 0x0f ) != 10 )\r\nreturn 0 ;\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nF_3 ( V_2 -> V_18 , V_19 , L_1 ) ;\r\nF_4 ( V_2 -> V_18 , V_20 ) ;\r\nswitch ( V_10 ) {\r\ncase V_16 :\r\nF_3 ( V_2 -> V_18 , V_20 , L_2 ) ;\r\nbreak;\r\ncase V_17 :\r\nF_3 ( V_2 -> V_18 , V_20 , L_3 ) ;\r\nbreak;\r\n}\r\nif ( V_3 ) {\r\nV_5 = F_5 ( V_3 , V_21 , V_1 , 0 , V_22 , V_23 ) ;\r\nV_6 = F_6 ( V_5 , V_24 ) ;\r\nswitch ( V_10 ) {\r\ncase V_12 :\r\nF_7 ( V_6 , V_1 , V_7 , V_25 ,\r\nV_26 , V_27 , V_28 ) ;\r\nV_7 += 4 ;\r\nF_5 ( V_6 , V_29 , V_1 ,\r\nV_7 , 4 , V_30 ) ;\r\nV_7 += 4 ;\r\nF_5 ( V_6 , V_31 , V_1 ,\r\nV_7 , 8 , V_30 ) ;\r\nV_7 += 8 ;\r\nF_5 ( V_6 , V_32 , V_1 ,\r\nV_7 , 4 , V_30 ) ;\r\nV_7 += 4 ;\r\nF_5 ( V_6 , V_33 , V_1 ,\r\nV_7 , 8 , V_30 ) ;\r\nbreak;\r\ncase V_16 :\r\nF_7 ( V_6 , V_1 , V_7 , V_25 ,\r\nV_26 , V_34 , V_28 ) ;\r\nV_7 += 2 ;\r\nF_5 ( V_6 , V_35 , V_1 ,\r\nV_7 , 2 , V_30 ) ;\r\nbreak;\r\ncase V_17 :\r\nF_7 ( V_6 , V_1 , V_7 , V_25 ,\r\nV_26 , V_36 , V_28 ) ;\r\nV_7 += 2 ;\r\nF_5 ( V_6 , V_37 , V_1 ,\r\nV_7 , 2 , V_30 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( V_10 == V_12 ) {\r\nV_4 = F_8 ( V_1 , V_22 ) ;\r\nF_9 ( V_38 , V_4 , V_2 , V_3 ) ;\r\n}\r\nreturn V_22 ;\r\n}\r\nstatic int\r\nF_10 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 ,\r\nvoid * T_7 V_39 )\r\n{\r\nT_8 * V_40 ;\r\nT_9 * V_41 = NULL ;\r\nif ( F_11 ( V_1 ) < V_42 )\r\nreturn 0 ;\r\nif ( V_43 ) {\r\nif ( ( F_12 ( & V_2 -> V_44 , & V_45 [ 0 ] ) &&\r\nF_12 ( & V_2 -> V_46 , & V_45 [ 1 ] ) &&\r\n( V_2 -> V_47 == 0xffffffff || V_2 -> V_47 == V_48 [ 0 ] ) &&\r\n( V_2 -> V_49 == 0xffffffff || V_2 -> V_49 == V_48 [ 1 ] ) ) ||\r\n( F_12 ( & V_2 -> V_44 , & V_45 [ 1 ] ) &&\r\nF_12 ( & V_2 -> V_46 , & V_45 [ 0 ] ) &&\r\n( V_2 -> V_47 == 0xffffffff || V_2 -> V_47 == V_48 [ 1 ] ) &&\r\n( V_2 -> V_49 == 0xffffffff || V_2 -> V_49 == V_48 [ 0 ] ) ) )\r\nreturn F_1 ( V_1 , V_2 , V_3 ) ;\r\n}\r\nV_40 = F_13 ( V_2 -> V_50 , & V_2 -> V_44 , & V_2 -> V_46 ,\r\nV_51 , V_2 -> V_47 , V_2 -> V_49 , 0 ) ;\r\nif ( ! V_40 ) {\r\nV_40 = F_13 ( V_2 -> V_50 , & V_2 -> V_46 , & V_2 -> V_46 ,\r\nV_51 , V_2 -> V_49 , V_2 -> V_49 , V_52 | V_53 ) ;\r\nif ( ! V_40 )\r\nreturn 0 ;\r\n}\r\nV_41 = ( T_9 * ) F_14 ( V_40 , V_54 ) ;\r\nif ( ! V_41 )\r\nreturn 0 ;\r\nif ( ( V_41 -> V_55 & V_56 ) != V_57 )\r\nreturn 0 ;\r\nif ( ! ( F_15 ( V_58 , ( V_59 ) ( V_41 -> V_55 & V_60 ) ) ) )\r\nreturn 0 ;\r\nreturn F_1 ( V_1 , V_2 , V_3 ) ;\r\n}\r\nvoid\r\nF_16 ( void )\r\n{\r\nT_10 * V_61 ;\r\nstatic T_11 V_62 [] = {\r\n{ & V_25 ,\r\n{ L_4 , L_5 ,\r\nV_63 , V_64 , NULL , 0x0 , NULL , V_65 }\r\n} ,\r\n{ & V_66 ,\r\n{ L_6 , L_7 ,\r\nV_63 , V_64 , F_17 ( V_67 ) ,\r\nV_11 , NULL , V_65 }\r\n} ,\r\n{ & V_68 ,\r\n{ L_8 , L_9 ,\r\nV_69 , 8 , NULL , V_15 , L_10 , V_65 }\r\n} ,\r\n{ & V_70 ,\r\n{ L_11 , L_12 ,\r\nV_69 , 8 , NULL , V_14 , L_13 , V_65 }\r\n} ,\r\n{ & V_71 ,\r\n{ L_14 , L_15 ,\r\nV_69 , 8 , NULL , V_72 , L_16 , V_65 }\r\n} ,\r\n{ & V_29 ,\r\n{ L_17 , L_18 ,\r\nV_73 , V_64 , NULL , 0x0 , NULL , V_65 }\r\n} ,\r\n{ & V_31 ,\r\n{ L_19 , L_20 ,\r\nV_74 , V_64 , NULL , 0x0 , NULL , V_65 }\r\n} ,\r\n{ & V_32 ,\r\n{ L_21 , L_22 ,\r\nV_73 , V_64 , NULL , 0x0 , NULL , V_65 }\r\n} ,\r\n{ & V_33 ,\r\n{ L_23 , L_24 ,\r\nV_74 , V_64 , NULL , 0x0 , NULL , V_65 }\r\n} ,\r\n{ & V_35 ,\r\n{ L_25 , L_26 ,\r\nV_75 , V_64 , NULL , 0x0 , NULL , V_65 }\r\n} ,\r\n{ & V_37 ,\r\n{ L_27 , L_28 ,\r\nV_75 , V_64 , NULL , 0x0 , NULL , V_65 }\r\n}\r\n} ;\r\nstatic T_12 * V_76 [] = {\r\n& V_24 ,\r\n& V_26\r\n} ;\r\nV_21 = F_18 (\r\nL_29 ,\r\nL_1 ,\r\nL_30\r\n) ;\r\nF_19 ( V_21 , V_62 , F_20 ( V_62 ) ) ;\r\nF_21 ( V_76 , F_20 ( V_76 ) ) ;\r\nV_61 = F_22 ( V_21 , V_77 ) ;\r\nF_23 ( V_61 , L_31 , L_32 ,\r\nL_33 ,\r\n& V_43 ) ;\r\nF_24 ( V_61 , L_34 , L_35 ,\r\nL_36 ) ;\r\nF_25 ( V_61 , L_37 , L_38 ,\r\nL_39 , & V_78 [ 0 ] , V_79 , FALSE ) ;\r\nF_26 ( V_61 , L_40 , L_41 ,\r\nL_42 , & V_80 [ 0 ] ) ;\r\nF_27 ( V_61 , L_43 , L_44 ,\r\nL_45 , 10 , & V_48 [ 0 ] ) ;\r\nF_24 ( V_61 , L_46 , L_47 ,\r\nL_48 ) ;\r\nF_25 ( V_61 , L_49 , L_38 ,\r\nL_39 , & V_78 [ 1 ] , V_79 , FALSE ) ;\r\nF_26 ( V_61 , L_50 , L_41 ,\r\nL_51 , & V_80 [ 1 ] ) ;\r\nF_27 ( V_61 , L_52 , L_44 ,\r\nL_53 , 10 , & V_48 [ 1 ] ) ;\r\nF_28 ( & V_58 , V_81 , V_82 ) ;\r\nF_29 ( V_61 ,\r\nL_54 ,\r\nL_55 ,\r\nL_56\r\nL_57 V_81 L_58 ,\r\n& V_58 , V_82 ) ;\r\n}\r\nvoid\r\nV_77 ( void )\r\n{\r\nstatic T_13 V_83 = FALSE ;\r\nif ( ! V_83 ) {\r\nF_30 ( F_10 , V_21 ) ;\r\nF_31 ( L_59 , F_10 , L_60 , L_61 , V_21 , V_84 ) ;\r\nF_31 ( L_62 , F_10 , L_63 , L_64 , V_21 , V_84 ) ;\r\nV_85 [ 0 ] = F_32 ( F_33 () , V_86 ) ;\r\nV_85 [ 1 ] = F_32 ( F_33 () , V_86 ) ;\r\nV_38 = F_34 ( L_65 , V_21 ) ;\r\nV_87 = F_34 ( L_66 , V_21 ) ;\r\nV_54 = F_35 ( V_87 ) ;\r\nV_83 = TRUE ;\r\n}\r\nif ( V_43 ) {\r\nT_13 V_88 = FALSE ;\r\nchar * V_89 ;\r\nint V_90 ;\r\nfor ( V_90 = 0 ; V_90 < 2 ; V_90 ++ ) {\r\nif ( V_78 [ V_90 ] == 0 ) {\r\nV_91 = 0 ;\r\n* ( ( V_92 * ) V_85 [ V_90 ] ) = ( V_92 ) strtoul ( V_80 [ V_90 ] , & V_89 , 0 ) ;\r\nif ( V_91 || * V_89 != '\0' ) {\r\nV_88 = TRUE ;\r\n} else {\r\nF_36 ( & V_45 [ V_90 ] , V_93 , sizeof( V_92 ) , V_85 [ V_90 ] ) ;\r\n}\r\n} else {\r\nif ( ! F_37 ( V_80 [ V_90 ] , V_85 [ V_90 ] ) ) {\r\nV_88 = TRUE ;\r\n} else {\r\nF_36 ( & V_45 [ V_90 ] , V_93 , V_86 , V_85 [ V_90 ] ) ;\r\n}\r\n}\r\nif ( V_88 ) {\r\nV_43 = FALSE ;\r\nbreak;\r\n}\r\n}\r\n}\r\n}
