

================================================================
== Vivado HLS Report for 'set_assign_val'
================================================================
* Date:           Tue Feb 02 21:35:59 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        set
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.50|      7.44|        1.06|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     33|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      6|
|Register         |        -|      -|      42|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      42|     39|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |sum_fu_70_p2  |     +    |      0|  0|  33|          33|          33|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  33|          33|          33|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |   4|          9|    1|          9|
    |ap_sig_ioackin_m_axi_dest_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_dest_WREADY   |   1|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |   6|         13|    3|         13|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   8|   0|    8|          0|
    |ap_reg_ioackin_m_axi_dest_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_dest_WREADY   |   1|   0|    1|          0|
    |dest_addr_reg_86                   |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  42|   0|   42|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | set_assign_val | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | set_assign_val | return value |
|ap_start             |  in |    1| ap_ctrl_hs | set_assign_val | return value |
|ap_done              | out |    1| ap_ctrl_hs | set_assign_val | return value |
|ap_idle              | out |    1| ap_ctrl_hs | set_assign_val | return value |
|ap_ready             | out |    1| ap_ctrl_hs | set_assign_val | return value |
|m_axi_dest_AWVALID   | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWREADY   |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWADDR    | out |   32|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWID      | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWLEN     | out |   32|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWSIZE    | out |    3|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWBURST   | out |    2|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWLOCK    | out |    2|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWCACHE   | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWPROT    | out |    3|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWQOS     | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWREGION  | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWUSER    | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WVALID    | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WREADY    |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WDATA     | out |   32|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WSTRB     | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WLAST     | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WID       | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WUSER     | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARVALID   | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARREADY   |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARADDR    | out |   32|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARID      | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARLEN     | out |   32|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARSIZE    | out |    3|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARBURST   | out |    2|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARLOCK    | out |    2|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARCACHE   | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARPROT    | out |    3|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARQOS     | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARREGION  | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARUSER    | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RVALID    |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RREADY    | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RDATA     |  in |   32|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RLAST     |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RID       |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RUSER     |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RRESP     |  in |    2|    m_axi   |      dest      |    pointer   |
|m_axi_dest_BVALID    |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_BREADY    | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_BRESP     |  in |    2|    m_axi   |      dest      |    pointer   |
|m_axi_dest_BID       |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_BUSER     |  in |    1|    m_axi   |      dest      |    pointer   |
|data1                |  in |   30|   ap_none  |      data1     |    scalar    |
|tmp                  |  in |   32|   ap_none  |       tmp      |    scalar    |
|src                  |  in |   32|   ap_none  |       src      |    scalar    |
+---------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.44ns
ST_1: tmp_read [1/1] 0.00ns
:1  %tmp_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tmp)

ST_1: data1_read [1/1] 0.00ns
:2  %data1_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %data1)

ST_1: tmp_cast_cast [1/1] 0.00ns
:3  %tmp_cast_cast = zext i32 %tmp_read to i33

ST_1: sext_cast [1/1] 0.00ns
:4  %sext_cast = zext i30 %data1_read to i33

ST_1: sum [1/1] 2.44ns
:5  %sum = add i33 %tmp_cast_cast, %sext_cast

ST_1: sum_cast [1/1] 0.00ns
:6  %sum_cast = zext i33 %sum to i64

ST_1: dest_addr [1/1] 0.00ns
:7  %dest_addr = getelementptr i32* %dest, i64 %sum_cast


 <State 2>: 7.44ns
ST_2: dest_addr_req [1/1] 7.44ns
:9  %dest_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %dest_addr, i32 1)


 <State 3>: 7.44ns
ST_3: src_read [1/1] 0.00ns
:0  %src_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src)

ST_3: stg_18 [1/1] 7.44ns
:10  call void @_ssdm_op_Write.m_axi.i32P(i32* %dest_addr, i32 %src_read, i4 -1)


 <State 4>: 7.44ns
ST_4: dest_addr_resp [5/5] 7.44ns
:11  %dest_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dest_addr)


 <State 5>: 7.44ns
ST_5: dest_addr_resp [4/5] 7.44ns
:11  %dest_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dest_addr)


 <State 6>: 7.44ns
ST_6: dest_addr_resp [3/5] 7.44ns
:11  %dest_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dest_addr)


 <State 7>: 7.44ns
ST_7: dest_addr_resp [2/5] 7.44ns
:11  %dest_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dest_addr)


 <State 8>: 7.44ns
ST_8: stg_23 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %dest, [6 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: dest_addr_resp [1/5] 7.44ns
:11  %dest_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dest_addr)

ST_8: stg_25 [1/1] 0.00ns
:12  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dest]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x26da780; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x26da6f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x26dadb0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x26da930; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_read       (read         ) [ 000000000]
data1_read     (read         ) [ 000000000]
tmp_cast_cast  (zext         ) [ 000000000]
sext_cast      (zext         ) [ 000000000]
sum            (add          ) [ 000000000]
sum_cast       (zext         ) [ 000000000]
dest_addr      (getelementptr) [ 001111111]
dest_addr_req  (writereq     ) [ 000000000]
src_read       (read         ) [ 000000000]
stg_18         (write        ) [ 000000000]
stg_23         (specinterface) [ 000000000]
dest_addr_resp (writeresp    ) [ 000000000]
stg_25         (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dest">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="tmp_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="data1_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="30" slack="0"/>
<pin id="40" dir="0" index="1" bw="30" slack="0"/>
<pin id="41" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_writeresp_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="1"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="57" dir="0" index="4" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="dest_addr_req/2 stg_18/3 dest_addr_resp/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="src_read_read_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_read/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_cast_cast_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_cast_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="30" slack="0"/>
<pin id="68" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sum_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="30" slack="0"/>
<pin id="73" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sum_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="33" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="dest_addr_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dest_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1005" name="dest_addr_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dest_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="59"><net_src comp="51" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="44" pin=4"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="65"><net_src comp="32" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="38" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="62" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="66" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="70" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="76" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="80" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="44" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dest | {3 }
  - Chain level:
	State 1
		sum : 1
		sum_cast : 2
		dest_addr : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |       sum_fu_70       |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |  tmp_read_read_fu_32  |    0    |    0    |
|   read   | data1_read_read_fu_38 |    0    |    0    |
|          |  src_read_read_fu_51  |    0    |    0    |
|----------|-----------------------|---------|---------|
| writeresp|  grp_writeresp_fu_44  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  tmp_cast_cast_fu_62  |    0    |    0    |
|   zext   |    sext_cast_fu_66    |    0    |    0    |
|          |     sum_cast_fu_76    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    32   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|dest_addr_reg_86|   32   |
+----------------+--------+
|      Total     |   32   |
+----------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_44 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_44 |  p2  |   2  |  32  |   64   ||    32   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   67   ||  3.142  ||    32   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   32   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   32   |   64   |
+-----------+--------+--------+--------+
