module module_0 (
    input id_1,
    input [id_1 : id_1] id_2,
    output id_3,
    input logic [1 : id_3] id_4,
    output [id_1  |  id_3 : id_1] id_5
);
  assign id_4[id_3] = id_1 ? id_4 : id_3;
endmodule
