{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764075125318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764075125318 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fec_saylinx_board_top EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"fec_saylinx_board_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764075125321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764075125370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764075125370 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764075125447 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764075125450 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764075125481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764075125481 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764075125481 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764075125481 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764075125483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764075125483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764075125483 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764075125483 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764075125483 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764075125486 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fec_saylinx_board_top.sdc " "Synopsys Design Constraints File file not found: 'fec_saylinx_board_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764075125880 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764075125880 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764075125883 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1764075125884 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764075125884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764075125921 ""}  } { { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764075125921 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764075126078 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764075126079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764075126079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764075126080 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764075126082 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764075126083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764075126083 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764075126083 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764075126100 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1764075126101 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764075126101 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764075126132 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1764075126135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764075126428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764075126529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764075126538 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764075127126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764075127126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764075127324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764075127644 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764075127644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1764075127876 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764075127876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764075127878 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764075127952 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764075127958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764075128090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764075128090 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764075128237 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764075128545 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "39 Cyclone IV E " "39 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[16\] 3.3-V LVTTL T14 " "Pin GPIO_0_input_pullup\[16\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[16] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[16\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[0\] 3.3-V LVTTL B1 " "Pin GPIO_1_input_pullup\[0\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[0] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[0\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[1\] 3.3-V LVTTL B3 " "Pin GPIO_1_input_pullup\[1\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[1] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[1\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[2\] 3.3-V LVTTL B4 " "Pin GPIO_1_input_pullup\[2\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[2] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[2\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[3\] 3.3-V LVTTL B5 " "Pin GPIO_1_input_pullup\[3\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[3] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[3\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[4\] 3.3-V LVTTL B6 " "Pin GPIO_1_input_pullup\[4\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[4] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[4\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[5\] 3.3-V LVTTL B7 " "Pin GPIO_1_input_pullup\[5\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[5] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[5\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[6\] 3.3-V LVTTL B8 " "Pin GPIO_1_input_pullup\[6\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[6] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[6\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[7\] 3.3-V LVTTL B9 " "Pin GPIO_1_input_pullup\[7\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[7] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[7\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[8\] 3.3-V LVTTL B10 " "Pin GPIO_1_input_pullup\[8\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[8] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[8\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[9\] 3.3-V LVTTL B11 " "Pin GPIO_1_input_pullup\[9\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[9] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[9\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[10\] 3.3-V LVTTL B12 " "Pin GPIO_1_input_pullup\[10\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[10] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[10\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[11\] 3.3-V LVTTL B13 " "Pin GPIO_1_input_pullup\[11\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[11] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[11\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[12\] 3.3-V LVTTL D5 " "Pin GPIO_1_input_pullup\[12\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[12] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[12\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[13\] 3.3-V LVTTL C6 " "Pin GPIO_1_input_pullup\[13\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[13] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[13\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[14\] 3.3-V LVTTL F8 " "Pin GPIO_1_input_pullup\[14\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[14] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[14\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[15\] 3.3-V LVTTL D8 " "Pin GPIO_1_input_pullup\[15\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[15] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[15\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_input_pullup\[16\] 3.3-V LVTTL E9 " "Pin GPIO_1_input_pullup\[16\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_1_input_pullup[16] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_input_pullup\[16\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL E1 " "Pin CLK uses I/O standard 3.3-V LVTTL at E1" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { CLK } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_N 3.3-V LVTTL N13 " "Pin RST_N uses I/O standard 3.3-V LVTTL at N13" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { RST_N } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RST_N" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[8\] 3.3-V LVTTL T6 " "Pin GPIO_0_input_pullup\[8\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[8] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[8\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[9\] 3.3-V LVTTL T7 " "Pin GPIO_0_input_pullup\[9\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[9] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[9\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[10\] 3.3-V LVTTL T8 " "Pin GPIO_0_input_pullup\[10\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[10] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[10\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[11\] 3.3-V LVTTL T9 " "Pin GPIO_0_input_pullup\[11\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[11] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[11\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[12\] 3.3-V LVTTL T10 " "Pin GPIO_0_input_pullup\[12\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[12] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[12\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[4\] 3.3-V LVTTL T2 " "Pin GPIO_0_input_pullup\[4\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[4] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[4\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[13\] 3.3-V LVTTL T11 " "Pin GPIO_0_input_pullup\[13\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[13] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[13\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[5\] 3.3-V LVTTL T3 " "Pin GPIO_0_input_pullup\[5\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[5] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[5\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[14\] 3.3-V LVTTL T12 " "Pin GPIO_0_input_pullup\[14\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[14] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[14\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[6\] 3.3-V LVTTL T4 " "Pin GPIO_0_input_pullup\[6\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[6] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[6\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[15\] 3.3-V LVTTL T13 " "Pin GPIO_0_input_pullup\[15\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[15] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[15\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[7\] 3.3-V LVTTL T5 " "Pin GPIO_0_input_pullup\[7\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[7] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[7\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[0\] 3.3-V LVTTL P1 " "Pin GPIO_0_input_pullup\[0\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[0] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[0\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[1\] 3.3-V LVTTL R1 " "Pin GPIO_0_input_pullup\[1\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[1] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[1\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[2\] 3.3-V LVTTL K9 " "Pin GPIO_0_input_pullup\[2\] uses I/O standard 3.3-V LVTTL at K9" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[2] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[2\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_input_pullup\[3\] 3.3-V LVTTL L10 " "Pin GPIO_0_input_pullup\[3\] uses I/O standard 3.3-V LVTTL at L10" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { GPIO_0_input_pullup[3] } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_input_pullup\[3\]" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY2_N 3.3-V LVTTL M15 " "Pin KEY2_N uses I/O standard 3.3-V LVTTL at M15" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { KEY2_N } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY2_N" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY3_N 3.3-V LVTTL M16 " "Pin KEY3_N uses I/O standard 3.3-V LVTTL at M16" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { KEY3_N } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY3_N" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY4_N 3.3-V LVTTL E16 " "Pin KEY4_N uses I/O standard 3.3-V LVTTL at E16" {  } { { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/pin_planner.ppl" { KEY4_N } } } { "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/ra/_work/ra/ProgrammFiles/intel_qartus/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY4_N" } } } } { "fec_saylinx_board_top.v" "" { Text "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/fec_saylinx_board_top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1764075128755 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1764075128755 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/output_files/fec_saylinx_board_top.fit.smsg " "Generated suppressed messages file /media/ra/_work/ra/ITMO/COURSE_3/FUCSCHEM/lab3/output_files/fec_saylinx_board_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764075128794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1599 " "Peak virtual memory: 1599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764075128982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 15:52:08 2025 " "Processing ended: Tue Nov 25 15:52:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764075128982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764075128982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764075128982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764075128982 ""}
