<stg><name>init_block_AB_proc_Pipeline_init_block_AB</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_01, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_12, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_23, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_34, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_05, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_16, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_27, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_38, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %zext_ln77_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %zext_ln74_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln74

]]></Node>
<StgValue><ssdm name="zext_ln74_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.cond21.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.cond21.i.i.i:0 %k_24 = load i7 %k

]]></Node>
<StgValue><ssdm name="k_24"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond21.i.i.i:1 %icmp_ln71 = icmp_eq  i7 %k_24, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond21.i.i.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond21.i.i.i:3 %add_ln71 = add i7 %k_24, i7 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond21.i.i.i:4 %br_ln71 = br i1 %icmp_ln71, void %for.inc45.i.i.i, void %init_block_AB_proc.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="7">
<![CDATA[
for.inc45.i.i.i:0 %zext_ln74_1 = zext i7 %k_24

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i.i.i:1 %add_ln74 = add i8 %zext_ln74_read, i8 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:2 %zext_ln74_2 = zext i8 %add_ln74

]]></Node>
<StgValue><ssdm name="zext_ln74_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i.i.i:3 %A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln74_2

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i.i.i:4 %A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln74_2

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i.i.i:5 %A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln74_2

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i.i.i:6 %A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln74_2

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i.i.i:7 %add_ln77 = add i8 %zext_ln77_read, i8 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:8 %zext_ln77_1 = zext i8 %add_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i.i.i:9 %B_0_addr = getelementptr i32 %B_0, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="B_0_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i.i.i:10 %B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="B_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i.i.i:11 %B_2_addr = getelementptr i32 %B_2, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="B_2_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i.i.i:12 %B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="B_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:15 %A_0_load = load i8 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:18 %A_1_load = load i8 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:21 %A_2_load = load i8 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:24 %A_3_load = load i8 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:27 %B_0_load = load i8 %B_0_addr

]]></Node>
<StgValue><ssdm name="B_0_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:30 %B_1_load = load i8 %B_1_addr

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:33 %B_2_load = load i8 %B_2_addr

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:36 %B_3_load = load i8 %B_3_addr

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i.i.i:39 %store_ln71 = store i7 %add_ln71, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
init_block_AB_proc.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45.i.i.i:13 %specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45.i.i.i:14 %specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln73"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:15 %A_0_load = load i8 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
for.inc45.i.i.i:16 %bitcast_ln174 = bitcast i32 %A_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln174"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc45.i.i.i:17 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_A_loader_01, i32 %bitcast_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:18 %A_1_load = load i8 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc45.i.i.i:19 %bitcast_ln174_51 = bitcast i32 %A_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln174_51"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc45.i.i.i:20 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_A_loader_12, i32 %bitcast_ln174_51

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:21 %A_2_load = load i8 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc45.i.i.i:22 %bitcast_ln174_52 = bitcast i32 %A_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln174_52"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc45.i.i.i:23 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_A_loader_23, i32 %bitcast_ln174_52

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:24 %A_3_load = load i8 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
for.inc45.i.i.i:25 %bitcast_ln174_53 = bitcast i32 %A_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln174_53"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc45.i.i.i:26 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_A_loader_34, i32 %bitcast_ln174_53

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:27 %B_0_load = load i8 %B_0_addr

]]></Node>
<StgValue><ssdm name="B_0_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc45.i.i.i:28 %bitcast_ln174_54 = bitcast i32 %B_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln174_54"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc45.i.i.i:29 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_B_loader_05, i32 %bitcast_ln174_54

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:30 %B_1_load = load i8 %B_1_addr

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
for.inc45.i.i.i:31 %bitcast_ln174_55 = bitcast i32 %B_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln174_55"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc45.i.i.i:32 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_B_loader_16, i32 %bitcast_ln174_55

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:33 %B_2_load = load i8 %B_2_addr

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
for.inc45.i.i.i:34 %bitcast_ln174_56 = bitcast i32 %B_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln174_56"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc45.i.i.i:35 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_B_loader_27, i32 %bitcast_ln174_56

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
for.inc45.i.i.i:36 %B_3_load = load i8 %B_3_addr

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
for.inc45.i.i.i:37 %bitcast_ln174_57 = bitcast i32 %B_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln174_57"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc45.i.i.i:38 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_B_loader_38, i32 %bitcast_ln174_57

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
for.inc45.i.i.i:40 %br_ln71 = br void %for.cond21.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
