Sample 1:	 pop  
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Addr * prev_regA,	Type=Linear
	 Term 3: 
		Prev_regA,	Type=Linear
	 Term 4: 
		Addr * prev_Addr,	Type=Linear
	 Term 5: 
		Prev_Addr,	Type=Linear


Sample 2:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 3:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 4:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 5:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 6:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 7:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 8:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 9:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 10:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 11:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 12:	 bx r14
 


Sample 13:	 bx r14
 


Sample 14:	 bx r14
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 15:	 lsls r0,r4,#0x0
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Reg A,	Type=Full
	 Term 9: 
		Reg B,	Type=Full
	 Term 10: 
		Result,	Type=Full
	 Term 11: 
		Reg A HD,	Type=Linear
	 Term 12: 
		Previous Reg A,	Type=Linear
	 Term 13: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 16:	 bl
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full


Sample 17:	 bl
 


Sample 18:	 bl
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 19:	 bl 0x080001E1
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear


Sample 20:	 bl 0x080001E1
 


Sample 21:	 bl 0x080001E1
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 22:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 23:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Addr,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Addr * prev_Addr,	Type=Linear
	 Term 15: 
		Prev_Addr,	Type=Linear


Sample 24:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 25:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 26:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 27:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 28:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 29:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 30:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 31:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 32:	 ldr r2,[PC+#0x1E4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Target reg,	Type=Linear
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 33:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full


Sample 34:	 movs r4,#0x0F
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Readbus HD,	Type=Linear
	 Term 11: 
		Previous Readbus value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 35:	 ldr r5,[PC+#0x1DC]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Target reg,	Type=Linear
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 36:	 ldr r1,[PC+#0x1D4]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Target reg,	Type=Linear
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Port A HW,	Type=Linear
	 Term 12: 
		Port B HW,	Type=Linear
	 Term 13: 
		Port A HD,	Type=Linear
	 Term 14: 
		Port B HD,	Type=Linear


Sample 37:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 38:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 39:	 movs r7,#0x00
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 40:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 41:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 42:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 43:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 44:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 45:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 46:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 47:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 48:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 49:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 50:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 51:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 52:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 53:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 54:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 55:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 56:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 57:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 58:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 59:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 60:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 61:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 62:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 63:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 64:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 65:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 66:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 67:	 bge 0x080001B3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 68:	 bge 0x080001B3
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 69:	 bge 0x080001B3
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 70:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 71:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 72:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 73:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 74:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 75:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 76:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 77:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 78:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 79:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 80:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 81:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 82:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 83:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 84:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 85:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 86:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 87:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 88:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 89:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 90:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 91:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 92:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 93:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 94:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 95:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 96:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 97:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 98:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 99:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 100:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 101:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 102:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 103:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 104:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 105:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 106:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 107:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 108:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 109:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 110:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 111:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 112:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 113:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 114:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 115:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 116:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 117:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 118:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 119:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 120:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 121:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 122:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 123:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 124:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 125:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 126:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 127:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 128:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 129:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 130:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 131:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 132:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 133:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 134:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 135:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 136:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 137:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 138:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 139:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 140:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 141:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 142:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 143:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 144:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 145:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 146:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 147:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 148:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 149:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 150:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 151:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 152:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 153:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 154:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 155:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 156:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 157:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 158:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 159:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 160:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 161:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 162:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 163:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 164:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 165:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 166:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 167:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 168:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 169:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 170:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 171:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 172:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 173:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 174:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 175:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 176:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 177:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 178:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 179:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 180:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 181:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 182:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 183:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 184:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 185:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 186:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 187:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 188:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 189:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 190:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 191:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 192:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 193:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 194:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 195:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 196:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 197:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 198:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 199:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 200:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 201:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 202:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 203:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 204:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 205:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 206:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 207:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 208:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 209:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 210:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 211:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 212:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 213:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 214:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 215:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 216:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 217:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 218:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 219:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 220:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 221:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 222:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 223:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 224:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 225:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 226:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 227:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 228:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 229:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 230:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 231:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 232:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 233:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 234:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 235:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 236:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 237:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 238:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 239:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 240:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 241:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 242:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 243:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 244:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 245:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 246:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 247:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 248:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 249:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 250:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 251:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 252:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 253:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 254:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 255:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 256:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 257:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 258:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 259:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 260:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 261:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 262:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 263:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 264:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 265:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 266:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 267:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 268:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 269:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 270:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 271:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 272:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 273:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 274:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 275:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 276:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 277:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 278:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 279:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 280:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 281:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 282:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 283:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 284:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 285:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 286:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 287:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 288:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 289:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 290:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 291:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 292:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 293:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 294:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 295:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 296:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 297:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 298:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 299:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 300:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 301:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 302:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 303:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 304:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 305:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 306:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 307:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 308:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 309:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 310:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 311:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 312:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 313:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 314:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 315:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 316:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 317:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 318:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 319:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 320:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 321:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 322:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 323:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 324:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 325:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 326:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 327:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 328:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 329:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 330:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 331:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 332:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 333:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 334:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 335:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 336:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 337:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 338:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 339:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 340:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 341:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 342:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 343:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 344:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 345:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 346:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 347:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 348:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 349:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 350:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 351:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 352:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 353:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 354:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 355:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 356:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 357:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 358:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 359:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 360:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 361:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 362:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 363:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 364:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 365:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 366:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 367:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 368:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 369:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 370:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 371:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 372:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 373:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 374:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 375:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 376:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 377:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 378:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 379:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 380:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 381:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 382:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 383:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 384:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 385:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 386:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 387:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 388:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 389:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 390:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 391:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 392:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 393:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 394:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 395:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 396:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 397:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 398:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 399:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 400:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 401:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 402:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 403:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 404:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 405:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 406:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 407:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 408:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 409:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 410:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 411:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 412:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 413:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 414:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 415:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 416:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 417:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 418:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 419:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 420:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 421:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 422:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 423:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 424:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 425:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 426:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 427:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 428:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 429:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 430:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 431:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 432:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 433:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 434:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 435:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 436:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 437:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 438:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 439:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 440:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 441:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 442:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 443:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 444:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 445:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 446:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 447:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 448:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 449:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 450:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 451:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 452:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 453:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 454:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 455:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 456:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 457:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 458:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 459:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 460:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 461:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 462:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 463:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 464:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 465:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 466:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 467:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 468:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 469:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 470:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 471:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 472:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 473:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 474:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 475:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 476:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 477:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 478:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 479:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 480:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 481:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 482:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 483:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 484:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 485:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 486:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 487:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 488:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 489:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 490:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 491:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 492:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 493:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 494:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 495:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 496:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 497:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 498:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 499:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 500:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 501:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 502:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 503:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 504:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 505:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 506:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 507:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 508:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 509:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 510:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 511:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 512:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 513:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 514:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 515:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 516:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 517:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 518:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 519:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 520:	 ldrb r6,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 521:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 522:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 523:	 ands r7,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 524:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 525:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 526:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 527:	 ldrb r3,[r5,r6]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 528:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 529:	 movs r7,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 530:	 ands r7,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 531:	 ldrb r7,[r2,r7]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 532:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 533:	 eors r7,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 534:	 lsrs r6,r4,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 535:	 subs r6,r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 536:	 adds r6,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 537:	 movs r3,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 538:	 ands r3,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 539:	 ldrb r6,[r2,r3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 540:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 541:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 542:	 strb r4,[r0,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 543:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 544:	 strb r7,[r0,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 545:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 546:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 547:	 bge 0x080001BF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 548:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 549:	 bge 0x080001BF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 550:	 pop  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear


Sample 551:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 552:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 553:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 554:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 555:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 556:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 557:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 558:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 559:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 560:	 pop  
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Addr * prev_Addr,	Type=Linear
	 Term 12: 
		Prev_Addr,	Type=Linear


Sample 561:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 562:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 563:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 564:	 lsls r0,r4,#0x0
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 565:	 bl
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full


Sample 566:	 bl
 


Sample 567:	 bl
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 568:	 bl 0x0800021F
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear


Sample 569:	 bl 0x0800021F
 


Sample 570:	 bl 0x0800021F
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 571:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 572:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Addr,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Addr * prev_Addr,	Type=Linear
	 Term 15: 
		Prev_Addr,	Type=Linear


Sample 573:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 574:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 575:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 576:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 577:	 ldr r2,[PC+#0x1A8]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Target reg,	Type=Linear
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 578:	 ldr r3,[r2,#0x0]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full
	 Term 11: 
		Addr,	Type=Full
	 Term 12: 
		Target reg,	Type=Linear
	 Term 13: 
		Addr * prev_regA,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 579:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 580:	 movs r1,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 581:	 movs r5,#0x08
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 582:	 movs r6,#0x10
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 583:	 movs r7,#0x18
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 584:	 ldr r4,[r0,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 585:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 586:	 movs r1,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 587:	 str r1,[r0,#0x0]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Value,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Value * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 588:	 STR delay
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full


Sample 589:	 ldr r1,[r0,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Target reg,	Type=Linear
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 590:	 str r4,[r0,#0x0]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full
	 Term 11: 
		Addr,	Type=Full
	 Term 12: 
		Value,	Type=Full
	 Term 13: 
		Addr * prev_regA,	Type=Linear
	 Term 14: 
		Prev_regA,	Type=Linear
	 Term 15: 
		Value * prev_regB,	Type=Linear
	 Term 16: 
		Prev_regB,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 591:	 STR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full


Sample 592:	 ldr r3,[r2,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Target reg,	Type=Linear
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 593:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full


Sample 594:	 movs r4,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Readbus HD,	Type=Linear
	 Term 11: 
		Previous Readbus value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 595:	 ldr r4,[r0,#0x4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Target reg,	Type=Linear
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 596:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 597:	 movs r1,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 598:	 rors r1,r5
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 599:	 str r1,[r0,#0x4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Value,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Value * prev_regB,	Type=Linear
	 Term 14: 
		Prev_regB,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 600:	 rors r4,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 601:	 ldr r1,[r0,#0x4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Target reg,	Type=Linear
	 Term 14: 
		Addr * prev_regA,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 602:	 str r4,[r0,#0x4]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Value,	Type=Full
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Prev_regA,	Type=Linear
	 Term 12: 
		Value * prev_regB,	Type=Linear
	 Term 13: 
		Prev_regB,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 603:	 STR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full


Sample 604:	 ldr r3,[r2,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Target reg,	Type=Linear
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 605:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full


Sample 606:	 movs r4,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Readbus HD,	Type=Linear
	 Term 11: 
		Previous Readbus value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 607:	 ldr r4,[r0,#0x8]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Target reg,	Type=Linear
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 608:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 609:	 movs r1,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 610:	 rors r1,r6
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 611:	 str r1,[r0,#0x8]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Value,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Value * prev_regB,	Type=Linear
	 Term 14: 
		Prev_regB,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 612:	 rors r4,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 613:	 ldr r1,[r0,#0x8]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Target reg,	Type=Linear
	 Term 14: 
		Addr * prev_regA,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 614:	 str r4,[r0,#0x8]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Value,	Type=Full
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Prev_regA,	Type=Linear
	 Term 12: 
		Value * prev_regB,	Type=Linear
	 Term 13: 
		Prev_regB,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 615:	 STR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full


Sample 616:	 ldr r3,[r2,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Target reg,	Type=Linear
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 617:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full


Sample 618:	 movs r4,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Readbus HD,	Type=Linear
	 Term 11: 
		Previous Readbus value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 619:	 ldr r4,[r0,#0xC]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Target reg,	Type=Linear
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 620:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 621:	 movs r1,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 622:	 rors r1,r7
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 623:	 str r1,[r0,#0xC]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Value,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Value * prev_regB,	Type=Linear
	 Term 14: 
		Prev_regB,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 624:	 rors r4,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 625:	 ldr r1,[r0,#0xC]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Target reg,	Type=Linear
	 Term 14: 
		Addr * prev_regA,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 626:	 str r4,[r0,#0xC]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Value,	Type=Full
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Prev_regA,	Type=Linear
	 Term 12: 
		Value * prev_regB,	Type=Linear
	 Term 13: 
		Prev_regB,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 627:	 movs r1,#0x00
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 628:	 movs r4,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 629:	 pop  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Prev_regA,	Type=Linear
	 Term 12: 
		Addr * prev_Addr,	Type=Linear
	 Term 13: 
		Prev_Addr,	Type=Linear


Sample 630:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 631:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 632:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 633:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 634:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 635:	 pop  
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Addr * prev_Addr,	Type=Linear
	 Term 12: 
		Prev_Addr,	Type=Linear


Sample 636:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 637:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 638:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 639:	 adds r3,r6,#0x1
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Previous CPSR,	Type=Linear
	 Term 9: 
		Target register HD,	Type=Linear
	 Term 10: 
		Target register prev,	Type=Linear
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 640:	 str r3,[SP,#0x4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Value,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Value * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 641:	 str r3,[SP,#0x4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full


Sample 642:	 cmp r6,#0x09
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 643:	 beq 0x0800024F
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Write bus HD,	Type=Linear
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Data bus,	Type=Full
	 Term 12: 
		Previous Write bus,	Type=Full
	 Term 13: 
		Reg A,	Type=Full
	 Term 14: 
		Reg B,	Type=Full
	 Term 15: 
		Result,	Type=Full


Sample 644:	 beq 0x0800024F
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 645:	 beq 0x0800024F
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 646:	 lsls r1,r5,#0x0
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 647:	 lsls r0,r4,#0x0
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 648:	 bl
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full


Sample 649:	 bl
 


Sample 650:	 bl
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 651:	 bl 0x08000277
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear


Sample 652:	 bl 0x08000277
 


Sample 653:	 bl 0x08000277
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 654:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 655:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Addr,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Addr * prev_Addr,	Type=Linear
	 Term 15: 
		Prev_Addr,	Type=Linear


Sample 656:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 657:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 658:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 659:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 660:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 661:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 662:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 663:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 664:	 movs r3,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 665:	 movs r4,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 666:	 movs r5,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 667:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 668:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 669:	 mov r2,r8
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 670:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear


Sample 671:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 672:	 mov r2,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Previous Reg B,	Type=Linear
	 Term 16: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 673:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Write bus HD,	Type=Linear
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Addr * prev_Addr,	Type=Linear
	 Term 14: 
		Prev_Addr,	Type=Linear


Sample 674:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 675:	 mov r2,r10
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Previous Reg B,	Type=Linear
	 Term 16: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 676:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Write bus HD,	Type=Linear
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Addr * prev_Addr,	Type=Linear
	 Term 14: 
		Prev_Addr,	Type=Linear


Sample 677:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 678:	 mov r9,r0
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Previous Reg B,	Type=Linear
	 Term 16: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 679:	 mov r8,r1
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Write bus HD,	Type=Linear
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Previous Reg B,	Type=Linear
	 Term 15: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 680:	 ldr r7,[PC+#0x138]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Target reg,	Type=Linear
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 681:	 ldr r5,[PC+#0x130]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Target reg,	Type=Linear
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Port A HW,	Type=Linear
	 Term 12: 
		Port B HW,	Type=Linear
	 Term 13: 
		Port A HD,	Type=Linear
	 Term 14: 
		Port B HD,	Type=Linear


Sample 682:	 ldr r2,[PC+#0x138]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 683:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 684:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 685:	 movs r3,#0x00
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 686:	 ldrb r1,[r5,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 687:	 ldrb r4,[r2,r1]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Base Addr,	Type=Full
	 Term 9: 
		Offset,	Type=Full
	 Term 10: 
		Addr * Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA HD,	Type=Linear
	 Term 12: 
		Offset * prev_regB HD,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 688:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 689:	 eors r6,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 690:	 eors r3,r1
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 691:	 lsls r6,r6,#0x8
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 692:	 lsls r3,r3,#0x8
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 693:	 ldrb r1,[r5,#0x1]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 694:	 ldrb r4,[r2,r1]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Base Addr,	Type=Full
	 Term 9: 
		Offset,	Type=Full
	 Term 10: 
		Addr * Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA HD,	Type=Linear
	 Term 12: 
		Offset * prev_regB HD,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 695:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 696:	 eors r6,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 697:	 eors r3,r1
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 698:	 lsls r6,r6,#0x8
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 699:	 lsls r3,r3,#0x8
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 700:	 ldrb r1,[r5,#0x2]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 701:	 ldrb r4,[r2,r1]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Base Addr,	Type=Full
	 Term 9: 
		Offset,	Type=Full
	 Term 10: 
		Addr * Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA HD,	Type=Linear
	 Term 12: 
		Offset * prev_regB HD,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 702:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 703:	 eors r6,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 704:	 eors r3,r1
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 705:	 lsls r6,r6,#0x8
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 706:	 lsls r3,r3,#0x8
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 707:	 ldrb r1,[r5,#0x3]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 708:	 ldrb r4,[r2,r1]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Base Addr,	Type=Full
	 Term 9: 
		Offset,	Type=Full
	 Term 10: 
		Addr * Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA HD,	Type=Linear
	 Term 12: 
		Offset * prev_regB HD,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 709:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 710:	 eors r6,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 711:	 eors r3,r1
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 712:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 713:	 mov r10,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 714:	 mov r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg B HD,	Type=Linear
	 Term 11: 
		Previous Reg B,	Type=Linear
	 Term 12: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 715:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg B HD,	Type=Linear
	 Term 11: 
		Previous Reg B,	Type=Linear
	 Term 12: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 716:	 lsls r1,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 717:	 ldr r1,[r4,r1]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 718:	 ldr r5,[r7,#0x0]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Target reg,	Type=Linear
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Port A HW,	Type=Linear
	 Term 12: 
		Port B HW,	Type=Linear
	 Term 13: 
		Port A HD,	Type=Linear
	 Term 14: 
		Port B HD,	Type=Linear


Sample 719:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 720:	 eors r1,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 721:	 adds r0,#0x01
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 722:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 723:	 ands r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 724:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 725:	 lsls r5,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 726:	 ldr r5,[r4,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 727:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 728:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 729:	 lsrs r4,r1,#0x7
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 730:	 ldr r2,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 731:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 732:	 ands r4,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 733:	 ldr r2,[r7,#0x8]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Target reg,	Type=Linear
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 734:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 735:	 muls r4,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 736:	 lsls r1,r1,#0x1
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 737:	 ldr r2,[r7,#0x4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 738:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 739:	 ands r1,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 740:	 eors r1,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 741:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 742:	 adds r0,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 743:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 744:	 ands r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 745:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 746:	 ldr r5,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Target reg,	Type=Linear
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 747:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 748:	 lsls r5,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 749:	 ldr r5,[r4,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 750:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 751:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 752:	 adds r0,#0x01
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 753:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 754:	 ands r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 755:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 756:	 ldr r5,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Target reg,	Type=Linear
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 757:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 758:	 lsls r5,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 759:	 ldr r5,[r4,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 760:	 ldr r2,[r7,#0x0]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Target reg,	Type=Linear
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Port A HW,	Type=Linear
	 Term 12: 
		Port B HW,	Type=Linear
	 Term 13: 
		Port A HD,	Type=Linear
	 Term 14: 
		Port B HD,	Type=Linear


Sample 761:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 762:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 763:	 mov r5,r10
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Previous Reg B,	Type=Linear
	 Term 15: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 764:	 lsls r5,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 765:	 eors r1,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 766:	 mov r0,r8
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 767:	 str r3,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Offset,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Offset * prev_regB,	Type=Linear
	 Term 12: 
		Prev_regB,	Type=Linear


Sample 768:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 769:	 str r1,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 770:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 771:	 ldr r2,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Target reg,	Type=Linear
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 772:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full


Sample 773:	 mov r4,r10
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Readbus HD,	Type=Linear
	 Term 11: 
		Previous Readbus value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg B HD,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 774:	 subs r4,#0x01
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Reg A,	Type=Full
	 Term 9: 
		Reg B,	Type=Full
	 Term 10: 
		Result,	Type=Full
	 Term 11: 
		Reg A HD,	Type=Linear
	 Term 12: 
		Previous Reg A,	Type=Linear
	 Term 13: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 14: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 775:	 bge 0x08000211
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Data bus,	Type=Full
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full


Sample 776:	 bge 0x08000211
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 777:	 bge 0x08000211
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 778:	 mov r10,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg B HD,	Type=Linear
	 Term 11: 
		Previous Reg B,	Type=Linear
	 Term 12: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 779:	 mov r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg B HD,	Type=Linear
	 Term 11: 
		Previous Reg B,	Type=Linear
	 Term 12: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 780:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg B HD,	Type=Linear
	 Term 11: 
		Previous Reg B,	Type=Linear
	 Term 12: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 781:	 lsls r1,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 782:	 ldr r1,[r4,r1]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 783:	 ldr r5,[r7,#0x0]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Target reg,	Type=Linear
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Port A HW,	Type=Linear
	 Term 12: 
		Port B HW,	Type=Linear
	 Term 13: 
		Port A HD,	Type=Linear
	 Term 14: 
		Port B HD,	Type=Linear


Sample 784:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 785:	 eors r1,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 786:	 adds r0,#0x01
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 787:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 788:	 ands r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 789:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 790:	 lsls r5,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 791:	 ldr r5,[r4,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 792:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 793:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 794:	 lsrs r4,r1,#0x7
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 795:	 ldr r2,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 796:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 797:	 ands r4,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 798:	 ldr r2,[r7,#0x8]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Target reg,	Type=Linear
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 799:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 800:	 muls r4,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 801:	 lsls r1,r1,#0x1
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 802:	 ldr r2,[r7,#0x4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 803:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 804:	 ands r1,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 805:	 eors r1,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 806:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 807:	 adds r0,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 808:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 809:	 ands r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 810:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 811:	 ldr r5,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Target reg,	Type=Linear
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 812:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 813:	 lsls r5,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 814:	 ldr r5,[r4,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 815:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 816:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 817:	 adds r0,#0x01
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 818:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 819:	 ands r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 820:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 821:	 ldr r5,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Target reg,	Type=Linear
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 822:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 823:	 lsls r5,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 824:	 ldr r5,[r4,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 825:	 ldr r2,[r7,#0x0]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Target reg,	Type=Linear
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Port A HW,	Type=Linear
	 Term 12: 
		Port B HW,	Type=Linear
	 Term 13: 
		Port A HD,	Type=Linear
	 Term 14: 
		Port B HD,	Type=Linear


Sample 826:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 827:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 828:	 mov r5,r10
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Previous Reg B,	Type=Linear
	 Term 15: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 829:	 lsls r5,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 830:	 eors r1,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 831:	 mov r0,r8
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 832:	 str r3,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Offset,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Offset * prev_regB,	Type=Linear
	 Term 12: 
		Prev_regB,	Type=Linear


Sample 833:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 834:	 str r1,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 835:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 836:	 ldr r2,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Target reg,	Type=Linear
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 837:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full


Sample 838:	 mov r4,r10
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Readbus HD,	Type=Linear
	 Term 11: 
		Previous Readbus value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg B HD,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 839:	 subs r4,#0x01
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Reg A,	Type=Full
	 Term 9: 
		Reg B,	Type=Full
	 Term 10: 
		Result,	Type=Full
	 Term 11: 
		Reg A HD,	Type=Linear
	 Term 12: 
		Previous Reg A,	Type=Linear
	 Term 13: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 14: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 840:	 bge 0x08000267
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Data bus,	Type=Full
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full


Sample 841:	 bge 0x08000267
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 842:	 bge 0x08000267
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 843:	 mov r10,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg B HD,	Type=Linear
	 Term 11: 
		Previous Reg B,	Type=Linear
	 Term 12: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 844:	 mov r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg B HD,	Type=Linear
	 Term 11: 
		Previous Reg B,	Type=Linear
	 Term 12: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 845:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg B HD,	Type=Linear
	 Term 11: 
		Previous Reg B,	Type=Linear
	 Term 12: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 846:	 lsls r1,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 847:	 ldr r1,[r4,r1]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 848:	 ldr r5,[r7,#0x0]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Target reg,	Type=Linear
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Port A HW,	Type=Linear
	 Term 12: 
		Port B HW,	Type=Linear
	 Term 13: 
		Port A HD,	Type=Linear
	 Term 14: 
		Port B HD,	Type=Linear


Sample 849:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 850:	 eors r1,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 851:	 adds r0,#0x01
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 852:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 853:	 ands r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 854:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 855:	 lsls r5,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 856:	 ldr r5,[r4,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 857:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 858:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 859:	 lsrs r4,r1,#0x7
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 860:	 ldr r2,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 861:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 862:	 ands r4,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 863:	 ldr r2,[r7,#0x8]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Target reg,	Type=Linear
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 864:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 865:	 muls r4,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 866:	 lsls r1,r1,#0x1
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 867:	 ldr r2,[r7,#0x4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 868:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 869:	 ands r1,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 870:	 eors r1,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 871:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 872:	 adds r0,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 873:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 874:	 ands r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 875:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 876:	 ldr r5,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Target reg,	Type=Linear
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 877:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 878:	 lsls r5,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 879:	 ldr r5,[r4,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 880:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 881:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 882:	 adds r0,#0x01
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 883:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 884:	 ands r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 885:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 886:	 ldr r5,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Target reg,	Type=Linear
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 887:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 888:	 lsls r5,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 889:	 ldr r5,[r4,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 890:	 ldr r2,[r7,#0x0]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Target reg,	Type=Linear
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Port A HW,	Type=Linear
	 Term 12: 
		Port B HW,	Type=Linear
	 Term 13: 
		Port A HD,	Type=Linear
	 Term 14: 
		Port B HD,	Type=Linear


Sample 891:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 892:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 893:	 mov r5,r10
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Previous Reg B,	Type=Linear
	 Term 15: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 894:	 lsls r5,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 895:	 eors r1,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 896:	 mov r0,r8
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 897:	 str r3,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Offset,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Offset * prev_regB,	Type=Linear
	 Term 12: 
		Prev_regB,	Type=Linear


Sample 898:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 899:	 str r1,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 900:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 901:	 ldr r2,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Target reg,	Type=Linear
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 902:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full


Sample 903:	 mov r4,r10
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Readbus HD,	Type=Linear
	 Term 11: 
		Previous Readbus value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg B HD,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 904:	 subs r4,#0x01
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Reg A,	Type=Full
	 Term 9: 
		Reg B,	Type=Full
	 Term 10: 
		Result,	Type=Full
	 Term 11: 
		Reg A HD,	Type=Linear
	 Term 12: 
		Previous Reg A,	Type=Linear
	 Term 13: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 14: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 905:	 bge 0x08000267
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Data bus,	Type=Full
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full


Sample 906:	 bge 0x08000267
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 907:	 bge 0x08000267
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 908:	 mov r10,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg B HD,	Type=Linear
	 Term 11: 
		Previous Reg B,	Type=Linear
	 Term 12: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 909:	 mov r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg B HD,	Type=Linear
	 Term 11: 
		Previous Reg B,	Type=Linear
	 Term 12: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 910:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg B HD,	Type=Linear
	 Term 11: 
		Previous Reg B,	Type=Linear
	 Term 12: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 911:	 lsls r1,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 912:	 ldr r1,[r4,r1]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 913:	 ldr r5,[r7,#0x0]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Target reg,	Type=Linear
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Port A HW,	Type=Linear
	 Term 12: 
		Port B HW,	Type=Linear
	 Term 13: 
		Port A HD,	Type=Linear
	 Term 14: 
		Port B HD,	Type=Linear


Sample 914:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 915:	 eors r1,r3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 916:	 adds r0,#0x01
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 917:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 918:	 ands r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 919:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 920:	 lsls r5,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 921:	 ldr r5,[r4,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 922:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 923:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 924:	 lsrs r4,r1,#0x7
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 925:	 ldr r2,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 926:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 927:	 ands r4,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 928:	 ldr r2,[r7,#0x8]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Target reg,	Type=Linear
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 929:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 930:	 muls r4,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 931:	 lsls r1,r1,#0x1
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 932:	 ldr r2,[r7,#0x4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Target reg,	Type=Linear
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 933:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 934:	 ands r1,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 935:	 eors r1,r4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Result HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Previous Reg B,	Type=Linear
	 Term 18: 
		Previous Result,	Type=Linear
	 Term 19: 
		Reg A * Reg B,	Type=Full
	 Term 20: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 936:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 937:	 adds r0,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 938:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 939:	 ands r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 940:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 941:	 ldr r5,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Target reg,	Type=Linear
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 942:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 943:	 lsls r5,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 944:	 ldr r5,[r4,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 945:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 946:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 947:	 adds r0,#0x01
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 948:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 949:	 ands r0,r4
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 950:	 mov r4,r9
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 951:	 ldr r5,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Target reg,	Type=Linear
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 952:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 953:	 lsls r5,r0,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 954:	 ldr r5,[r4,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Base Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * Offset,	Type=Full
	 Term 13: 
		Addr * prev_regA HD,	Type=Linear
	 Term 14: 
		Offset * prev_regB HD,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 955:	 ldr r2,[r7,#0x0]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Target reg,	Type=Linear
	 Term 10: 
		Addr * prev_regA,	Type=Linear
	 Term 11: 
		Port A HW,	Type=Linear
	 Term 12: 
		Port B HW,	Type=Linear
	 Term 13: 
		Port A HD,	Type=Linear
	 Term 14: 
		Port B HD,	Type=Linear


Sample 956:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 957:	 eors r1,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 958:	 mov r5,r10
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Previous Reg B,	Type=Linear
	 Term 15: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 959:	 lsls r5,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 960:	 eors r1,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 961:	 mov r0,r8
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg B HD,	Type=Linear
	 Term 13: 
		Previous Reg B,	Type=Linear
	 Term 14: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 962:	 str r3,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Offset,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Offset * prev_regB,	Type=Linear
	 Term 12: 
		Prev_regB,	Type=Linear


Sample 963:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 964:	 str r1,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 965:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 966:	 ldr r2,[r7,#0x0]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Target reg,	Type=Linear
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 967:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full


Sample 968:	 mov r4,r10
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Readbus HD,	Type=Linear
	 Term 11: 
		Previous Readbus value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg B HD,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 969:	 subs r4,#0x01
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Reg A,	Type=Full
	 Term 9: 
		Reg B,	Type=Full
	 Term 10: 
		Result,	Type=Full
	 Term 11: 
		Reg A HD,	Type=Linear
	 Term 12: 
		Previous Reg A,	Type=Linear
	 Term 13: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 14: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 970:	 bge 0x08000267
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Data bus,	Type=Full
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full


Sample 971:	 bge 0x08000267
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 972:	 bge 0x08000267
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 973:	 pop  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear


Sample 974:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 975:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 976:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 977:	 mov r10,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Previous Reg B,	Type=Linear
	 Term 16: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 978:	 pop  
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Addr * prev_Addr,	Type=Linear
	 Term 12: 
		Prev_Addr,	Type=Linear


Sample 979:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 980:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 981:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 982:	 mov r9,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Previous Reg B,	Type=Linear
	 Term 16: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 983:	 pop  
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Addr * prev_Addr,	Type=Linear
	 Term 12: 
		Prev_Addr,	Type=Linear


Sample 984:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 985:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 986:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 987:	 mov r8,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg B HD,	Type=Linear
	 Term 15: 
		Previous Reg B,	Type=Linear
	 Term 16: 
		Reg B * Previous Reg B * Previous Reg A,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 988:	 pop  
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Addr * prev_Addr,	Type=Linear
	 Term 12: 
		Prev_Addr,	Type=Linear


Sample 989:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 990:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 991:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 992:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 993:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 994:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 995:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 996:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 997:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 998:	 pop  
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Addr * prev_Addr,	Type=Linear
	 Term 12: 
		Prev_Addr,	Type=Linear


Sample 999:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1000:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 1001:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 1002:	 adds r3,r6,#0x1
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Previous CPSR,	Type=Linear
	 Term 9: 
		Target register HD,	Type=Linear
	 Term 10: 
		Target register prev,	Type=Linear
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 1003:	 lsls r0,r3,#0x4
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 1004:	 adds r0,r7,r0
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Load Rd,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1005:	 add r1,SP,#0x08
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1006:	 bl
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full


Sample 1007:	 bl
 


Sample 1008:	 bl
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 1009:	 bl 0x080001A1
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear


Sample 1010:	 bl 0x080001A1
 


Sample 1011:	 bl 0x080001A1
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 1012:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1013:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Addr,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Addr * prev_Addr,	Type=Linear
	 Term 15: 
		Prev_Addr,	Type=Linear


Sample 1014:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1015:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1016:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1017:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1018:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1019:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1020:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1021:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 1022:	 ldr r3,[PC+#0x214]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Target reg,	Type=Linear
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 1023:	 ldrb r2,[r3,#0x0]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full
	 Term 11: 
		Addr,	Type=Full
	 Term 12: 
		Target reg,	Type=Linear
	 Term 13: 
		Addr * prev_regA,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1024:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 1025:	 movs r5,#0x0F
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1026:	 lsls r6,r5,#0x2
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 1027:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1028:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1029:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1030:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1031:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1032:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1033:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1034:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1035:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1036:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1037:	 bge 0x0800018D
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1038:	 bge 0x0800018D
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1039:	 bge 0x0800018D
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1040:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1041:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1042:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1043:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1044:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1045:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1046:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1047:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1048:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1049:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1050:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1051:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1052:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1053:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1054:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1055:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1056:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1057:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1058:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1059:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1060:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1061:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1062:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1063:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1064:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1065:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1066:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1067:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1068:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1069:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1070:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1071:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1072:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1073:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1074:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1075:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1076:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1077:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1078:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1079:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1080:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1081:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1082:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1083:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1084:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1085:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1086:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1087:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1088:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1089:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1090:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1091:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1092:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1093:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1094:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1095:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1096:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1097:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1098:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1099:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1100:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1101:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1102:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1103:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1104:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1105:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1106:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1107:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1108:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1109:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1110:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1111:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1112:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1113:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1114:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1115:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1116:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1117:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1118:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1119:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1120:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1121:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1122:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1123:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1124:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1125:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1126:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1127:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1128:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1129:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1130:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1131:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1132:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1133:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1134:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1135:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1136:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1137:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1138:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1139:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1140:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1141:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1142:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1143:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1144:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1145:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1146:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1147:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1148:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1149:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1150:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1151:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1152:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1153:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1154:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1155:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1156:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1157:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1158:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1159:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1160:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1161:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1162:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1163:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1164:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1165:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1166:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1167:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1168:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1169:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1170:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1171:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1172:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1173:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1174:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1175:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1176:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1177:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1178:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1179:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1180:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1181:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1182:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1183:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1184:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1185:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1186:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1187:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1188:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1189:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1190:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1191:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1192:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1193:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1194:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1195:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1196:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1197:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1198:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1199:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1200:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1201:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1202:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1203:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1204:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1205:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1206:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1207:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1208:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1209:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1210:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1211:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1212:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1213:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1214:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1215:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1216:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1217:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1218:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1219:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1220:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1221:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1222:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1223:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1224:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1225:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1226:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1227:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1228:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1229:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1230:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1231:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1232:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1233:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1234:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1235:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1236:	 lsls r6,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1237:	 movs r7,#0x0C
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1238:	 ands r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1239:	 lsrs r7,r5,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1240:	 eors r6,r7
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1241:	 ldrb r7,[r0,r6]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1242:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full


Sample 1243:	 eors r7,r2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1244:	 strb r7,[r1,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1245:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1246:	 subs r5,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1247:	 bge 0x08000197
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1248:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1249:	 bge 0x08000197
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1250:	 pop  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear


Sample 1251:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1252:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1253:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1254:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1255:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1256:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1257:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1258:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1259:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 1260:	 pop  
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Addr * prev_Addr,	Type=Linear
	 Term 12: 
		Prev_Addr,	Type=Linear


Sample 1261:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1262:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 1263:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 1264:	 add r1,SP,#0x08
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 1265:	 lsls r0,r5,#0x0
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Target register prev,	Type=Linear
	 Term 5: 
		Addr,	Type=Full
	 Term 6: 
		Data bus,	Type=Full
	 Term 7: 
		Previous Write bus,	Type=Full
	 Term 8: 
		Reg A,	Type=Full
	 Term 9: 
		Reg B,	Type=Full
	 Term 10: 
		Result,	Type=Full
	 Term 11: 
		Reg A HD,	Type=Linear
	 Term 12: 
		Previous Reg A,	Type=Linear
	 Term 13: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1266:	 bl
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full


Sample 1267:	 bl
 


Sample 1268:	 bl
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 1269:	 bl 0x080001C3
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear


Sample 1270:	 bl 0x080001C3
 


Sample 1271:	 bl 0x080001C3
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 1272:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1273:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Addr,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Addr * prev_Addr,	Type=Linear
	 Term 15: 
		Prev_Addr,	Type=Linear


Sample 1274:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1275:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1276:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1277:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1278:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1279:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1280:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1281:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 1282:	 movs r4,#0x03
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 1283:	 lsls r5,r4,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full
	 Term 15: 
		Reg A HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 18: 
		Port A HW,	Type=Linear
	 Term 19: 
		Port B HW,	Type=Linear
	 Term 20: 
		Port A HD,	Type=Linear
	 Term 21: 
		Port B HD,	Type=Linear


Sample 1284:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1285:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1286:	 ldr r6,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1287:	 ldr r7,[r1,r5]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Base Addr,	Type=Full
	 Term 9: 
		Offset,	Type=Full
	 Term 10: 
		Addr * Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA HD,	Type=Linear
	 Term 12: 
		Offset * prev_regB HD,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1288:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 1289:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1290:	 str r4,[r0,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1291:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1292:	 str r7,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 1293:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1294:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1295:	 bge 0x080001AF
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1296:	 bge 0x080001AF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1297:	 bge 0x080001AF
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1298:	 lsls r5,r4,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1299:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1300:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1301:	 ldr r6,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1302:	 ldr r7,[r1,r5]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Base Addr,	Type=Full
	 Term 9: 
		Offset,	Type=Full
	 Term 10: 
		Addr * Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA HD,	Type=Linear
	 Term 12: 
		Offset * prev_regB HD,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1303:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 1304:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1305:	 str r4,[r0,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1306:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1307:	 str r7,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 1308:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1309:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1310:	 bge 0x080001B5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1311:	 bge 0x080001B5
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1312:	 bge 0x080001B5
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1313:	 lsls r5,r4,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1314:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1315:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1316:	 ldr r6,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1317:	 ldr r7,[r1,r5]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Base Addr,	Type=Full
	 Term 9: 
		Offset,	Type=Full
	 Term 10: 
		Addr * Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA HD,	Type=Linear
	 Term 12: 
		Offset * prev_regB HD,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1318:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 1319:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1320:	 str r4,[r0,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1321:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1322:	 str r7,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 1323:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1324:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1325:	 bge 0x080001B5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1326:	 bge 0x080001B5
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1327:	 bge 0x080001B5
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1328:	 lsls r5,r4,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Reg A HD,	Type=Linear
	 Term 11: 
		Previous Reg A,	Type=Linear
	 Term 12: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1329:	 movs r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1330:	 movs r7,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1331:	 ldr r6,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Base Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA HD,	Type=Linear
	 Term 13: 
		Offset * prev_regB HD,	Type=Linear
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1332:	 ldr r7,[r1,r5]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Base Addr,	Type=Full
	 Term 9: 
		Offset,	Type=Full
	 Term 10: 
		Addr * Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA HD,	Type=Linear
	 Term 12: 
		Offset * prev_regB HD,	Type=Linear
	 Term 13: 
		Port A HW,	Type=Linear
	 Term 14: 
		Port B HW,	Type=Linear
	 Term 15: 
		Port A HD,	Type=Linear
	 Term 16: 
		Port B HD,	Type=Linear


Sample 1333:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 1334:	 eors r7,r6
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Reg B HD,	Type=Linear
	 Term 16: 
		Result HD,	Type=Linear
	 Term 17: 
		Previous Reg A,	Type=Linear
	 Term 18: 
		Previous Reg B,	Type=Linear
	 Term 19: 
		Previous Result,	Type=Linear
	 Term 20: 
		Reg A * Reg B,	Type=Full
	 Term 21: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 22: 
		Port A HW,	Type=Linear
	 Term 23: 
		Port B HW,	Type=Linear
	 Term 24: 
		Port A HD,	Type=Linear
	 Term 25: 
		Port B HD,	Type=Linear


Sample 1335:	 str r4,[r0,r5]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Addr,	Type=Full
	 Term 11: 
		Offset,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Offset * prev_regB,	Type=Linear
	 Term 15: 
		Prev_regB,	Type=Linear


Sample 1336:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1337:	 str r7,[r0,r5]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * prev_regA,	Type=Linear
	 Term 17: 
		Prev_regA,	Type=Linear
	 Term 18: 
		Offset * prev_regB,	Type=Linear
	 Term 19: 
		Prev_regB,	Type=Linear


Sample 1338:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1339:	 subs r4,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1340:	 bge 0x080001B5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Addr,	Type=Full
	 Term 13: 
		Data bus,	Type=Full
	 Term 14: 
		Previous Write bus,	Type=Full
	 Term 15: 
		Reg A,	Type=Full
	 Term 16: 
		Reg B,	Type=Full
	 Term 17: 
		Result,	Type=Full


Sample 1341:	 bge 0x080001B5
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1342:	 bge 0x080001B5
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1343:	 pop  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear


Sample 1344:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1345:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1346:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1347:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1348:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1349:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1350:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1351:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1352:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 1353:	 pop  
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Addr * prev_Addr,	Type=Linear
	 Term 12: 
		Prev_Addr,	Type=Linear


Sample 1354:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1355:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 1356:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 1357:	 lsls r1,r4,#0x0
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 1358:	 lsls r0,r5,#0x0
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Previous CPSR,	Type=Linear
	 Term 3: 
		CPSR,	Type=Linear
	 Term 4: 
		CPSR HD,	Type=Linear
	 Term 5: 
		Target register HD,	Type=Linear
	 Term 6: 
		Target register prev,	Type=Linear
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full
	 Term 13: 
		Reg A HD,	Type=Linear
	 Term 14: 
		Previous Reg A,	Type=Linear
	 Term 15: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 1359:	 bl
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full


Sample 1360:	 bl
 


Sample 1361:	 bl
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 1362:	 bl 0x08000399
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear


Sample 1363:	 bl 0x08000399
 


Sample 1364:	 bl 0x08000399
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 1365:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1366:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Addr,	Type=Full
	 Term 12: 
		Addr * prev_regA,	Type=Linear
	 Term 13: 
		Prev_regA,	Type=Linear
	 Term 14: 
		Addr * prev_Addr,	Type=Linear
	 Term 15: 
		Prev_Addr,	Type=Linear


Sample 1367:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1368:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1369:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1370:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1371:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 1372:	 movs r3,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Port A HW,	Type=Linear
	 Term 18: 
		Port B HW,	Type=Linear
	 Term 19: 
		Port A HD,	Type=Linear
	 Term 20: 
		Port B HD,	Type=Linear


Sample 1373:	 movs r2,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1374:	 lsls r4,r3,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1375:	 str r2,[r1,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Offset * prev_regB,	Type=Linear
	 Term 14: 
		Prev_regB,	Type=Linear


Sample 1376:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1377:	 ldr r2,[r1,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Base Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * Offset,	Type=Full
	 Term 17: 
		Addr * prev_regA HD,	Type=Linear
	 Term 18: 
		Offset * prev_regB HD,	Type=Linear
	 Term 19: 
		Port A HW,	Type=Linear
	 Term 20: 
		Port B HW,	Type=Linear
	 Term 21: 
		Port A HD,	Type=Linear
	 Term 22: 
		Port B HD,	Type=Linear


Sample 1378:	 ldr r2,[r0,r4]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full
	 Term 11: 
		Base Addr,	Type=Full
	 Term 12: 
		Offset,	Type=Full
	 Term 13: 
		Addr * Offset,	Type=Full
	 Term 14: 
		Addr * prev_regA HD,	Type=Linear
	 Term 15: 
		Offset * prev_regB HD,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 1379:	 str r2,[r1,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Offset * prev_regB,	Type=Linear
	 Term 14: 
		Prev_regB,	Type=Linear


Sample 1380:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		delayed LDR Target register HD,	Type=Linear
	 Term 8: 
		Port A HW,	Type=Linear
	 Term 9: 
		Port B HW,	Type=Linear
	 Term 10: 
		Port A HD,	Type=Linear
	 Term 11: 
		Port B HD,	Type=Linear


Sample 1381:	 adds r3,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1382:	 cmp r3,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full
	 Term 15: 
		Reg A HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 18: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 19: 
		Port A HW,	Type=Linear
	 Term 20: 
		Port B HW,	Type=Linear
	 Term 21: 
		Port A HD,	Type=Linear
	 Term 22: 
		Port B HD,	Type=Linear


Sample 1383:	 bne 0x08000387
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full


Sample 1384:	 bne 0x08000387
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1385:	 bne 0x08000387
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1386:	 movs r2,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 1387:	 lsls r4,r3,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1388:	 str r2,[r1,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Offset * prev_regB,	Type=Linear
	 Term 14: 
		Prev_regB,	Type=Linear


Sample 1389:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1390:	 ldr r2,[r1,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Base Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * Offset,	Type=Full
	 Term 17: 
		Addr * prev_regA HD,	Type=Linear
	 Term 18: 
		Offset * prev_regB HD,	Type=Linear
	 Term 19: 
		Port A HW,	Type=Linear
	 Term 20: 
		Port B HW,	Type=Linear
	 Term 21: 
		Port A HD,	Type=Linear
	 Term 22: 
		Port B HD,	Type=Linear


Sample 1391:	 ldr r2,[r0,r4]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full
	 Term 11: 
		Base Addr,	Type=Full
	 Term 12: 
		Offset,	Type=Full
	 Term 13: 
		Addr * Offset,	Type=Full
	 Term 14: 
		Addr * prev_regA HD,	Type=Linear
	 Term 15: 
		Offset * prev_regB HD,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 1392:	 str r2,[r1,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Offset * prev_regB,	Type=Linear
	 Term 14: 
		Prev_regB,	Type=Linear


Sample 1393:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		delayed LDR Target register HD,	Type=Linear
	 Term 8: 
		Port A HW,	Type=Linear
	 Term 9: 
		Port B HW,	Type=Linear
	 Term 10: 
		Port A HD,	Type=Linear
	 Term 11: 
		Port B HD,	Type=Linear


Sample 1394:	 adds r3,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1395:	 cmp r3,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full
	 Term 15: 
		Reg A HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 18: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 19: 
		Port A HW,	Type=Linear
	 Term 20: 
		Port B HW,	Type=Linear
	 Term 21: 
		Port A HD,	Type=Linear
	 Term 22: 
		Port B HD,	Type=Linear


Sample 1396:	 bne 0x0800038D
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full


Sample 1397:	 bne 0x0800038D
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1398:	 bne 0x0800038D
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1399:	 movs r2,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 1400:	 lsls r4,r3,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1401:	 str r2,[r1,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Offset * prev_regB,	Type=Linear
	 Term 14: 
		Prev_regB,	Type=Linear


Sample 1402:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1403:	 ldr r2,[r1,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Base Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * Offset,	Type=Full
	 Term 17: 
		Addr * prev_regA HD,	Type=Linear
	 Term 18: 
		Offset * prev_regB HD,	Type=Linear
	 Term 19: 
		Port A HW,	Type=Linear
	 Term 20: 
		Port B HW,	Type=Linear
	 Term 21: 
		Port A HD,	Type=Linear
	 Term 22: 
		Port B HD,	Type=Linear


Sample 1404:	 ldr r2,[r0,r4]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full
	 Term 11: 
		Base Addr,	Type=Full
	 Term 12: 
		Offset,	Type=Full
	 Term 13: 
		Addr * Offset,	Type=Full
	 Term 14: 
		Addr * prev_regA HD,	Type=Linear
	 Term 15: 
		Offset * prev_regB HD,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 1405:	 str r2,[r1,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Offset * prev_regB,	Type=Linear
	 Term 14: 
		Prev_regB,	Type=Linear


Sample 1406:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		delayed LDR Target register HD,	Type=Linear
	 Term 8: 
		Port A HW,	Type=Linear
	 Term 9: 
		Port B HW,	Type=Linear
	 Term 10: 
		Port A HD,	Type=Linear
	 Term 11: 
		Port B HD,	Type=Linear


Sample 1407:	 adds r3,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1408:	 cmp r3,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full
	 Term 15: 
		Reg A HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 18: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 19: 
		Port A HW,	Type=Linear
	 Term 20: 
		Port B HW,	Type=Linear
	 Term 21: 
		Port A HD,	Type=Linear
	 Term 22: 
		Port B HD,	Type=Linear


Sample 1409:	 bne 0x0800038D
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full


Sample 1410:	 bne 0x0800038D
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1411:	 bne 0x0800038D
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1412:	 movs r2,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Reg A,	Type=Full
	 Term 8: 
		Reg B,	Type=Full
	 Term 9: 
		Result,	Type=Full
	 Term 10: 
		Port A HW,	Type=Linear
	 Term 11: 
		Port B HW,	Type=Linear
	 Term 12: 
		Port A HD,	Type=Linear
	 Term 13: 
		Port B HD,	Type=Linear


Sample 1413:	 lsls r4,r3,#0x2
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Previous Reg A,	Type=Linear
	 Term 14: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 15: 
		Port A HW,	Type=Linear
	 Term 16: 
		Port B HW,	Type=Linear
	 Term 17: 
		Port A HD,	Type=Linear
	 Term 18: 
		Port B HD,	Type=Linear


Sample 1414:	 str r2,[r1,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Offset * prev_regB,	Type=Linear
	 Term 14: 
		Prev_regB,	Type=Linear


Sample 1415:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1416:	 ldr r2,[r1,r4]
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Base Addr,	Type=Full
	 Term 15: 
		Offset,	Type=Full
	 Term 16: 
		Addr * Offset,	Type=Full
	 Term 17: 
		Addr * prev_regA HD,	Type=Linear
	 Term 18: 
		Offset * prev_regB HD,	Type=Linear
	 Term 19: 
		Port A HW,	Type=Linear
	 Term 20: 
		Port B HW,	Type=Linear
	 Term 21: 
		Port A HD,	Type=Linear
	 Term 22: 
		Port B HD,	Type=Linear


Sample 1417:	 ldr r2,[r0,r4]
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Write buffer,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Write bus HD,	Type=Linear
	 Term 10: 
		Previous Write bus,	Type=Full
	 Term 11: 
		Base Addr,	Type=Full
	 Term 12: 
		Offset,	Type=Full
	 Term 13: 
		Addr * Offset,	Type=Full
	 Term 14: 
		Addr * prev_regA HD,	Type=Linear
	 Term 15: 
		Offset * prev_regB HD,	Type=Linear
	 Term 16: 
		Port A HW,	Type=Linear
	 Term 17: 
		Port B HW,	Type=Linear
	 Term 18: 
		Port A HD,	Type=Linear
	 Term 19: 
		Port B HD,	Type=Linear


Sample 1418:	 str r2,[r1,r4]
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full
	 Term 9: 
		Addr,	Type=Full
	 Term 10: 
		Offset,	Type=Full
	 Term 11: 
		Addr * prev_regA,	Type=Linear
	 Term 12: 
		Prev_regA,	Type=Linear
	 Term 13: 
		Offset * prev_regB,	Type=Linear
	 Term 14: 
		Prev_regB,	Type=Linear


Sample 1419:	 STR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Offset,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Reg A HD,	Type=Linear
	 Term 7: 
		delayed LDR Target register HD,	Type=Linear
	 Term 8: 
		Port A HW,	Type=Linear
	 Term 9: 
		Port B HW,	Type=Linear
	 Term 10: 
		Port A HD,	Type=Linear
	 Term 11: 
		Port B HD,	Type=Linear


Sample 1420:	 adds r3,#0x01
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Write buffer,	Type=Full
	 Term 8: 
		Addr bus HD,	Type=Linear
	 Term 9: 
		Previous Addr bus,	Type=Full
	 Term 10: 
		Write buffer HD,	Type=Linear
	 Term 11: 
		Previous Write buffer value,	Type=Full
	 Term 12: 
		Write bus HD,	Type=Linear
	 Term 13: 
		Previous Write bus,	Type=Full
	 Term 14: 
		Reg A,	Type=Full
	 Term 15: 
		Reg B,	Type=Full
	 Term 16: 
		Result,	Type=Full
	 Term 17: 
		Reg A HD,	Type=Linear
	 Term 18: 
		Previous Reg A,	Type=Linear
	 Term 19: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 21: 
		Port A HW,	Type=Linear
	 Term 22: 
		Port B HW,	Type=Linear
	 Term 23: 
		Port A HD,	Type=Linear
	 Term 24: 
		Port B HD,	Type=Linear


Sample 1421:	 cmp r3,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full
	 Term 15: 
		Reg A HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 18: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 19: 
		Port A HW,	Type=Linear
	 Term 20: 
		Port B HW,	Type=Linear
	 Term 21: 
		Port A HD,	Type=Linear
	 Term 22: 
		Port B HD,	Type=Linear


Sample 1422:	 bne 0x0800038D
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full


Sample 1423:	 bne 0x0800038D
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1424:	 bne 0x0800038D
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1425:	 pop  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear


Sample 1426:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1427:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1428:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1429:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1430:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1431:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 1432:	 pop  
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Addr bus HD,	Type=Linear
	 Term 5: 
		Previous Addr bus,	Type=Full
	 Term 6: 
		Readbus HD,	Type=Linear
	 Term 7: 
		Previous Readbus value,	Type=Full
	 Term 8: 
		Addr,	Type=Full
	 Term 9: 
		Addr * prev_regA,	Type=Linear
	 Term 10: 
		Prev_regA,	Type=Linear
	 Term 11: 
		Addr * prev_Addr,	Type=Linear
	 Term 12: 
		Prev_Addr,	Type=Linear


Sample 1433:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full


Sample 1434:	 LDR delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Target register HD,	Type=Linear
	 Term 4: 
		Prev_target_register,	Type=Linear
	 Term 5: 
		Value HD,	Type=Full
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 1435:	 LDR delay
 
	 Term 1: 
		delayed LDR Target register HD,	Type=Linear
	 Term 2: 
		Addr,	Type=Full
	 Term 3: 
		Data bus,	Type=Full
	 Term 4: 
		Previous Write bus,	Type=Full
	 Term 5: 
		Addr bus HD,	Type=Linear
	 Term 6: 
		Previous Addr bus,	Type=Full
	 Term 7: 
		Readbus HD,	Type=Linear
	 Term 8: 
		Previous Readbus value,	Type=Full


Sample 1436:	 cmp r6,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Readbus HD,	Type=Linear
	 Term 10: 
		Previous Readbus value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Reg A HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 17: 
		Extra: Prev Reg B xor Reg A,	Type=Linear
	 Term 18: 
		Port A HW,	Type=Linear
	 Term 19: 
		Port B HW,	Type=Linear
	 Term 20: 
		Port A HD,	Type=Linear
	 Term 21: 
		Port B HD,	Type=Linear


Sample 1437:	 bne 0x080003CD
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Data bus,	Type=Full
	 Term 9: 
		Previous Write bus,	Type=Full
	 Term 10: 
		Reg A,	Type=Full
	 Term 11: 
		Reg B,	Type=Full
	 Term 12: 
		Result,	Type=Full


Sample 1438:	 bne 0x080003CD
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full


Sample 1439:	 bne 0x080003CD
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Data bus,	Type=Full
	 Term 3: 
		Previous Write bus,	Type=Full
	 Term 4: 
		Reg A,	Type=Full
	 Term 5: 
		Reg B,	Type=Full
	 Term 6: 
		Result,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1440:	 bl
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Port A HW,	Type=Linear
	 Term 8: 
		Port B HW,	Type=Linear
	 Term 9: 
		Port A HD,	Type=Linear
	 Term 10: 
		Port B HD,	Type=Linear


Sample 1441:	 bl 0x080005B5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear


Sample 1442:	 bl 0x080005B5
 


Sample 1443:	 bl 0x080005B5
 
	 Term 1: 
		Port A HW,	Type=Linear
	 Term 2: 
		Port B HW,	Type=Linear
	 Term 3: 
		Port A HD,	Type=Linear
	 Term 4: 
		Port B HD,	Type=Linear


Sample 1444:	 push  
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr,	Type=Full
	 Term 8: 
		Addr * prev_regA,	Type=Linear
	 Term 9: 
		Prev_regA,	Type=Linear
	 Term 10: 
		Addr * prev_Addr,	Type=Linear
	 Term 11: 
		Prev_Addr,	Type=Linear


Sample 1445:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1446:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1447:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1448:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1449:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1450:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1451:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear


Sample 1452:	 Push delay
 
	 Term 1: 
		Addr,	Type=Full
	 Term 2: 
		Value,	Type=Full
	 Term 3: 
		Value * prev_regA,	Type=Linear
	 Term 4: 
		Mem_data HD,	Type=Linear
	 Term 5: 
		Mem_data previous,	Type=Linear
	 Term 6: 
		Port A HW,	Type=Linear
	 Term 7: 
		Port B HW,	Type=Linear
	 Term 8: 
		Port A HD,	Type=Linear
	 Term 9: 
		Port B HD,	Type=Linear


Sample 1453:	 movs r4,#0xE0
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		Target register HD,	Type=Linear
	 Term 3: 
		Target register prev,	Type=Linear
	 Term 4: 
		Addr,	Type=Full
	 Term 5: 
		Data bus,	Type=Full
	 Term 6: 
		Previous Write bus,	Type=Full
	 Term 7: 
		Addr bus HD,	Type=Linear
	 Term 8: 
		Previous Addr bus,	Type=Full
	 Term 9: 
		Write buffer HD,	Type=Linear
	 Term 10: 
		Previous Write buffer value,	Type=Full
	 Term 11: 
		Reg A,	Type=Full
	 Term 12: 
		Reg B,	Type=Full
	 Term 13: 
		Result,	Type=Full
	 Term 14: 
		Port A HW,	Type=Linear
	 Term 15: 
		Port B HW,	Type=Linear
	 Term 16: 
		Port A HD,	Type=Linear
	 Term 17: 
		Port B HD,	Type=Linear


Sample 1454:	 lsls r4,r4,#0x18
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Write buffer,	Type=Full
	 Term 10: 
		Write bus HD,	Type=Linear
	 Term 11: 
		Previous Write bus,	Type=Full
	 Term 12: 
		Reg A,	Type=Full
	 Term 13: 
		Reg B,	Type=Full
	 Term 14: 
		Result,	Type=Full
	 Term 15: 
		Reg A HD,	Type=Linear
	 Term 16: 
		Previous Reg A,	Type=Linear
	 Term 17: 
		Reg A * Previous Reg A * Previous Reg B,	Type=Full
	 Term 18: 
		Port A HW,	Type=Linear
	 Term 19: 
		Port B HW,	Type=Linear
	 Term 20: 
		Port A HD,	Type=Linear
	 Term 21: 
		Port B HD,	Type=Linear


Sample 1455:	 movs r5,#0x04
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Port A HW,	Type=Linear
	 Term 13: 
		Port B HW,	Type=Linear
	 Term 14: 
		Port A HD,	Type=Linear
	 Term 15: 
		Port B HD,	Type=Linear


Sample 1456:	 eors r4,r5
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full
	 Term 12: 
		Reg A HD,	Type=Linear
	 Term 13: 
		Reg B HD,	Type=Linear
	 Term 14: 
		Result HD,	Type=Linear
	 Term 15: 
		Previous Reg A,	Type=Linear
	 Term 16: 
		Previous Reg B,	Type=Linear
	 Term 17: 
		Previous Result,	Type=Linear
	 Term 18: 
		Reg A * Reg B,	Type=Full
	 Term 19: 
		Reg A * Reg B * Previous Reg A * Previous Reg B,	Type=Full
	 Term 20: 
		Port A HW,	Type=Linear
	 Term 21: 
		Port B HW,	Type=Linear
	 Term 22: 
		Port A HD,	Type=Linear
	 Term 23: 
		Port B HD,	Type=Linear


Sample 1457:	 movs r5,#0x00
 
	 Term 1: 
		Previous CPSR,	Type=Linear
	 Term 2: 
		CPSR,	Type=Linear
	 Term 3: 
		CPSR HD,	Type=Linear
	 Term 4: 
		Target register HD,	Type=Linear
	 Term 5: 
		Target register prev,	Type=Linear
	 Term 6: 
		Addr,	Type=Full
	 Term 7: 
		Data bus,	Type=Full
	 Term 8: 
		Previous Write bus,	Type=Full
	 Term 9: 
		Reg A,	Type=Full
	 Term 10: 
		Reg B,	Type=Full
	 Term 11: 
		Result,	Type=Full


