library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mealy is
    Port ( clk : in STD_LOGIC;
           enable : in STD_LOGIC;
           input : in STD_LOGIC;
           led0 : in STD_LOGIC;
           output : out STD_LOGIC);
end mealy;

architecture Behavioral of mealy is

begin


end Behavioral;
