Timing Analyzer report for cy_lvdslcd
Tue Aug  9 17:11:59 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'
 17. Slow 1200mV 85C Model Hold: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'
 20. Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'
 33. Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'
 34. Slow 1200mV 0C Model Hold: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'
 36. Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'
 37. Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'
 49. Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'
 50. Fast 1200mV 0C Model Hold: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 52. Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 53. Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'
 54. Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths Summary
 67. Clock Status Summary
 68. Unconstrained Output Ports
 69. Unconstrained Output Ports
 70. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; cy_lvdslcd                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.2%      ;
;     Processors 3-4         ;   2.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; Clock Name                                                    ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                  ; Source                                                          ; Targets                                                           ;
+---------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; clk_in                                                        ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                         ;                                                                 ; { clk_in }                                                        ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; Generated ; 28.571 ; 35.0 MHz  ; 0.000  ; 14.285 ; 50.00      ; 10        ; 7           ;       ;        ;           ;            ; false    ; clk_in                                                  ; lcdpll_inst|altpll_component|auto_generated|pll1|inclk[0]       ; { lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] }       ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; Generated ; 8.163  ; 122.5 MHz ; -2.040 ; 2.041  ; 50.00      ; 2         ; 7           ; -90.0 ;        ;           ;            ; false    ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] } ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; Generated ; 8.163  ; 122.5 MHz ; 2.040  ; 6.121  ; 50.00      ; 2         ; 7           ; 90.0  ;        ;           ;            ; false    ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] } ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; Generated ; 57.142 ; 17.5 MHz  ; -2.040 ; 26.531 ; 50.00      ; 2         ; 1           ; -12.9 ;        ;           ;            ; false    ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] } ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; Generated ; 57.142 ; 17.5 MHz  ; 2.040  ; 30.611 ; 50.00      ; 2         ; 1           ; 12.9  ;        ;           ;            ; false    ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] } ;
+---------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; 65.93 MHz  ; 65.93 MHz       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ;                                                ;
; 231.91 MHz ; 231.91 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ;                                                ;
; 253.1 MHz  ; 253.1 MHz       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ;                                                ;
; 332.67 MHz ; 332.67 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ;                                                ;
; 1066.1 MHz ; 402.09 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                    ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 1.855  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 4.429  ; 0.000         ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 13.403 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 22.802 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 56.204 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 0.452 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.464 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.465 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.500 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.501 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                      ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 3.796  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 3.798  ; 0.000         ;
; clk_in                                                        ; 9.858  ; 0.000         ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 14.000 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 28.286 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.287 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                     ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.855 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.153     ; 2.074      ;
; 2.177 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.166     ; 1.739      ;
; 2.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.172     ; 1.616      ;
; 2.457 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.166     ; 1.459      ;
; 2.474 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.158     ; 1.450      ;
; 2.485 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.166     ; 1.431      ;
; 2.488 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.166     ; 1.428      ;
; 2.497 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.163     ; 1.422      ;
; 2.515 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.166     ; 1.401      ;
; 2.530 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.161     ; 1.391      ;
; 2.539 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.166     ; 1.377      ;
; 2.655 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.263      ;
; 2.655 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.263      ;
; 2.656 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.262      ;
; 2.656 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.262      ;
; 2.657 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.261      ;
; 2.671 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.246      ;
; 2.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.246      ;
; 2.673 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.244      ;
; 2.688 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.230      ;
; 2.688 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.229      ;
; 2.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.228      ;
; 2.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.228      ;
; 2.691 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.226      ;
; 2.693 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.224      ;
; 2.839 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.079      ;
; 2.850 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.067      ;
; 2.850 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.067      ;
; 2.851 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.066      ;
; 2.852 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.066      ;
; 2.852 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 1.065      ;
; 2.853 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.065      ;
; 2.853 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.065      ;
; 2.872 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 1.046      ;
; 3.032 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 0.885      ;
; 3.034 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 0.883      ;
; 3.034 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 0.883      ;
; 3.034 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 0.883      ;
; 3.034 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 0.884      ;
; 3.034 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 0.884      ;
; 3.034 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 0.884      ;
; 3.036 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 0.881      ;
; 3.036 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 0.881      ;
; 3.036 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 0.881      ;
; 3.036 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.165     ; 0.881      ;
; 3.037 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 0.881      ;
; 3.037 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 0.881      ;
; 3.037 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 0.881      ;
; 3.037 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 0.881      ;
; 3.038 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.164     ; 0.880      ;
; 4.212 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.124     ; 3.242      ;
; 4.322 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.189     ; 3.653      ;
; 4.424 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.189     ; 3.551      ;
; 4.532 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.192     ; 3.440      ;
; 4.583 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_2~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.125     ; 2.870      ;
; 4.621 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.189     ; 3.354      ;
; 4.664 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.124     ; 3.246      ;
; 4.691 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_3~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.123     ; 2.764      ;
; 4.774 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_3~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.123     ; 3.137      ;
; 4.998 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_1~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.126     ; 2.454      ;
; 5.020 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_2~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.125     ; 2.889      ;
; 5.040 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.086     ; 3.038      ;
; 5.145 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_1~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.126     ; 2.763      ;
; 5.232 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.087     ; 2.845      ;
; 5.233 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.849      ;
; 5.320 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.762      ;
; 5.368 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.714      ;
; 5.378 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.086     ; 2.700      ;
; 5.385 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.697      ;
; 5.400 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.682      ;
; 5.497 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.086     ; 2.581      ;
; 5.532 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.550      ;
; 5.653 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.087     ; 2.424      ;
; 5.667 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.415      ;
; 5.669 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.413      ;
; 5.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.305      ;
; 5.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.305      ;
; 5.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.305      ;
; 5.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.305      ;
; 5.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.305      ;
; 5.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.305      ;
; 5.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.305      ;
; 5.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.082     ; 2.393      ;
; 5.701 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.087     ; 2.376      ;
; 5.717 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.188     ; 2.259      ;
; 5.717 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.188     ; 2.259      ;
; 5.720 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.188     ; 2.256      ;
; 5.720 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.188     ; 2.256      ;
; 5.749 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.228      ;
; 5.749 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.228      ;
; 5.749 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.228      ;
; 5.749 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.228      ;
; 5.749 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.228      ;
; 5.749 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.228      ;
; 5.749 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.187     ; 2.228      ;
; 5.760 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.088     ; 2.316      ;
; 5.763 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.088     ; 2.313      ;
; 5.769 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.088     ; 2.307      ;
; 5.812 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.087     ; 2.265      ;
; 5.823 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.088     ; 2.253      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 4.429 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 3.554      ;
; 4.431 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 3.552      ;
; 4.431 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 3.552      ;
; 5.157 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 2.926      ;
; 5.159 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 2.924      ;
; 5.159 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 2.924      ;
; 5.160 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.187     ; 2.817      ;
; 5.175 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 2.908      ;
; 5.188 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 2.895      ;
; 5.189 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 2.894      ;
; 5.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 2.789      ;
; 5.296 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 2.787      ;
; 5.296 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 2.787      ;
; 5.343 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 2.735      ;
; 5.356 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.086     ; 2.722      ;
; 5.433 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.093     ; 2.638      ;
; 5.469 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.113     ; 1.996      ;
; 5.653 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 2.426      ;
; 5.657 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 2.422      ;
; 5.706 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.182     ; 2.276      ;
; 5.782 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.182     ; 2.200      ;
; 5.844 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 2.235      ;
; 5.864 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.112     ; 2.058      ;
; 5.868 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 2.211      ;
; 5.910 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 2.071      ;
; 5.910 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 2.071      ;
; 5.910 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 2.071      ;
; 5.910 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 2.071      ;
; 5.910 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 2.071      ;
; 5.910 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 2.071      ;
; 5.910 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 2.071      ;
; 5.926 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.181     ; 2.057      ;
; 5.936 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 2.143      ;
; 5.946 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 2.133      ;
; 6.009 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 1.972      ;
; 6.009 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 1.972      ;
; 6.009 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 1.972      ;
; 6.009 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 1.972      ;
; 6.009 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 1.972      ;
; 6.009 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 1.972      ;
; 6.009 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 1.972      ;
; 6.009 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.183     ; 1.972      ;
; 6.072 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 2.007      ;
; 6.191 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 1.888      ;
; 6.273 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 1.806      ;
; 6.608 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.089     ; 1.467      ;
; 6.611 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.089     ; 1.464      ;
; 6.621 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.089     ; 1.454      ;
; 6.622 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.080     ; 1.462      ;
; 6.628 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.088     ; 1.448      ;
; 6.628 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.088     ; 1.448      ;
; 6.645 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.089     ; 1.430      ;
; 6.806 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.277      ;
; 6.808 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.275      ;
; 6.811 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.272      ;
; 6.811 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.272      ;
; 6.812 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.271      ;
; 6.819 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.264      ;
; 6.882 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.201      ;
; 6.908 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.175      ;
; 6.909 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.174      ;
; 6.913 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.170      ;
; 6.915 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.168      ;
; 6.946 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.137      ;
; 6.951 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.132      ;
; 6.977 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.080     ; 1.107      ;
; 6.991 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.092      ;
; 6.991 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.092      ;
; 6.993 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.090      ;
; 6.993 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.090      ;
; 7.002 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 1.080      ;
; 7.035 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.082     ; 1.047      ;
; 7.147 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 0.936      ;
; 7.185 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 0.898      ;
; 7.186 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 0.897      ;
; 7.190 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 0.893      ;
; 7.201 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 0.882      ;
; 7.202 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 0.881      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 13.403 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 15.104     ;
; 13.418 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 15.089     ;
; 13.485 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 15.022     ;
; 13.500 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 15.007     ;
; 13.587 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.920     ;
; 13.611 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.896     ;
; 13.626 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.881     ;
; 13.662 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.083     ; 14.827     ;
; 13.669 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.838     ;
; 13.686 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.820     ;
; 13.768 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.738     ;
; 13.781 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.726     ;
; 13.784 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.723     ;
; 13.795 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.712     ;
; 13.799 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.708     ;
; 13.801 ; ltdc_de:ltdcrgb|rgbdata[6]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.083     ; 14.688     ;
; 13.820 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.687     ;
; 13.821 ; ltdc_de:ltdcrgb|rgbdata[4]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.090     ; 14.661     ;
; 13.863 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.644     ;
; 13.894 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.612     ;
; 13.898 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.609     ;
; 13.902 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.605     ;
; 13.913 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.594     ;
; 13.955 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.552     ;
; 13.968 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.539     ;
; 13.970 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.537     ;
; 13.989 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.518     ;
; 14.028 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.479     ;
; 14.059 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.448     ;
; 14.067 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.439     ;
; 14.082 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.425     ;
; 14.083 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.424     ;
; 14.109 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.398     ;
; 14.121 ; ltdc_de:ltdcrgb|rgbdata[2]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.083     ; 14.368     ;
; 14.124 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.383     ;
; 14.129 ; ltdc_de:ltdcrgb|rgbdata_frame[0]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.378     ;
; 14.139 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.368     ;
; 14.141 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.366     ;
; 14.150 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.083     ; 14.339     ;
; 14.152 ; ltdc_de:ltdcrgb|rgbdata[5]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.090     ; 14.330     ;
; 14.153 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.354     ;
; 14.161 ; ltdc_de:ltdcrgb|rgbdata_frame[12] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.345     ;
; 14.162 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.345     ;
; 14.165 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.342     ;
; 14.168 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.339     ;
; 14.176 ; ltdc_de:ltdcrgb|rgbdata[3]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.090     ; 14.306     ;
; 14.181 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.325     ;
; 14.185 ; ltdc_de:ltdcrgb|rgbdata[1]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.083     ; 14.304     ;
; 14.195 ; ltdc_de:ltdcrgb|rgbdata[0]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.090     ; 14.287     ;
; 14.199 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.308     ;
; 14.201 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.306     ;
; 14.211 ; ltdc_de:ltdcrgb|rgbdata_frame[0]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.296     ;
; 14.214 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.293     ;
; 14.233 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.274     ;
; 14.238 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.268     ;
; 14.243 ; ltdc_de:ltdcrgb|rgbdata_frame[12] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.263     ;
; 14.248 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.259     ;
; 14.267 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.240     ;
; 14.276 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.231     ;
; 14.276 ; ltdc_de:ltdcrgb|rgbdata_frame[13] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.230     ;
; 14.289 ; ltdc_de:ltdcrgb|rgbdata[6]        ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.083     ; 14.200     ;
; 14.291 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.216     ;
; 14.293 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.214     ;
; 14.309 ; ltdc_de:ltdcrgb|rgbdata[4]        ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.090     ; 14.173     ;
; 14.310 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.083     ; 14.179     ;
; 14.312 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.195     ;
; 14.315 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.192     ;
; 14.327 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.180     ;
; 14.333 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.174     ;
; 14.337 ; ltdc_de:ltdcrgb|rgbdata_frame[0]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.170     ;
; 14.337 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.170     ;
; 14.358 ; ltdc_de:ltdcrgb|rgbdata_frame[13] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.148     ;
; 14.359 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.148     ;
; 14.363 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.083     ; 14.126     ;
; 14.369 ; ltdc_de:ltdcrgb|rgbdata_frame[12] ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.137     ;
; 14.372 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.135     ;
; 14.374 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.133     ;
; 14.383 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata_frame[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.124     ;
; 14.392 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.114     ;
; 14.399 ; ltdc_de:ltdcrgb|rgbdata_frame[9]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.108     ;
; 14.417 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata_frame[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.090     ;
; 14.436 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.070     ;
; 14.440 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.067     ;
; 14.449 ; ltdc_de:ltdcrgb|rgbdata[6]        ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.083     ; 14.040     ;
; 14.464 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.043     ;
; 14.466 ; ltdc_de:ltdcrgb|rgbdata_frame[14] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.040     ;
; 14.469 ; ltdc_de:ltdcrgb|rgbdata[4]        ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.090     ; 14.013     ;
; 14.481 ; ltdc_de:ltdcrgb|rgbdata_frame[9]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.026     ;
; 14.482 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata_frame[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.024     ;
; 14.484 ; ltdc_de:ltdcrgb|rgbdata_frame[13] ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 14.022     ;
; 14.487 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.020     ;
; 14.496 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata_frame[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 14.011     ;
; 14.502 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.083     ; 13.987     ;
; 14.502 ; ltdc_de:ltdcrgb|rgbdata[6]        ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.083     ; 13.987     ;
; 14.510 ; ltdc_de:ltdcrgb|rgbdata_frame[0]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 13.997     ;
; 14.516 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata_frame[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.066     ; 13.990     ;
; 14.522 ; ltdc_de:ltdcrgb|rgbdata[4]        ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.090     ; 13.960     ;
; 14.524 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 13.983     ;
; 14.526 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.065     ; 13.981     ;
; 14.531 ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.081     ; 13.960     ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 22.802 ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.701     ; 1.929      ;
; 22.811 ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.697     ; 1.924      ;
; 22.814 ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 1.927      ;
; 22.841 ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.702     ; 1.889      ;
; 22.974 ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.693     ; 1.765      ;
; 22.993 ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.674     ; 1.765      ;
; 23.025 ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.712     ; 1.695      ;
; 23.056 ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.689     ; 1.687      ;
; 23.091 ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.702     ; 1.639      ;
; 23.092 ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.703     ; 1.637      ;
; 23.115 ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.708     ; 1.609      ;
; 23.126 ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.712     ; 1.594      ;
; 23.132 ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.702     ; 1.598      ;
; 23.163 ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.712     ; 1.557      ;
; 23.257 ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.714     ; 1.461      ;
; 23.263 ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.708     ; 1.461      ;
; 23.264 ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.707     ; 1.461      ;
; 23.281 ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.714     ; 1.437      ;
; 23.283 ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.687     ; 1.462      ;
; 23.297 ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.708     ; 1.427      ;
; 23.321 ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.702     ; 1.409      ;
; 23.376 ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.714     ; 1.342      ;
; 23.402 ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.709     ; 1.321      ;
; 23.408 ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.709     ; 1.315      ;
; 23.442 ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.709     ; 1.281      ;
; 23.475 ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 1.266      ;
; 23.480 ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.690     ; 1.262      ;
; 23.614 ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.709     ; 1.109      ;
; 23.621 ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 1.120      ;
; 23.621 ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 1.120      ;
; 23.622 ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 1.119      ;
; 23.623 ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.690     ; 1.119      ;
; 23.623 ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 1.118      ;
; 23.623 ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 1.118      ;
; 23.625 ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 1.116      ;
; 23.625 ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.690     ; 1.117      ;
; 23.625 ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.690     ; 1.117      ;
; 23.625 ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.690     ; 1.117      ;
; 23.630 ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.710     ; 1.092      ;
; 23.656 ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.710     ; 1.066      ;
; 23.665 ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.710     ; 1.057      ;
; 23.833 ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.690     ; 0.909      ;
; 23.833 ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 0.908      ;
; 23.833 ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 0.908      ;
; 23.833 ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 0.908      ;
; 23.833 ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 0.908      ;
; 23.833 ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.690     ; 0.909      ;
; 23.833 ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 0.908      ;
; 23.835 ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.691     ; 0.906      ;
; 23.835 ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.690     ; 0.907      ;
; 26.415 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.094     ; 2.063      ;
; 26.423 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.088     ; 2.061      ;
; 26.598 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.099     ; 1.875      ;
; 26.618 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.101     ; 1.853      ;
; 26.626 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.093     ; 1.853      ;
; 26.804 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.090     ; 1.678      ;
; 26.909 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.094     ; 1.569      ;
; 26.914 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.094     ; 1.564      ;
; 26.935 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.099     ; 1.538      ;
; 27.048 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.104     ; 1.420      ;
; 27.053 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.109     ; 1.410      ;
; 27.064 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.093     ; 1.415      ;
; 27.084 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.093     ; 1.395      ;
; 27.099 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.093     ; 1.380      ;
; 27.172 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.100     ; 1.300      ;
; 27.225 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.101     ; 1.246      ;
; 27.390 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.100     ; 1.082      ;
; 27.392 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.100     ; 1.080      ;
; 27.399 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.101     ; 1.072      ;
; 27.402 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.101     ; 1.069      ;
; 27.426 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.100     ; 1.046      ;
; 27.427 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.101     ; 1.044      ;
; 27.435 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.101     ; 1.036      ;
; 27.588 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.103     ; 0.881      ;
; 27.590 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.101     ; 0.881      ;
; 56.203 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 57.142       ; -0.082     ; 0.858      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 56.204 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 57.142       ; -0.081     ; 0.858      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.452 ; ltdc_de:ltdcrgb|colorstate_frame.0011 ; ltdc_de:ltdcrgb|colorstate_frame.0011 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ltdc_de:ltdcrgb|colorstate_frame.0100 ; ltdc_de:ltdcrgb|colorstate_frame.0100 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ltdc_de:ltdcrgb|colorstate_frame.0010 ; ltdc_de:ltdcrgb|colorstate_frame.0010 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|colorstate_line.0000  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; ltdc_de:ltdcrgb|colorstate_line.0010  ; ltdc_de:ltdcrgb|colorstate_line.0010  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ltdc_de:ltdcrgb|colorstate_line.0001  ; ltdc_de:ltdcrgb|colorstate_line.0001  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ltdc_de:ltdcrgb|colorstate_line.0101  ; ltdc_de:ltdcrgb|colorstate_line.0101  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ltdc_de:ltdcrgb|colorstate_line.0011  ; ltdc_de:ltdcrgb|colorstate_line.0011  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ltdc_de:ltdcrgb|colorstate_line.0100  ; ltdc_de:ltdcrgb|colorstate_line.0100  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ltdc_de:ltdcrgb|colorstate_frame.0101 ; ltdc_de:ltdcrgb|colorstate_frame.0101 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ltdc_de:ltdcrgb|colorstate_frame.0001 ; ltdc_de:ltdcrgb|colorstate_frame.0001 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.535 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; ltdc_de:ltdcrgb|rgbdata_frame[6]      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.687 ; ltdc_de:ltdcrgb|rgbdata_out[1]        ; serdes[5]                             ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.985      ;
; 0.736 ; ltdc_de:ltdcrgb|h[3]                  ; ltdc_de:ltdcrgb|h[3]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; ltdc_de:ltdcrgb|v[1]                  ; ltdc_de:ltdcrgb|v[1]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; ltdc_de:ltdcrgb|h[1]                  ; ltdc_de:ltdcrgb|h[1]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.739 ; ltdc_de:ltdcrgb|h[2]                  ; ltdc_de:ltdcrgb|h[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; ltdc_de:ltdcrgb|h[4]                  ; ltdc_de:ltdcrgb|h[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.761 ; ltdc_de:ltdcrgb|v[0]                  ; ltdc_de:ltdcrgb|v[0]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; ltdc_de:ltdcrgb|v[3]                  ; ltdc_de:ltdcrgb|v[3]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; ltdc_de:ltdcrgb|h[0]                  ; ltdc_de:ltdcrgb|h[0]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; ltdc_de:ltdcrgb|v[5]                  ; ltdc_de:ltdcrgb|v[5]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ltdc_de:ltdcrgb|v[11]                 ; ltdc_de:ltdcrgb|v[11]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ltdc_de:ltdcrgb|v[13]                 ; ltdc_de:ltdcrgb|v[13]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ltdc_de:ltdcrgb|h[5]                  ; ltdc_de:ltdcrgb|h[5]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ltdc_de:ltdcrgb|h[11]                 ; ltdc_de:ltdcrgb|h[11]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ltdc_de:ltdcrgb|h[13]                 ; ltdc_de:ltdcrgb|h[13]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; ltdc_de:ltdcrgb|v[15]                 ; ltdc_de:ltdcrgb|v[15]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ltdc_de:ltdcrgb|h[15]                 ; ltdc_de:ltdcrgb|h[15]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; ltdc_de:ltdcrgb|v[2]                  ; ltdc_de:ltdcrgb|v[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ltdc_de:ltdcrgb|v[6]                  ; ltdc_de:ltdcrgb|v[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ltdc_de:ltdcrgb|v[7]                  ; ltdc_de:ltdcrgb|v[7]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ltdc_de:ltdcrgb|v[9]                  ; ltdc_de:ltdcrgb|v[9]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ltdc_de:ltdcrgb|h[6]                  ; ltdc_de:ltdcrgb|h[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ltdc_de:ltdcrgb|h[7]                  ; ltdc_de:ltdcrgb|h[7]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ltdc_de:ltdcrgb|h[9]                  ; ltdc_de:ltdcrgb|h[9]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; ltdc_de:ltdcrgb|v[4]                  ; ltdc_de:ltdcrgb|v[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; ltdc_de:ltdcrgb|v[14]                 ; ltdc_de:ltdcrgb|v[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; ltdc_de:ltdcrgb|h[14]                 ; ltdc_de:ltdcrgb|h[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; ltdc_de:ltdcrgb|v[8]                  ; ltdc_de:ltdcrgb|v[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ltdc_de:ltdcrgb|v[10]                 ; ltdc_de:ltdcrgb|v[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ltdc_de:ltdcrgb|v[12]                 ; ltdc_de:ltdcrgb|v[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ltdc_de:ltdcrgb|h[8]                  ; ltdc_de:ltdcrgb|h[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ltdc_de:ltdcrgb|h[10]                 ; ltdc_de:ltdcrgb|h[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ltdc_de:ltdcrgb|h[12]                 ; ltdc_de:ltdcrgb|h[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.820 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[2]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.113      ;
; 0.835 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[1]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.128      ;
; 0.835 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[7]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.128      ;
; 0.836 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[6]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.129      ;
; 0.837 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[4]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.130      ;
; 0.837 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[5]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.130      ;
; 0.837 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[0]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.130      ;
; 0.873 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[3]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.166      ;
; 0.939 ; ltdc_de:ltdcrgb|h[15]                 ; serdes[17]                            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.231      ;
; 0.964 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; ltdc_de:ltdcrgb|rgbdata_frame[16]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 0.965 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; ltdc_de:ltdcrgb|rgbdata_frame[12]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.257      ;
; 0.984 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.276      ;
; 0.994 ; ltdc_de:ltdcrgb|rgbdata_out[6]        ; serdes[25]                            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.292      ;
; 1.009 ; ltdc_de:ltdcrgb|rgbdata_out[9]        ; serdes[11]                            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.311      ;
; 1.018 ; ltdc_de:ltdcrgb|rgbdata_out[2]        ; serdes[6]                             ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.316      ;
; 1.035 ; ltdc_de:ltdcrgb|rgbdata_out[0]        ; serdes[4]                             ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.333      ;
; 1.091 ; ltdc_de:ltdcrgb|h[1]                  ; ltdc_de:ltdcrgb|h[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; ltdc_de:ltdcrgb|h[3]                  ; ltdc_de:ltdcrgb|h[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; ltdc_de:ltdcrgb|v[1]                  ; ltdc_de:ltdcrgb|v[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.099 ; ltdc_de:ltdcrgb|v[0]                  ; ltdc_de:ltdcrgb|v[1]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; ltdc_de:ltdcrgb|h[0]                  ; ltdc_de:ltdcrgb|h[1]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; ltdc_de:ltdcrgb|h[2]                  ; ltdc_de:ltdcrgb|h[3]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; ltdc_de:ltdcrgb|h[4]                  ; ltdc_de:ltdcrgb|h[5]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.108 ; ltdc_de:ltdcrgb|h[0]                  ; ltdc_de:ltdcrgb|h[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; ltdc_de:ltdcrgb|v[0]                  ; ltdc_de:ltdcrgb|v[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; ltdc_de:ltdcrgb|h[2]                  ; ltdc_de:ltdcrgb|h[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; ltdc_de:ltdcrgb|h[4]                  ; ltdc_de:ltdcrgb|h[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.116 ; ltdc_de:ltdcrgb|v[3]                  ; ltdc_de:ltdcrgb|v[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; ltdc_de:ltdcrgb|v[5]                  ; ltdc_de:ltdcrgb|v[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ltdc_de:ltdcrgb|v[13]                 ; ltdc_de:ltdcrgb|v[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ltdc_de:ltdcrgb|h[13]                 ; ltdc_de:ltdcrgb|h[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ltdc_de:ltdcrgb|v[11]                 ; ltdc_de:ltdcrgb|v[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ltdc_de:ltdcrgb|h[11]                 ; ltdc_de:ltdcrgb|h[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ltdc_de:ltdcrgb|h[5]                  ; ltdc_de:ltdcrgb|h[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; ltdc_de:ltdcrgb|v[7]                  ; ltdc_de:ltdcrgb|v[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; ltdc_de:ltdcrgb|v[9]                  ; ltdc_de:ltdcrgb|v[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; ltdc_de:ltdcrgb|h[7]                  ; ltdc_de:ltdcrgb|h[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; ltdc_de:ltdcrgb|h[9]                  ; ltdc_de:ltdcrgb|h[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; ltdc_de:ltdcrgb|v[2]                  ; ltdc_de:ltdcrgb|v[3]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; ltdc_de:ltdcrgb|v[6]                  ; ltdc_de:ltdcrgb|v[7]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; ltdc_de:ltdcrgb|h[6]                  ; ltdc_de:ltdcrgb|h[7]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; ltdc_de:ltdcrgb|v[4]                  ; ltdc_de:ltdcrgb|v[5]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; ltdc_de:ltdcrgb|v[14]                 ; ltdc_de:ltdcrgb|v[15]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; ltdc_de:ltdcrgb|h[14]                 ; ltdc_de:ltdcrgb|h[15]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; ltdc_de:ltdcrgb|v[10]                 ; ltdc_de:ltdcrgb|v[11]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; ltdc_de:ltdcrgb|v[12]                 ; ltdc_de:ltdcrgb|v[13]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; ltdc_de:ltdcrgb|h[10]                 ; ltdc_de:ltdcrgb|h[11]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; ltdc_de:ltdcrgb|h[12]                 ; ltdc_de:ltdcrgb|h[13]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; ltdc_de:ltdcrgb|v[8]                  ; ltdc_de:ltdcrgb|v[9]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; ltdc_de:ltdcrgb|h[8]                  ; ltdc_de:ltdcrgb|h[9]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.134 ; ltdc_de:ltdcrgb|v[2]                  ; ltdc_de:ltdcrgb|v[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; ltdc_de:ltdcrgb|v[6]                  ; ltdc_de:ltdcrgb|v[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; ltdc_de:ltdcrgb|h[6]                  ; ltdc_de:ltdcrgb|h[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; ltdc_de:ltdcrgb|v[4]                  ; ltdc_de:ltdcrgb|v[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; ltdc_de:ltdcrgb|v[12]                 ; ltdc_de:ltdcrgb|v[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.464  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 3.769  ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 0.818      ;
; 3.770  ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 0.819      ;
; 3.770  ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 0.819      ;
; 3.770  ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.274     ; 0.818      ;
; 3.771  ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 0.820      ;
; 3.771  ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 0.820      ;
; 3.771  ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 0.820      ;
; 3.772  ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.274     ; 0.820      ;
; 3.772  ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.274     ; 0.820      ;
; 3.967  ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 1.016      ;
; 3.968  ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 1.017      ;
; 3.969  ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 1.018      ;
; 3.969  ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 1.018      ;
; 3.969  ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.274     ; 1.017      ;
; 3.969  ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.274     ; 1.017      ;
; 3.969  ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.274     ; 1.017      ;
; 3.969  ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.294     ; 0.997      ;
; 3.970  ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.274     ; 1.018      ;
; 3.970  ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 1.019      ;
; 3.970  ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 1.019      ;
; 3.977  ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.294     ; 1.005      ;
; 3.999  ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.294     ; 1.027      ;
; 4.014  ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.293     ; 1.043      ;
; 4.153  ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.273     ; 1.202      ;
; 4.160  ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.274     ; 1.208      ;
; 4.190  ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.293     ; 1.219      ;
; 4.203  ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.297     ; 1.228      ;
; 4.239  ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.293     ; 1.268      ;
; 4.243  ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.293     ; 1.272      ;
; 4.281  ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.287     ; 1.316      ;
; 4.293  ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.292     ; 1.323      ;
; 4.295  ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.269     ; 1.348      ;
; 4.308  ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.297     ; 1.333      ;
; 4.317  ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.292     ; 1.347      ;
; 4.322  ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.291     ; 1.353      ;
; 4.324  ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.297     ; 1.349      ;
; 4.449  ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.296     ; 1.475      ;
; 4.472  ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.296     ; 1.498      ;
; 4.477  ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.271     ; 1.528      ;
; 4.508  ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.292     ; 1.538      ;
; 4.509  ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.287     ; 1.544      ;
; 4.509  ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.287     ; 1.544      ;
; 4.523  ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.287     ; 1.558      ;
; 4.539  ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.258     ; 1.603      ;
; 4.558  ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.277     ; 1.603      ;
; 4.594  ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.296     ; 1.620      ;
; 4.742  ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.274     ; 1.790      ;
; 4.762  ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.287     ; 1.797      ;
; 4.769  ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.282     ; 1.809      ;
; 4.774  ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.286     ; 1.810      ;
; 29.072 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.061      ; 0.794      ;
; 29.074 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.059      ; 0.794      ;
; 29.255 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.061      ; 0.977      ;
; 29.256 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.061      ; 0.978      ;
; 29.264 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.062      ; 0.987      ;
; 29.283 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.061      ; 1.005      ;
; 29.287 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.061      ; 1.009      ;
; 29.292 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.062      ; 1.015      ;
; 29.295 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.062      ; 1.018      ;
; 29.476 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.061      ; 1.198      ;
; 29.521 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.062      ; 1.244      ;
; 29.558 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.068      ; 1.287      ;
; 29.561 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.068      ; 1.290      ;
; 29.587 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.068      ; 1.316      ;
; 29.589 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.054      ; 1.304      ;
; 29.600 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.058      ; 1.319      ;
; 29.719 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.063      ; 1.443      ;
; 29.752 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.068      ; 1.481      ;
; 29.757 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.068      ; 1.486      ;
; 29.798 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.071      ; 1.530      ;
; 30.006 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.063      ; 1.730      ;
; 30.006 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.061      ; 1.728      ;
; 30.040 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.068      ; 1.769      ;
; 30.132 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.073      ; 1.866      ;
; 30.143 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.067      ; 1.871      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.465 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.500 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.509 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.558 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.851      ;
; 0.559 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.852      ;
; 0.560 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.853      ;
; 0.640 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.643 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.645 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.697 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.993      ;
; 0.700 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 0.994      ;
; 0.721 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.015      ;
; 0.721 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.016      ;
; 0.723 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.017      ;
; 0.725 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.019      ;
; 0.732 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.027      ;
; 0.732 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.027      ;
; 0.732 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.027      ;
; 0.733 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.028      ;
; 0.738 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.740 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.743 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.757 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.052      ;
; 0.757 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.052      ;
; 0.759 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.765 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.060      ;
; 0.768 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.063      ;
; 0.789 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.838 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.131      ;
; 0.841 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.134      ;
; 0.843 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.136      ;
; 0.921 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.216      ;
; 0.941 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.234      ;
; 0.943 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.236      ;
; 0.946 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.239      ;
; 0.946 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.239      ;
; 0.949 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.242      ;
; 0.950 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.084      ; 1.246      ;
; 0.950 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.084      ; 1.246      ;
; 0.950 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.243      ;
; 0.951 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.244      ;
; 0.956 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.249      ;
; 0.965 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.258      ;
; 0.988 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.281      ;
; 1.073 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.367      ;
; 1.078 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.371      ;
; 1.089 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.382      ;
; 1.170 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.464      ;
; 1.263 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.558      ;
; 1.283 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.578      ;
; 1.284 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.579      ;
; 1.286 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.581      ;
; 1.286 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.581      ;
; 1.287 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.582      ;
; 1.288 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.583      ;
; 1.288 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.084      ; 1.584      ;
; 1.290 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.585      ;
; 1.302 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.597      ;
; 1.312 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.607      ;
; 1.313 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.088      ; 1.613      ;
; 1.313 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.607      ;
; 1.314 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.609      ;
; 1.314 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.609      ;
; 1.314 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.082      ; 1.608      ;
; 1.316 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.611      ;
; 1.319 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.614      ;
; 1.319 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.083      ; 1.614      ;
; 1.328 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.086      ; 1.626      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.501 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.509 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.804      ;
; 0.543 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.836      ;
; 0.694 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.987      ;
; 0.696 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 0.988      ;
; 0.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.700 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.710 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.003      ;
; 0.711 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.004      ;
; 0.714 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.007      ;
; 0.715 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.008      ;
; 0.727 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.080      ; 1.019      ;
; 0.739 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.747 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.042      ;
; 0.750 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.043      ;
; 0.773 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.066      ;
; 0.936 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.229      ;
; 0.936 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.229      ;
; 0.939 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.232      ;
; 1.033 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.085      ; 1.330      ;
; 1.034 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.082      ; 1.328      ;
; 1.059 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.086      ; 1.357      ;
; 1.060 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.085      ; 1.357      ;
; 1.060 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.086      ; 1.358      ;
; 1.062 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.355      ;
; 1.062 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.355      ;
; 1.065 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.358      ;
; 1.066 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.085      ; 1.363      ;
; 1.069 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.085      ; 1.366      ;
; 1.250 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.543      ;
; 1.250 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.543      ;
; 1.253 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 1.546      ;
; 1.320 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.077      ; 1.609      ;
; 1.358 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.077      ; 1.647      ;
; 1.371 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.783      ;
; 1.372 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 1.784      ;
; 1.528 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.077      ; 1.817      ;
; 1.591 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.077      ; 1.880      ;
; 1.608 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.077      ; 1.897      ;
; 1.625 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.035      ;
; 1.625 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.035      ;
; 1.625 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.035      ;
; 1.625 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.035      ;
; 1.625 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.035      ;
; 1.625 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.035      ;
; 1.625 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.035      ;
; 1.625 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.035      ;
; 1.631 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.077      ; 1.920      ;
; 1.634 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.077      ; 1.923      ;
; 1.702 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.025      ; 1.853      ;
; 1.710 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.120      ;
; 1.710 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.120      ;
; 1.710 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.120      ;
; 1.710 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.120      ;
; 1.710 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.120      ;
; 1.710 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 2.122      ;
; 1.710 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.120      ;
; 1.710 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.179      ; 2.120      ;
; 1.754 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.181      ; 2.166      ;
; 1.759 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.026      ; 1.911      ;
; 1.785 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.180      ; 2.196      ;
; 1.844 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.180      ; 2.255      ;
; 1.861 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.077      ; 2.150      ;
; 1.878 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.077      ; 2.167      ;
; 2.132 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.175      ; 2.538      ;
; 2.133 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.081      ; 2.426      ;
; 2.133 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.076      ; 2.421      ;
; 2.162 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.076      ; 2.450      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+-------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                    ; Note                                           ;
+-------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; 69.55 MHz   ; 69.55 MHz       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ;                                                ;
; 239.81 MHz  ; 239.81 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ;                                                ;
; 267.24 MHz  ; 267.24 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ;                                                ;
; 366.7 MHz   ; 366.7 MHz       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ;                                                ;
; 1189.06 MHz ; 402.09 MHz      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                     ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 1.994  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 4.728  ; 0.000         ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 14.193 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 23.063 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 56.301 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 0.401 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.415 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.416 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.469 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.471 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                       ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 3.795  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 3.796  ; 0.000         ;
; clk_in                                                        ; 9.855  ; 0.000         ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 14.002 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.285 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 28.286 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                     ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.994 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.118     ; 1.971      ;
; 2.329 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.626      ;
; 2.410 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.134     ; 1.539      ;
; 2.571 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.384      ;
; 2.579 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.121     ; 1.383      ;
; 2.614 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.127     ; 1.342      ;
; 2.616 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.339      ;
; 2.618 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.337      ;
; 2.640 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.122     ; 1.321      ;
; 2.670 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.285      ;
; 2.677 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.278      ;
; 2.813 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.142      ;
; 2.813 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.142      ;
; 2.814 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.141      ;
; 2.814 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.141      ;
; 2.815 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.140      ;
; 2.830 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.125     ; 1.128      ;
; 2.831 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.124      ;
; 2.831 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.124      ;
; 2.836 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.125     ; 1.122      ;
; 2.843 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.112      ;
; 2.845 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 1.110      ;
; 2.847 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.125     ; 1.111      ;
; 2.849 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.125     ; 1.109      ;
; 2.850 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.125     ; 1.108      ;
; 2.932 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.125     ; 1.026      ;
; 2.940 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.129     ; 1.014      ;
; 2.970 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.125     ; 0.988      ;
; 2.989 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.966      ;
; 2.989 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.966      ;
; 2.991 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.125     ; 0.967      ;
; 2.991 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.125     ; 0.967      ;
; 2.991 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.125     ; 0.967      ;
; 2.992 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.125     ; 0.966      ;
; 3.157 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.798      ;
; 3.157 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.798      ;
; 3.158 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.797      ;
; 3.158 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.797      ;
; 3.158 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.797      ;
; 3.159 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.127     ; 0.797      ;
; 3.159 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.125     ; 0.799      ;
; 3.160 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.795      ;
; 3.160 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.795      ;
; 3.160 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.795      ;
; 3.160 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.795      ;
; 3.161 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.794      ;
; 3.161 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.794      ;
; 3.161 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.127     ; 0.795      ;
; 3.161 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.127     ; 0.795      ;
; 3.161 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.128     ; 0.794      ;
; 4.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.110     ; 3.099      ;
; 4.578 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.168     ; 3.419      ;
; 4.634 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.168     ; 3.363      ;
; 4.713 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.172     ; 3.280      ;
; 4.758 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_2~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.111     ; 2.761      ;
; 4.796 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.113     ; 3.130      ;
; 4.844 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.168     ; 3.153      ;
; 4.873 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_3~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.109     ; 2.648      ;
; 4.906 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_3~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.109     ; 3.024      ;
; 5.155 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_1~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.116     ; 2.359      ;
; 5.163 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_2~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.111     ; 2.765      ;
; 5.198 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.078     ; 2.889      ;
; 5.260 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_1~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.116     ; 2.663      ;
; 5.418 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.079     ; 2.668      ;
; 5.515 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.078     ; 2.572      ;
; 5.516 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.073     ; 2.576      ;
; 5.560 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.073     ; 2.532      ;
; 5.633 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.073     ; 2.459      ;
; 5.641 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.078     ; 2.446      ;
; 5.645 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.073     ; 2.447      ;
; 5.681 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.073     ; 2.411      ;
; 5.782 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.073     ; 2.310      ;
; 5.798 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.079     ; 2.288      ;
; 5.811 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.187      ;
; 5.811 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.187      ;
; 5.811 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.187      ;
; 5.811 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.187      ;
; 5.811 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.187      ;
; 5.811 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.187      ;
; 5.811 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.187      ;
; 5.853 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.145      ;
; 5.853 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.145      ;
; 5.859 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.139      ;
; 5.859 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.139      ;
; 5.873 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.079     ; 2.213      ;
; 5.886 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.112      ;
; 5.886 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.112      ;
; 5.886 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.112      ;
; 5.886 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.112      ;
; 5.886 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.112      ;
; 5.886 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.112      ;
; 5.886 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.167     ; 2.112      ;
; 5.896 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 2.188      ;
; 5.899 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 2.185      ;
; 5.899 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.073     ; 2.193      ;
; 5.900 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 2.184      ;
; 5.900 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.073     ; 2.192      ;
; 5.946 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.073     ; 2.146      ;
; 5.952 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.081     ; 2.132      ;
; 5.958 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.079     ; 2.128      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 4.728 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 3.277      ;
; 4.729 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 3.276      ;
; 4.729 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 3.276      ;
; 5.310 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.166     ; 2.689      ;
; 5.436 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.656      ;
; 5.436 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.656      ;
; 5.437 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.655      ;
; 5.437 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.655      ;
; 5.469 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.623      ;
; 5.470 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.622      ;
; 5.519 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.076     ; 2.570      ;
; 5.546 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.076     ; 2.543      ;
; 5.552 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.084     ; 2.529      ;
; 5.555 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.537      ;
; 5.556 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.536      ;
; 5.556 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 2.536      ;
; 5.619 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.101     ; 1.910      ;
; 5.820 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.075     ; 2.270      ;
; 5.826 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.075     ; 2.264      ;
; 5.846 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 2.156      ;
; 5.921 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 2.081      ;
; 5.970 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.100     ; 1.969      ;
; 6.012 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.075     ; 2.078      ;
; 6.030 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.075     ; 2.060      ;
; 6.041 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.160     ; 1.964      ;
; 6.047 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.955      ;
; 6.047 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.955      ;
; 6.047 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.955      ;
; 6.047 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.955      ;
; 6.047 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.955      ;
; 6.047 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.955      ;
; 6.047 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.955      ;
; 6.076 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.075     ; 2.014      ;
; 6.083 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.075     ; 2.007      ;
; 6.144 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.858      ;
; 6.144 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.858      ;
; 6.144 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.858      ;
; 6.144 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.858      ;
; 6.144 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.858      ;
; 6.144 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.858      ;
; 6.144 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.858      ;
; 6.144 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.163     ; 1.858      ;
; 6.198 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.075     ; 1.892      ;
; 6.315 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.075     ; 1.775      ;
; 6.393 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.075     ; 1.697      ;
; 6.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.395      ;
; 6.692 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.392      ;
; 6.701 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.383      ;
; 6.712 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.372      ;
; 6.713 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.371      ;
; 6.730 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.081     ; 1.354      ;
; 6.735 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.072     ; 1.358      ;
; 6.939 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.153      ;
; 6.942 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.150      ;
; 6.942 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.150      ;
; 6.942 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.150      ;
; 6.944 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.148      ;
; 6.949 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.143      ;
; 6.997 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.095      ;
; 7.033 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.059      ;
; 7.034 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.058      ;
; 7.038 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.054      ;
; 7.040 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.052      ;
; 7.044 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.072     ; 1.049      ;
; 7.060 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.032      ;
; 7.064 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.028      ;
; 7.065 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 1.027      ;
; 7.089 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.072     ; 1.004      ;
; 7.089 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.072     ; 1.004      ;
; 7.091 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.072     ; 1.002      ;
; 7.092 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.072     ; 1.001      ;
; 7.104 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 0.988      ;
; 7.251 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.073     ; 0.841      ;
; 7.283 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.072     ; 0.810      ;
; 7.284 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.072     ; 0.809      ;
; 7.287 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.072     ; 0.806      ;
; 7.297 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.072     ; 0.796      ;
; 7.298 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.072     ; 0.795      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 14.193 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 14.322     ;
; 14.205 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 14.310     ;
; 14.279 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 14.236     ;
; 14.291 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 14.224     ;
; 14.347 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 14.168     ;
; 14.398 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 14.117     ;
; 14.410 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 14.105     ;
; 14.433 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 14.080     ;
; 14.433 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 14.082     ;
; 14.464 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.076     ; 14.033     ;
; 14.519 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.994     ;
; 14.534 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.981     ;
; 14.539 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.976     ;
; 14.551 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.964     ;
; 14.552 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.963     ;
; 14.573 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.942     ;
; 14.597 ; ltdc_de:ltdcrgb|rgbdata[6]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.076     ; 13.900     ;
; 14.620 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.895     ;
; 14.622 ; ltdc_de:ltdcrgb|rgbdata[4]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.082     ; 13.869     ;
; 14.632 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.883     ;
; 14.638 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.875     ;
; 14.644 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.871     ;
; 14.659 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.856     ;
; 14.693 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.822     ;
; 14.708 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.807     ;
; 14.723 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.792     ;
; 14.735 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.780     ;
; 14.739 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.776     ;
; 14.777 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.738     ;
; 14.778 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.737     ;
; 14.779 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.734     ;
; 14.786 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.729     ;
; 14.794 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.721     ;
; 14.800 ; ltdc_de:ltdcrgb|rgbdata_frame[12] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.713     ;
; 14.845 ; ltdc_de:ltdcrgb|rgbdata_frame[0]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.670     ;
; 14.858 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.657     ;
; 14.863 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.652     ;
; 14.870 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.645     ;
; 14.872 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.641     ;
; 14.877 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.638     ;
; 14.880 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.635     ;
; 14.886 ; ltdc_de:ltdcrgb|rgbdata_frame[12] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.627     ;
; 14.895 ; ltdc_de:ltdcrgb|rgbdata[2]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.076     ; 13.602     ;
; 14.899 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.616     ;
; 14.911 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.604     ;
; 14.913 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.602     ;
; 14.917 ; ltdc_de:ltdcrgb|rgbdata[5]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.082     ; 13.574     ;
; 14.919 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.596     ;
; 14.924 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.076     ; 13.573     ;
; 14.931 ; ltdc_de:ltdcrgb|rgbdata_frame[0]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.584     ;
; 14.933 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.582     ;
; 14.939 ; ltdc_de:ltdcrgb|rgbdata[1]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.076     ; 13.558     ;
; 14.945 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.570     ;
; 14.950 ; ltdc_de:ltdcrgb|rgbdata[3]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.082     ; 13.541     ;
; 14.963 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.550     ;
; 14.963 ; ltdc_de:ltdcrgb|rgbdata[0]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.082     ; 13.528     ;
; 14.973 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.542     ;
; 14.982 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.533     ;
; 14.983 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.532     ;
; 14.995 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.520     ;
; 15.005 ; ltdc_de:ltdcrgb|rgbdata_frame[12] ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.508     ;
; 15.012 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.503     ;
; 15.012 ; ltdc_de:ltdcrgb|rgbdata_frame[13] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.061     ; 13.500     ;
; 15.012 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.503     ;
; 15.014 ; ltdc_de:ltdcrgb|rgbdata_frame[9]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.501     ;
; 15.026 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.489     ;
; 15.038 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.477     ;
; 15.050 ; ltdc_de:ltdcrgb|rgbdata_frame[0]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.465     ;
; 15.053 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.462     ;
; 15.054 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.461     ;
; 15.057 ; ltdc_de:ltdcrgb|rgbdata[6]        ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.076     ; 13.440     ;
; 15.064 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.451     ;
; 15.075 ; ltdc_de:ltdcrgb|rgbdata_frame[14] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.438     ;
; 15.082 ; ltdc_de:ltdcrgb|rgbdata[4]        ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.082     ; 13.409     ;
; 15.087 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata_frame[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.428     ;
; 15.098 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.415     ;
; 15.098 ; ltdc_de:ltdcrgb|rgbdata_frame[13] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.061     ; 13.414     ;
; 15.100 ; ltdc_de:ltdcrgb|rgbdata_frame[9]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.415     ;
; 15.102 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.413     ;
; 15.103 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.412     ;
; 15.114 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.401     ;
; 15.116 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.076     ; 13.381     ;
; 15.123 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.392     ;
; 15.131 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.076     ; 13.366     ;
; 15.137 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata_frame[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.378     ;
; 15.139 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.374     ;
; 15.141 ; ltdc_de:ltdcrgb|rgbdata_frame[10] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.374     ;
; 15.143 ; ltdc_de:ltdcrgb|rgbdata[12]       ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.063     ; 13.367     ;
; 15.146 ; ltdc_de:ltdcrgb|rgbdata_frame[12] ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.367     ;
; 15.147 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.368     ;
; 15.161 ; ltdc_de:ltdcrgb|rgbdata_frame[14] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.352     ;
; 15.173 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata_frame[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.340     ;
; 15.180 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata_frame[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.335     ;
; 15.191 ; ltdc_de:ltdcrgb|rgbdata_frame[0]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.324     ;
; 15.199 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.316     ;
; 15.216 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.299     ;
; 15.217 ; ltdc_de:ltdcrgb|rgbdata_frame[13] ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.061     ; 13.295     ;
; 15.219 ; ltdc_de:ltdcrgb|rgbdata_frame[9]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.296     ;
; 15.223 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata_frame[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.060     ; 13.290     ;
; 15.227 ; ltdc_de:ltdcrgb|rgbdata_frame[10] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.058     ; 13.288     ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 23.063 ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.520     ; 1.850      ;
; 23.077 ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.517     ; 1.839      ;
; 23.098 ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.499     ; 1.836      ;
; 23.155 ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.521     ; 1.757      ;
; 23.222 ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.514     ; 1.697      ;
; 23.254 ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.482     ; 1.697      ;
; 23.296 ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.531     ; 1.606      ;
; 23.323 ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.494     ; 1.616      ;
; 23.355 ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.521     ; 1.557      ;
; 23.379 ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.522     ; 1.532      ;
; 23.389 ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.529     ; 1.515      ;
; 23.392 ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.532     ; 1.509      ;
; 23.400 ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.521     ; 1.512      ;
; 23.427 ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.532     ; 1.474      ;
; 23.510 ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.533     ; 1.390      ;
; 23.514 ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.526     ; 1.393      ;
; 23.517 ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.526     ; 1.390      ;
; 23.532 ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.533     ; 1.368      ;
; 23.545 ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.529     ; 1.359      ;
; 23.546 ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.494     ; 1.393      ;
; 23.566 ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.521     ; 1.346      ;
; 23.619 ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.534     ; 1.280      ;
; 23.671 ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.529     ; 1.233      ;
; 23.675 ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.529     ; 1.229      ;
; 23.727 ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.529     ; 1.177      ;
; 23.768 ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 1.168      ;
; 23.777 ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 1.159      ;
; 23.855 ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.529     ; 1.049      ;
; 23.864 ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.532     ; 1.037      ;
; 23.895 ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.532     ; 1.006      ;
; 23.902 ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.532     ; 0.999      ;
; 23.908 ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 1.028      ;
; 23.908 ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 1.028      ;
; 23.909 ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 1.027      ;
; 23.909 ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 1.027      ;
; 23.910 ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 1.026      ;
; 23.910 ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 1.026      ;
; 23.911 ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 1.025      ;
; 23.911 ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 1.025      ;
; 23.911 ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 1.025      ;
; 23.912 ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 1.024      ;
; 24.117 ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 0.819      ;
; 24.117 ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 0.819      ;
; 24.118 ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 0.818      ;
; 24.118 ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 0.818      ;
; 24.118 ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 0.818      ;
; 24.118 ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 0.818      ;
; 24.118 ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 0.818      ;
; 24.119 ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 0.817      ;
; 24.119 ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -1.497     ; 0.817      ;
; 26.486 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.099     ; 1.988      ;
; 26.494 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.093     ; 1.986      ;
; 26.690 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.106     ; 1.777      ;
; 26.704 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.107     ; 1.762      ;
; 26.748 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.097     ; 1.728      ;
; 26.854 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.096     ; 1.623      ;
; 27.006 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.098     ; 1.469      ;
; 27.007 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.106     ; 1.460      ;
; 27.010 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.098     ; 1.465      ;
; 27.114 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.108     ; 1.351      ;
; 27.117 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.113     ; 1.343      ;
; 27.118 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.097     ; 1.358      ;
; 27.140 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.097     ; 1.336      ;
; 27.154 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.097     ; 1.322      ;
; 27.259 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.105     ; 1.209      ;
; 27.307 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.109     ; 1.157      ;
; 27.440 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.105     ; 1.028      ;
; 27.441 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.105     ; 1.027      ;
; 27.445 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.109     ; 1.019      ;
; 27.446 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.109     ; 1.018      ;
; 27.476 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.109     ; 0.988      ;
; 27.480 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.105     ; 0.988      ;
; 27.484 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.109     ; 0.980      ;
; 27.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.106     ; 0.795      ;
; 27.673 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.105     ; 0.795      ;
; 56.300 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 57.142       ; -0.074     ; 0.770      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 56.301 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 57.142       ; -0.073     ; 0.770      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.401 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|colorstate_line.0000  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ltdc_de:ltdcrgb|colorstate_frame.0011 ; ltdc_de:ltdcrgb|colorstate_frame.0011 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ltdc_de:ltdcrgb|colorstate_frame.0100 ; ltdc_de:ltdcrgb|colorstate_frame.0100 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ltdc_de:ltdcrgb|colorstate_frame.0010 ; ltdc_de:ltdcrgb|colorstate_frame.0010 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; ltdc_de:ltdcrgb|colorstate_line.0010  ; ltdc_de:ltdcrgb|colorstate_line.0010  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ltdc_de:ltdcrgb|colorstate_line.0001  ; ltdc_de:ltdcrgb|colorstate_line.0001  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ltdc_de:ltdcrgb|colorstate_line.0101  ; ltdc_de:ltdcrgb|colorstate_line.0101  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ltdc_de:ltdcrgb|colorstate_line.0011  ; ltdc_de:ltdcrgb|colorstate_line.0011  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ltdc_de:ltdcrgb|colorstate_line.0100  ; ltdc_de:ltdcrgb|colorstate_line.0100  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ltdc_de:ltdcrgb|colorstate_frame.0101 ; ltdc_de:ltdcrgb|colorstate_frame.0101 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ltdc_de:ltdcrgb|colorstate_frame.0001 ; ltdc_de:ltdcrgb|colorstate_frame.0001 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.499 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; ltdc_de:ltdcrgb|rgbdata_frame[6]      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.766      ;
; 0.611 ; ltdc_de:ltdcrgb|rgbdata_out[1]        ; serdes[5]                             ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.883      ;
; 0.684 ; ltdc_de:ltdcrgb|h[3]                  ; ltdc_de:ltdcrgb|h[3]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; ltdc_de:ltdcrgb|v[1]                  ; ltdc_de:ltdcrgb|v[1]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; ltdc_de:ltdcrgb|h[1]                  ; ltdc_de:ltdcrgb|h[1]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.689 ; ltdc_de:ltdcrgb|h[2]                  ; ltdc_de:ltdcrgb|h[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; ltdc_de:ltdcrgb|h[4]                  ; ltdc_de:ltdcrgb|h[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.705 ; ltdc_de:ltdcrgb|v[3]                  ; ltdc_de:ltdcrgb|v[3]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; ltdc_de:ltdcrgb|v[5]                  ; ltdc_de:ltdcrgb|v[5]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; ltdc_de:ltdcrgb|v[13]                 ; ltdc_de:ltdcrgb|v[13]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; ltdc_de:ltdcrgb|h[5]                  ; ltdc_de:ltdcrgb|h[5]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; ltdc_de:ltdcrgb|h[13]                 ; ltdc_de:ltdcrgb|h[13]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; ltdc_de:ltdcrgb|v[11]                 ; ltdc_de:ltdcrgb|v[11]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; ltdc_de:ltdcrgb|h[11]                 ; ltdc_de:ltdcrgb|h[11]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; ltdc_de:ltdcrgb|v[15]                 ; ltdc_de:ltdcrgb|v[15]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; ltdc_de:ltdcrgb|v[6]                  ; ltdc_de:ltdcrgb|v[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; ltdc_de:ltdcrgb|h[15]                 ; ltdc_de:ltdcrgb|h[15]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; ltdc_de:ltdcrgb|h[6]                  ; ltdc_de:ltdcrgb|h[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; ltdc_de:ltdcrgb|v[7]                  ; ltdc_de:ltdcrgb|v[7]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; ltdc_de:ltdcrgb|v[9]                  ; ltdc_de:ltdcrgb|v[9]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; ltdc_de:ltdcrgb|h[7]                  ; ltdc_de:ltdcrgb|h[7]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; ltdc_de:ltdcrgb|h[9]                  ; ltdc_de:ltdcrgb|h[9]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.710 ; ltdc_de:ltdcrgb|v[2]                  ; ltdc_de:ltdcrgb|v[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; ltdc_de:ltdcrgb|v[4]                  ; ltdc_de:ltdcrgb|v[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; ltdc_de:ltdcrgb|v[10]                 ; ltdc_de:ltdcrgb|v[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; ltdc_de:ltdcrgb|v[12]                 ; ltdc_de:ltdcrgb|v[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; ltdc_de:ltdcrgb|v[14]                 ; ltdc_de:ltdcrgb|v[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; ltdc_de:ltdcrgb|h[10]                 ; ltdc_de:ltdcrgb|h[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; ltdc_de:ltdcrgb|h[12]                 ; ltdc_de:ltdcrgb|h[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; ltdc_de:ltdcrgb|h[14]                 ; ltdc_de:ltdcrgb|h[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; ltdc_de:ltdcrgb|v[0]                  ; ltdc_de:ltdcrgb|v[0]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; ltdc_de:ltdcrgb|v[8]                  ; ltdc_de:ltdcrgb|v[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; ltdc_de:ltdcrgb|h[0]                  ; ltdc_de:ltdcrgb|h[0]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; ltdc_de:ltdcrgb|h[8]                  ; ltdc_de:ltdcrgb|h[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.774 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[2]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.042      ;
; 0.780 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[1]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.048      ;
; 0.781 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[7]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.049      ;
; 0.782 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[6]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.050      ;
; 0.783 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[4]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.051      ;
; 0.783 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[5]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.051      ;
; 0.783 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[0]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.051      ;
; 0.825 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[3]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.093      ;
; 0.866 ; ltdc_de:ltdcrgb|h[15]                 ; serdes[17]                            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.886 ; ltdc_de:ltdcrgb|rgbdata_out[6]        ; serdes[25]                            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.158      ;
; 0.896 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; ltdc_de:ltdcrgb|rgbdata_frame[16]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.163      ;
; 0.897 ; ltdc_de:ltdcrgb|rgbdata_out[9]        ; serdes[11]                            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.175      ;
; 0.897 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; ltdc_de:ltdcrgb|rgbdata_frame[12]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.164      ;
; 0.906 ; ltdc_de:ltdcrgb|rgbdata_out[2]        ; serdes[6]                             ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.178      ;
; 0.907 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.174      ;
; 0.919 ; ltdc_de:ltdcrgb|rgbdata_out[0]        ; serdes[4]                             ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.191      ;
; 1.005 ; ltdc_de:ltdcrgb|v[0]                  ; ltdc_de:ltdcrgb|v[1]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; ltdc_de:ltdcrgb|h[0]                  ; ltdc_de:ltdcrgb|h[1]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; ltdc_de:ltdcrgb|h[2]                  ; ltdc_de:ltdcrgb|h[3]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; ltdc_de:ltdcrgb|h[3]                  ; ltdc_de:ltdcrgb|h[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; ltdc_de:ltdcrgb|h[4]                  ; ltdc_de:ltdcrgb|h[5]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.009 ; ltdc_de:ltdcrgb|h[1]                  ; ltdc_de:ltdcrgb|h[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.277      ;
; 1.009 ; ltdc_de:ltdcrgb|v[1]                  ; ltdc_de:ltdcrgb|v[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.277      ;
; 1.022 ; ltdc_de:ltdcrgb|h[0]                  ; ltdc_de:ltdcrgb|h[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.290      ;
; 1.022 ; ltdc_de:ltdcrgb|v[0]                  ; ltdc_de:ltdcrgb|v[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.290      ;
; 1.023 ; ltdc_de:ltdcrgb|h[2]                  ; ltdc_de:ltdcrgb|h[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.024 ; ltdc_de:ltdcrgb|h[4]                  ; ltdc_de:ltdcrgb|h[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.026 ; ltdc_de:ltdcrgb|v[6]                  ; ltdc_de:ltdcrgb|v[7]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; ltdc_de:ltdcrgb|h[6]                  ; ltdc_de:ltdcrgb|h[7]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; ltdc_de:ltdcrgb|v[5]                  ; ltdc_de:ltdcrgb|v[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; ltdc_de:ltdcrgb|v[3]                  ; ltdc_de:ltdcrgb|v[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; ltdc_de:ltdcrgb|v[13]                 ; ltdc_de:ltdcrgb|v[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; ltdc_de:ltdcrgb|h[13]                 ; ltdc_de:ltdcrgb|h[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; ltdc_de:ltdcrgb|h[5]                  ; ltdc_de:ltdcrgb|h[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; ltdc_de:ltdcrgb|v[2]                  ; ltdc_de:ltdcrgb|v[3]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; ltdc_de:ltdcrgb|v[4]                  ; ltdc_de:ltdcrgb|v[5]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; ltdc_de:ltdcrgb|v[11]                 ; ltdc_de:ltdcrgb|v[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; ltdc_de:ltdcrgb|h[11]                 ; ltdc_de:ltdcrgb|h[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; ltdc_de:ltdcrgb|v[12]                 ; ltdc_de:ltdcrgb|v[13]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; ltdc_de:ltdcrgb|h[12]                 ; ltdc_de:ltdcrgb|h[13]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; ltdc_de:ltdcrgb|v[10]                 ; ltdc_de:ltdcrgb|v[11]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; ltdc_de:ltdcrgb|h[10]                 ; ltdc_de:ltdcrgb|h[11]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; ltdc_de:ltdcrgb|v[14]                 ; ltdc_de:ltdcrgb|v[15]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; ltdc_de:ltdcrgb|h[14]                 ; ltdc_de:ltdcrgb|h[15]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; ltdc_de:ltdcrgb|v[8]                  ; ltdc_de:ltdcrgb|v[9]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; ltdc_de:ltdcrgb|h[8]                  ; ltdc_de:ltdcrgb|h[9]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.032 ; ltdc_de:ltdcrgb|v[9]                  ; ltdc_de:ltdcrgb|v[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; ltdc_de:ltdcrgb|h[9]                  ; ltdc_de:ltdcrgb|h[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; ltdc_de:ltdcrgb|v[7]                  ; ltdc_de:ltdcrgb|v[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; ltdc_de:ltdcrgb|h[7]                  ; ltdc_de:ltdcrgb|h[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.041 ; ltdc_de:ltdcrgb|v[6]                  ; ltdc_de:ltdcrgb|v[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; ltdc_de:ltdcrgb|h[6]                  ; ltdc_de:ltdcrgb|h[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.044 ; ltdc_de:ltdcrgb|v[2]                  ; ltdc_de:ltdcrgb|v[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; ltdc_de:ltdcrgb|v[4]                  ; ltdc_de:ltdcrgb|v[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; ltdc_de:ltdcrgb|v[12]                 ; ltdc_de:ltdcrgb|v[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.415  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 3.582  ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.128     ; 0.759      ;
; 3.582  ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.128     ; 0.759      ;
; 3.582  ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.128     ; 0.759      ;
; 3.582  ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.758      ;
; 3.582  ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.758      ;
; 3.583  ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.759      ;
; 3.583  ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.759      ;
; 3.584  ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.760      ;
; 3.584  ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.760      ;
; 3.754  ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.167     ; 0.892      ;
; 3.758  ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.128     ; 0.935      ;
; 3.758  ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.934      ;
; 3.758  ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.934      ;
; 3.758  ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.934      ;
; 3.758  ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.934      ;
; 3.759  ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.935      ;
; 3.760  ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.936      ;
; 3.760  ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.128     ; 0.937      ;
; 3.760  ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.128     ; 0.937      ;
; 3.760  ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 0.936      ;
; 3.761  ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.167     ; 0.899      ;
; 3.779  ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.167     ; 0.917      ;
; 3.794  ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.163     ; 0.936      ;
; 3.937  ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 1.113      ;
; 3.942  ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.129     ; 1.118      ;
; 3.962  ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.169     ; 1.098      ;
; 3.992  ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.163     ; 1.134      ;
; 4.018  ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.163     ; 1.160      ;
; 4.023  ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.163     ; 1.165      ;
; 4.026  ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.126     ; 1.205      ;
; 4.033  ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.156     ; 1.182      ;
; 4.041  ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.164     ; 1.182      ;
; 4.054  ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.168     ; 1.191      ;
; 4.061  ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.162     ; 1.204      ;
; 4.067  ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.161     ; 1.211      ;
; 4.068  ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.168     ; 1.205      ;
; 4.181  ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.125     ; 1.361      ;
; 4.201  ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.167     ; 1.339      ;
; 4.220  ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.167     ; 1.358      ;
; 4.238  ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.115     ; 1.428      ;
; 4.247  ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.157     ; 1.395      ;
; 4.253  ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.156     ; 1.402      ;
; 4.254  ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.164     ; 1.395      ;
; 4.269  ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.156     ; 1.418      ;
; 4.273  ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.150     ; 1.428      ;
; 4.326  ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.166     ; 1.465      ;
; 4.443  ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.130     ; 1.618      ;
; 4.469  ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.152     ; 1.622      ;
; 4.487  ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.155     ; 1.637      ;
; 4.508  ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -1.156     ; 1.657      ;
; 29.056 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.038      ; 0.738      ;
; 29.057 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.037      ; 0.738      ;
; 29.195 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.035      ; 0.874      ;
; 29.196 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.035      ; 0.875      ;
; 29.203 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.039      ; 0.886      ;
; 29.218 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.035      ; 0.897      ;
; 29.221 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.035      ; 0.900      ;
; 29.227 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.039      ; 0.910      ;
; 29.229 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.039      ; 0.912      ;
; 29.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.035      ; 1.100      ;
; 29.463 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.039      ; 1.146      ;
; 29.463 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.046      ; 1.153      ;
; 29.467 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.046      ; 1.157      ;
; 29.487 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.046      ; 1.177      ;
; 29.493 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.030      ; 1.167      ;
; 29.500 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.035      ; 1.179      ;
; 29.629 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.038      ; 1.311      ;
; 29.647 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.045      ; 1.336      ;
; 29.653 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.045      ; 1.342      ;
; 29.680 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.047      ; 1.371      ;
; 29.883 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.036      ; 1.563      ;
; 29.886 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.038      ; 1.568      ;
; 29.936 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.046      ; 1.626      ;
; 29.969 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.050      ; 1.663      ;
; 29.985 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.044      ; 1.673      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.416 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.000        ; 0.073      ; 0.684      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.469 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.473 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.476 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.518 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.786      ;
; 0.519 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.787      ;
; 0.520 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.788      ;
; 0.597 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.602 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.870      ;
; 0.639 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 0.910      ;
; 0.641 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 0.912      ;
; 0.642 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.911      ;
; 0.643 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 0.914      ;
; 0.643 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.912      ;
; 0.645 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.646 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.915      ;
; 0.646 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.915      ;
; 0.651 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.920      ;
; 0.652 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.921      ;
; 0.652 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.921      ;
; 0.652 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.921      ;
; 0.674 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.674 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.943      ;
; 0.680 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.949      ;
; 0.683 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.074      ; 0.952      ;
; 0.686 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.711 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.732 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 0.735 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.735 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.782 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.050      ;
; 0.783 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.051      ;
; 0.784 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.052      ;
; 0.809 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.077      ; 1.081      ;
; 0.838 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.075      ; 1.108      ;
; 0.839 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.075      ; 1.109      ;
; 0.881 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.070      ; 1.146      ;
; 0.888 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.070      ; 1.153      ;
; 0.889 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.070      ; 1.154      ;
; 0.890 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.070      ; 1.155      ;
; 0.894 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.070      ; 1.159      ;
; 0.895 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.070      ; 1.160      ;
; 0.895 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.070      ; 1.160      ;
; 0.897 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.070      ; 1.162      ;
; 0.904 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.070      ; 1.169      ;
; 0.912 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.070      ; 1.177      ;
; 0.979 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.070      ; 1.244      ;
; 0.981 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.070      ; 1.246      ;
; 1.005 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.079 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.347      ;
; 1.152 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.423      ;
; 1.160 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.428      ;
; 1.161 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.429      ;
; 1.162 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.162 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.164 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.432      ;
; 1.164 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.432      ;
; 1.165 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.433      ;
; 1.170 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.081      ; 1.446      ;
; 1.176 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.444      ;
; 1.177 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.445      ;
; 1.178 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.073      ; 1.446      ;
; 1.184 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.455      ;
; 1.193 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.464      ;
; 1.193 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.464      ;
; 1.196 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.467      ;
; 1.196 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.467      ;
; 1.197 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.468      ;
; 1.198 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.068      ; 1.461      ;
; 1.198 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.469      ;
; 1.213 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.076      ; 1.484      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.471 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.478 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.745      ;
; 0.480 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.748      ;
; 0.507 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.775      ;
; 0.616 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.883      ;
; 0.643 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.910      ;
; 0.644 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.912      ;
; 0.646 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.916      ;
; 0.663 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.931      ;
; 0.664 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.932      ;
; 0.666 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.074      ; 0.935      ;
; 0.668 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.936      ;
; 0.669 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.937      ;
; 0.687 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.691 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.959      ;
; 0.696 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
; 0.716 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 0.984      ;
; 0.874 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.142      ;
; 0.874 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.142      ;
; 0.877 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.145      ;
; 0.924 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.074      ; 1.193      ;
; 0.925 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.074      ; 1.194      ;
; 0.945 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.074      ; 1.214      ;
; 0.946 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.075      ; 1.216      ;
; 0.947 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.075      ; 1.217      ;
; 0.951 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.074      ; 1.220      ;
; 0.955 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.074      ; 1.224      ;
; 0.988 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.256      ;
; 0.988 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.256      ;
; 0.991 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.259      ;
; 1.152 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.420      ;
; 1.152 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.420      ;
; 1.155 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.073      ; 1.423      ;
; 1.172 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.070      ; 1.437      ;
; 1.224 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.070      ; 1.489      ;
; 1.236 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.160      ; 1.610      ;
; 1.237 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.160      ; 1.611      ;
; 1.367 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.070      ; 1.632      ;
; 1.414 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.070      ; 1.679      ;
; 1.427 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.070      ; 1.692      ;
; 1.480 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.850      ;
; 1.480 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.850      ;
; 1.480 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.850      ;
; 1.480 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.850      ;
; 1.480 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.850      ;
; 1.480 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.850      ;
; 1.480 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.850      ;
; 1.480 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.850      ;
; 1.485 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.070      ; 1.750      ;
; 1.488 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.070      ; 1.753      ;
; 1.529 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.022      ; 1.663      ;
; 1.557 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.927      ;
; 1.557 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.927      ;
; 1.557 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.927      ;
; 1.557 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.927      ;
; 1.557 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.927      ;
; 1.557 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.927      ;
; 1.557 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.156      ; 1.927      ;
; 1.559 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.160      ; 1.933      ;
; 1.577 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.160      ; 1.951      ;
; 1.587 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.023      ; 1.722      ;
; 1.617 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.157      ; 1.988      ;
; 1.675 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.157      ; 2.046      ;
; 1.690 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.070      ; 1.955      ;
; 1.692 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.070      ; 1.957      ;
; 1.893 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.070      ; 2.158      ;
; 1.900 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.154      ; 2.268      ;
; 1.909 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.072      ; 2.176      ;
; 1.921 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.070      ; 2.186      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                     ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 2.985  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 6.509  ; 0.000         ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 21.761 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 24.741 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 56.734 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 0.186 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.193 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.193 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.193 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.194 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                       ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 3.879  ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 3.879  ; 0.000         ;
; clk_in                                                        ; 9.423  ; 0.000         ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 14.082 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.327 ; 0.000         ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 28.368 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                     ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 2.985 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.116     ; 0.967      ;
; 3.185 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.759      ;
; 3.217 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.130     ; 0.721      ;
; 3.295 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.120     ; 0.653      ;
; 3.315 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.629      ;
; 3.323 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.622      ;
; 3.325 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.620      ;
; 3.326 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.618      ;
; 3.332 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.119     ; 0.617      ;
; 3.338 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.607      ;
; 3.342 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.602      ;
; 3.403 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.542      ;
; 3.403 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.542      ;
; 3.404 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.541      ;
; 3.404 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.541      ;
; 3.404 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.541      ;
; 3.412 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.532      ;
; 3.412 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.532      ;
; 3.412 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.533      ;
; 3.415 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.122     ; 0.531      ;
; 3.415 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.530      ;
; 3.416 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.122     ; 0.530      ;
; 3.416 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.122     ; 0.530      ;
; 3.418 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.122     ; 0.528      ;
; 3.421 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.524      ;
; 3.477 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.122     ; 0.469      ;
; 3.484 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.460      ;
; 3.492 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.122     ; 0.454      ;
; 3.496 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.449      ;
; 3.498 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.447      ;
; 3.499 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.446      ;
; 3.499 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.446      ;
; 3.500 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.445      ;
; 3.501 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.122     ; 0.445      ;
; 3.568 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.377      ;
; 3.569 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.376      ;
; 3.570 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.375      ;
; 3.570 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.375      ;
; 3.570 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.375      ;
; 3.570 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.375      ;
; 3.571 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.374      ;
; 3.572 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.373      ;
; 3.572 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.373      ;
; 3.572 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.372      ;
; 3.572 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.124     ; 0.372      ;
; 3.573 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.372      ;
; 3.573 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.372      ;
; 3.573 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.372      ;
; 3.573 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11]                                     ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.372      ;
; 3.573 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.081        ; -0.123     ; 0.372      ;
; 6.379 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.059     ; 1.474      ;
; 6.446 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.091     ; 1.613      ;
; 6.484 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.091     ; 1.575      ;
; 6.501 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.096     ; 1.553      ;
; 6.564 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.091     ; 1.495      ;
; 6.569 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_2~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.060     ; 1.283      ;
; 6.593 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.060     ; 1.450      ;
; 6.597 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_3~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.058     ; 1.257      ;
; 6.661 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_3~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.058     ; 1.384      ;
; 6.755 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_1~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.063     ; 1.094      ;
; 6.760 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_2~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.060     ; 1.283      ;
; 6.773 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.043     ; 1.334      ;
; 6.823 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out:ddio_out|ddio_outa_1~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.063     ; 1.217      ;
; 6.871 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.044     ; 1.235      ;
; 6.909 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.204      ;
; 6.912 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.043     ; 1.195      ;
; 6.940 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.173      ;
; 6.943 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.170      ;
; 6.947 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.166      ;
; 6.973 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.140      ;
; 6.977 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.043     ; 1.130      ;
; 7.025 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.044     ; 1.081      ;
; 7.027 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.086      ;
; 7.050 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.043     ; 1.057      ;
; 7.053 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.043     ; 1.054      ;
; 7.058 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.043     ; 1.049      ;
; 7.064 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.997      ;
; 7.064 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.997      ;
; 7.064 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.997      ;
; 7.064 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.997      ;
; 7.064 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.997      ;
; 7.064 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.090     ; 0.996      ;
; 7.064 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.997      ;
; 7.064 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.090     ; 0.996      ;
; 7.064 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.997      ;
; 7.075 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.038      ;
; 7.075 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.090     ; 0.985      ;
; 7.075 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.090     ; 0.985      ;
; 7.076 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.043     ; 1.031      ;
; 7.082 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.043     ; 1.025      ;
; 7.082 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.043     ; 1.025      ;
; 7.091 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.044     ; 1.015      ;
; 7.094 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.019      ;
; 7.096 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.037     ; 1.017      ;
; 7.098 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.963      ;
; 7.098 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.963      ;
; 7.098 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.963      ;
; 7.098 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.963      ;
; 7.098 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.963      ;
; 7.098 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a                                      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                         ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.163        ; -0.089     ; 0.963      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 6.509 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 1.556      ;
; 6.511 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 1.554      ;
; 6.511 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 1.554      ;
; 6.784 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.087     ; 1.279      ;
; 6.845 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 1.269      ;
; 6.848 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 1.266      ;
; 6.848 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 1.266      ;
; 6.874 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 1.240      ;
; 6.876 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 1.238      ;
; 6.876 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 1.238      ;
; 6.909 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 1.202      ;
; 6.917 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 1.194      ;
; 6.936 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.042     ; 1.172      ;
; 6.937 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 1.177      ;
; 6.939 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 1.175      ;
; 6.939 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 1.175      ;
; 6.996 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.056     ; 0.860      ;
; 7.073 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 1.038      ;
; 7.073 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.084     ; 0.993      ;
; 7.081 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 1.030      ;
; 7.105 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.084     ; 0.961      ;
; 7.129 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 0.982      ;
; 7.139 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 0.972      ;
; 7.140 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.925      ;
; 7.140 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.925      ;
; 7.140 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.925      ;
; 7.140 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.925      ;
; 7.140 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.925      ;
; 7.140 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.925      ;
; 7.140 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.925      ;
; 7.147 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.918      ;
; 7.159 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 0.952      ;
; 7.168 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 0.943      ;
; 7.170 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.055     ; 0.878      ;
; 7.185 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.880      ;
; 7.185 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.880      ;
; 7.185 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.880      ;
; 7.185 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.880      ;
; 7.185 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.880      ;
; 7.185 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.880      ;
; 7.185 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.880      ;
; 7.185 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.085     ; 0.880      ;
; 7.231 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 0.880      ;
; 7.302 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 0.809      ;
; 7.321 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 0.790      ;
; 7.454 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.040     ; 0.656      ;
; 7.458 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.040     ; 0.652      ;
; 7.459 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.040     ; 0.651      ;
; 7.459 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 0.652      ;
; 7.460 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.039     ; 0.651      ;
; 7.473 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.040     ; 0.637      ;
; 7.475 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.639      ;
; 7.564 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.549      ;
; 7.567 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.546      ;
; 7.569 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.544      ;
; 7.570 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.543      ;
; 7.570 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.543      ;
; 7.572 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.541      ;
; 7.609 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.504      ;
; 7.609 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.504      ;
; 7.615 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.498      ;
; 7.616 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.497      ;
; 7.617 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.496      ;
; 7.635 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.478      ;
; 7.635 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.479      ;
; 7.641 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.472      ;
; 7.642 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.471      ;
; 7.659 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.454      ;
; 7.673 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.440      ;
; 7.674 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.439      ;
; 7.675 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.438      ;
; 7.675 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.438      ;
; 7.714 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.036     ; 0.400      ;
; 7.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.382      ;
; 7.731 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.382      ;
; 7.735 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.378      ;
; 7.739 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.374      ;
; 7.741 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8.163        ; -0.037     ; 0.372      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 21.761 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.769      ;
; 21.767 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.763      ;
; 21.836 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.694      ;
; 21.842 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.688      ;
; 21.848 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.682      ;
; 21.870 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.659      ;
; 21.881 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.649      ;
; 21.887 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.643      ;
; 21.913 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.617      ;
; 21.917 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.613      ;
; 21.927 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.603      ;
; 21.929 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 6.591      ;
; 21.951 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.578      ;
; 21.956 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.574      ;
; 21.962 ; ltdc_de:ltdcrgb|rgbdata_frame[12] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.567      ;
; 21.982 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 6.549      ;
; 21.984 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.546      ;
; 21.990 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.539      ;
; 21.990 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.540      ;
; 21.994 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.536      ;
; 21.994 ; ltdc_de:ltdcrgb|rgbdata[6]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 6.526      ;
; 22.005 ; ltdc_de:ltdcrgb|rgbdata[4]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.045     ; 6.508      ;
; 22.008 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.522      ;
; 22.011 ; ltdc_de:ltdcrgb|rgbdata_frame[13] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.518      ;
; 22.026 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.504      ;
; 22.028 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.502      ;
; 22.032 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.498      ;
; 22.033 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.497      ;
; 22.043 ; ltdc_de:ltdcrgb|rgbdata_frame[12] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.486      ;
; 22.047 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.483      ;
; 22.059 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.471      ;
; 22.063 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 6.468      ;
; 22.065 ; ltdc_de:ltdcrgb|rgbdata_frame[0]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.465      ;
; 22.069 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.461      ;
; 22.075 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.455      ;
; 22.082 ; ltdc_de:ltdcrgb|rgbdata_frame[12] ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.447      ;
; 22.092 ; ltdc_de:ltdcrgb|rgbdata_frame[13] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.437      ;
; 22.093 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.436      ;
; 22.101 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.429      ;
; 22.102 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.428      ;
; 22.102 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 6.429      ;
; 22.105 ; ltdc_de:ltdcrgb|rgbdata_frame[9]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 6.426      ;
; 22.108 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.422      ;
; 22.109 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.421      ;
; 22.131 ; ltdc_de:ltdcrgb|rgbdata_frame[13] ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.398      ;
; 22.135 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.394      ;
; 22.136 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.394      ;
; 22.137 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.393      ;
; 22.138 ; ltdc_de:ltdcrgb|rgbdata_frame[14] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.391      ;
; 22.143 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.387      ;
; 22.144 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.386      ;
; 22.146 ; ltdc_de:ltdcrgb|rgbdata_frame[0]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.384      ;
; 22.147 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 6.373      ;
; 22.148 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.382      ;
; 22.150 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.380      ;
; 22.156 ; ltdc_de:ltdcrgb|rgbdata[2]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 6.364      ;
; 22.157 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.373      ;
; 22.158 ; ltdc_de:ltdcrgb|rgbdata[5]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.045     ; 6.355      ;
; 22.162 ; ltdc_de:ltdcrgb|rgbdata[1]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 6.358      ;
; 22.163 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.367      ;
; 22.169 ; ltdc_de:ltdcrgb|rgbdata_frame[10] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 6.362      ;
; 22.176 ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 6.345      ;
; 22.177 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.353      ;
; 22.178 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.352      ;
; 22.178 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.351      ;
; 22.180 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.350      ;
; 22.185 ; ltdc_de:ltdcrgb|rgbdata_frame[0]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.345      ;
; 22.185 ; ltdc_de:ltdcrgb|rgbdata_frame[12] ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.344      ;
; 22.186 ; ltdc_de:ltdcrgb|rgbdata_frame[9]  ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 6.345      ;
; 22.186 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.344      ;
; 22.188 ; ltdc_de:ltdcrgb|rgbdata[0]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.045     ; 6.325      ;
; 22.189 ; ltdc_de:ltdcrgb|rgbdata[3]        ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.045     ; 6.324      ;
; 22.192 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.338      ;
; 22.205 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 6.326      ;
; 22.211 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.318      ;
; 22.212 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.318      ;
; 22.212 ; ltdc_de:ltdcrgb|rgbdata[6]        ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 6.308      ;
; 22.219 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 6.301      ;
; 22.219 ; ltdc_de:ltdcrgb|rgbdata_frame[14] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.310      ;
; 22.220 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.310      ;
; 22.221 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.309      ;
; 22.223 ; ltdc_de:ltdcrgb|rgbdata[4]        ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.045     ; 6.290      ;
; 22.225 ; ltdc_de:ltdcrgb|rgbdata_frame[9]  ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 6.306      ;
; 22.226 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.304      ;
; 22.227 ; ltdc_de:ltdcrgb|rgbdata_frame[12] ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.302      ;
; 22.232 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata_frame[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.298      ;
; 22.233 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 6.287      ;
; 22.234 ; ltdc_de:ltdcrgb|rgbdata_frame[13] ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.295      ;
; 22.235 ; ltdc_de:ltdcrgb|rgbdata_frame[1]  ; ltdc_de:ltdcrgb|rgbdata[17]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.295      ;
; 22.238 ; ltdc_de:ltdcrgb|rgbdata[7]        ; ltdc_de:ltdcrgb|rgbdata[21]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.038     ; 6.282      ;
; 22.241 ; ltdc_de:ltdcrgb|rgbdata_frame[5]  ; ltdc_de:ltdcrgb|rgbdata_frame[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.289      ;
; 22.246 ; ltdc_de:ltdcrgb|rgbdata_frame[6]  ; ltdc_de:ltdcrgb|rgbdata[23]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.029     ; 6.283      ;
; 22.247 ; ltdc_de:ltdcrgb|rgbdata_frame[11] ; ltdc_de:ltdcrgb|rgbdata[18]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 6.284      ;
; 22.247 ; ltdc_de:ltdcrgb|rgbdata_frame[4]  ; ltdc_de:ltdcrgb|rgbdata_frame[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.283      ;
; 22.250 ; ltdc_de:ltdcrgb|rgbdata_frame[10] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 6.281      ;
; 22.251 ; ltdc_de:ltdcrgb|rgbdata_frame[8]  ; ltdc_de:ltdcrgb|rgbdata[19]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.027     ; 6.280      ;
; 22.251 ; ltdc_de:ltdcrgb|rgbdata_frame[2]  ; ltdc_de:ltdcrgb|rgbdata[22]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.279      ;
; 22.254 ; ltdc_de:ltdcrgb|rgbdata_frame[3]  ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.276      ;
; 22.255 ; ltdc_de:ltdcrgb|rgbdata_frame[7]  ; ltdc_de:ltdcrgb|rgbdata_frame[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.028     ; 6.275      ;
; 22.257 ; ltdc_de:ltdcrgb|rgbdata_frame[19] ; ltdc_de:ltdcrgb|rgbdata[20]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 28.571       ; -0.037     ; 6.264      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 24.741 ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.755     ; 0.922      ;
; 24.785 ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.760     ; 0.873      ;
; 24.797 ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.819      ;
; 24.822 ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.759     ; 0.837      ;
; 24.834 ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.797     ; 0.787      ;
; 24.866 ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.764     ; 0.788      ;
; 24.872 ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.760     ; 0.786      ;
; 24.883 ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.799     ; 0.736      ;
; 24.918 ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.772     ; 0.728      ;
; 24.955 ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.760     ; 0.703      ;
; 24.961 ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.760     ; 0.697      ;
; 24.964 ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.767     ; 0.687      ;
; 24.965 ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.804     ; 0.649      ;
; 24.985 ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.771     ; 0.662      ;
; 24.998 ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.771     ; 0.649      ;
; 25.000 ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.770     ; 0.648      ;
; 25.000 ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.773     ; 0.645      ;
; 25.007 ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.765     ; 0.646      ;
; 25.013 ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.773     ; 0.632      ;
; 25.020 ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.767     ; 0.631      ;
; 25.024 ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.760     ; 0.634      ;
; 25.068 ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.772     ; 0.578      ;
; 25.090 ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.526      ;
; 25.093 ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.523      ;
; 25.097 ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.769     ; 0.552      ;
; 25.102 ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.769     ; 0.547      ;
; 25.119 ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.769     ; 0.530      ;
; 25.162 ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.454      ;
; 25.163 ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.453      ;
; 25.164 ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.452      ;
; 25.164 ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.452      ;
; 25.165 ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.451      ;
; 25.166 ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.450      ;
; 25.166 ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.450      ;
; 25.167 ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.449      ;
; 25.167 ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.449      ;
; 25.167 ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.449      ;
; 25.169 ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.769     ; 0.480      ;
; 25.177 ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.770     ; 0.471      ;
; 25.186 ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.770     ; 0.462      ;
; 25.191 ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.770     ; 0.457      ;
; 25.229 ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.387      ;
; 25.230 ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.386      ;
; 25.231 ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.385      ;
; 25.231 ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.385      ;
; 25.231 ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.385      ;
; 25.231 ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.385      ;
; 25.232 ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.384      ;
; 25.232 ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.384      ;
; 25.232 ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 26.531       ; -0.802     ; 0.384      ;
; 27.637 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.003      ; 0.924      ;
; 27.648 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.011      ; 0.921      ;
; 27.707 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.006      ; 0.857      ;
; 27.762 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.006     ; 0.790      ;
; 27.770 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.001     ; 0.787      ;
; 27.810 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.006      ; 0.754      ;
; 27.812 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.006      ; 0.752      ;
; 27.819 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.008      ; 0.747      ;
; 27.919 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.013     ; 0.626      ;
; 27.921 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.008     ; 0.629      ;
; 27.924 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.001     ; 0.633      ;
; 27.929 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.006      ; 0.635      ;
; 27.942 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.006      ; 0.622      ;
; 27.944 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; 0.006      ; 0.620      ;
; 28.012 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.004     ; 0.542      ;
; 28.039 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.004     ; 0.515      ;
; 28.084 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.004     ; 0.470      ;
; 28.087 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.004     ; 0.467      ;
; 28.089 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.004     ; 0.465      ;
; 28.090 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.004     ; 0.464      ;
; 28.100 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.004     ; 0.454      ;
; 28.103 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.005     ; 0.450      ;
; 28.105 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.004     ; 0.449      ;
; 28.182 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.004     ; 0.372      ;
; 28.184 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 28.571       ; -0.002     ; 0.372      ;
; 56.733 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 57.142       ; -0.037     ; 0.359      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 56.734 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 57.142       ; -0.036     ; 0.359      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.186 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|colorstate_line.0000  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ltdc_de:ltdcrgb|colorstate_line.0010  ; ltdc_de:ltdcrgb|colorstate_line.0010  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ltdc_de:ltdcrgb|colorstate_line.0001  ; ltdc_de:ltdcrgb|colorstate_line.0001  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ltdc_de:ltdcrgb|colorstate_line.0101  ; ltdc_de:ltdcrgb|colorstate_line.0101  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ltdc_de:ltdcrgb|colorstate_line.0011  ; ltdc_de:ltdcrgb|colorstate_line.0011  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ltdc_de:ltdcrgb|colorstate_line.0100  ; ltdc_de:ltdcrgb|colorstate_line.0100  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ltdc_de:ltdcrgb|colorstate_frame.0011 ; ltdc_de:ltdcrgb|colorstate_frame.0011 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ltdc_de:ltdcrgb|colorstate_frame.0101 ; ltdc_de:ltdcrgb|colorstate_frame.0101 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ltdc_de:ltdcrgb|colorstate_frame.0100 ; ltdc_de:ltdcrgb|colorstate_frame.0100 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ltdc_de:ltdcrgb|colorstate_frame.0010 ; ltdc_de:ltdcrgb|colorstate_frame.0010 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ltdc_de:ltdcrgb|colorstate_frame.0001 ; ltdc_de:ltdcrgb|colorstate_frame.0001 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.209 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; ltdc_de:ltdcrgb|rgbdata_frame[6]      ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.263 ; ltdc_de:ltdcrgb|rgbdata_out[1]        ; serdes[5]                             ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.292 ; ltdc_de:ltdcrgb|h[3]                  ; ltdc_de:ltdcrgb|h[3]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; ltdc_de:ltdcrgb|h[1]                  ; ltdc_de:ltdcrgb|h[1]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; ltdc_de:ltdcrgb|v[1]                  ; ltdc_de:ltdcrgb|v[1]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ltdc_de:ltdcrgb|h[2]                  ; ltdc_de:ltdcrgb|h[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; ltdc_de:ltdcrgb|h[4]                  ; ltdc_de:ltdcrgb|h[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.303 ; ltdc_de:ltdcrgb|h[15]                 ; ltdc_de:ltdcrgb|h[15]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; ltdc_de:ltdcrgb|v[15]                 ; ltdc_de:ltdcrgb|v[15]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; ltdc_de:ltdcrgb|h[0]                  ; ltdc_de:ltdcrgb|h[0]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ltdc_de:ltdcrgb|h[5]                  ; ltdc_de:ltdcrgb|h[5]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ltdc_de:ltdcrgb|h[11]                 ; ltdc_de:ltdcrgb|h[11]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ltdc_de:ltdcrgb|h[13]                 ; ltdc_de:ltdcrgb|h[13]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|v[0]                  ; ltdc_de:ltdcrgb|v[0]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|v[3]                  ; ltdc_de:ltdcrgb|v[3]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|v[5]                  ; ltdc_de:ltdcrgb|v[5]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|v[11]                 ; ltdc_de:ltdcrgb|v[11]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|v[13]                 ; ltdc_de:ltdcrgb|v[13]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ltdc_de:ltdcrgb|h[6]                  ; ltdc_de:ltdcrgb|h[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ltdc_de:ltdcrgb|h[7]                  ; ltdc_de:ltdcrgb|h[7]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; ltdc_de:ltdcrgb|h[9]                  ; ltdc_de:ltdcrgb|h[9]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; ltdc_de:ltdcrgb|v[6]                  ; ltdc_de:ltdcrgb|v[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ltdc_de:ltdcrgb|v[7]                  ; ltdc_de:ltdcrgb|v[7]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ltdc_de:ltdcrgb|v[9]                  ; ltdc_de:ltdcrgb|v[9]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ltdc_de:ltdcrgb|h[8]                  ; ltdc_de:ltdcrgb|h[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; ltdc_de:ltdcrgb|h[14]                 ; ltdc_de:ltdcrgb|h[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; ltdc_de:ltdcrgb|v[2]                  ; ltdc_de:ltdcrgb|v[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ltdc_de:ltdcrgb|v[4]                  ; ltdc_de:ltdcrgb|v[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ltdc_de:ltdcrgb|v[8]                  ; ltdc_de:ltdcrgb|v[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ltdc_de:ltdcrgb|v[14]                 ; ltdc_de:ltdcrgb|v[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ltdc_de:ltdcrgb|h[10]                 ; ltdc_de:ltdcrgb|h[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; ltdc_de:ltdcrgb|h[12]                 ; ltdc_de:ltdcrgb|h[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; ltdc_de:ltdcrgb|v[10]                 ; ltdc_de:ltdcrgb|v[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; ltdc_de:ltdcrgb|v[12]                 ; ltdc_de:ltdcrgb|v[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.339 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[2]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.347 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[1]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.468      ;
; 0.348 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[7]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.469      ;
; 0.349 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[6]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.350 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[4]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.350 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[5]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.350 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[0]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.360 ; ltdc_de:ltdcrgb|colorstate_line.0000  ; ltdc_de:ltdcrgb|rgbdata_out[3]        ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.481      ;
; 0.361 ; ltdc_de:ltdcrgb|h[15]                 ; serdes[17]                            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.481      ;
; 0.384 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; ltdc_de:ltdcrgb|rgbdata_frame[16]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.504      ;
; 0.386 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; ltdc_de:ltdcrgb|rgbdata_frame[12]     ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.506      ;
; 0.388 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; ltdc_de:ltdcrgb|colorstate_frame.0000 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.508      ;
; 0.401 ; ltdc_de:ltdcrgb|rgbdata_out[9]        ; serdes[11]                            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.533      ;
; 0.403 ; ltdc_de:ltdcrgb|rgbdata_out[6]        ; serdes[25]                            ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.524      ;
; 0.407 ; ltdc_de:ltdcrgb|rgbdata_out[2]        ; serdes[6]                             ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.528      ;
; 0.414 ; ltdc_de:ltdcrgb|rgbdata_out[0]        ; serdes[4]                             ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.441 ; ltdc_de:ltdcrgb|h[3]                  ; ltdc_de:ltdcrgb|h[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; ltdc_de:ltdcrgb|h[1]                  ; ltdc_de:ltdcrgb|h[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; ltdc_de:ltdcrgb|v[1]                  ; ltdc_de:ltdcrgb|v[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.451 ; ltdc_de:ltdcrgb|h[0]                  ; ltdc_de:ltdcrgb|h[1]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; ltdc_de:ltdcrgb|h[2]                  ; ltdc_de:ltdcrgb|h[3]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; ltdc_de:ltdcrgb|v[0]                  ; ltdc_de:ltdcrgb|v[1]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; ltdc_de:ltdcrgb|h[4]                  ; ltdc_de:ltdcrgb|h[5]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; ltdc_de:ltdcrgb|h[5]                  ; ltdc_de:ltdcrgb|h[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; ltdc_de:ltdcrgb|h[13]                 ; ltdc_de:ltdcrgb|h[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; ltdc_de:ltdcrgb|h[11]                 ; ltdc_de:ltdcrgb|h[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; ltdc_de:ltdcrgb|v[5]                  ; ltdc_de:ltdcrgb|v[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ltdc_de:ltdcrgb|h[7]                  ; ltdc_de:ltdcrgb|h[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; ltdc_de:ltdcrgb|v[3]                  ; ltdc_de:ltdcrgb|v[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ltdc_de:ltdcrgb|v[13]                 ; ltdc_de:ltdcrgb|v[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ltdc_de:ltdcrgb|h[9]                  ; ltdc_de:ltdcrgb|h[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; ltdc_de:ltdcrgb|v[11]                 ; ltdc_de:ltdcrgb|v[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ltdc_de:ltdcrgb|h[0]                  ; ltdc_de:ltdcrgb|h[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; ltdc_de:ltdcrgb|v[7]                  ; ltdc_de:ltdcrgb|v[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; ltdc_de:ltdcrgb|v[9]                  ; ltdc_de:ltdcrgb|v[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; ltdc_de:ltdcrgb|h[2]                  ; ltdc_de:ltdcrgb|h[4]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; ltdc_de:ltdcrgb|v[0]                  ; ltdc_de:ltdcrgb|v[2]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; ltdc_de:ltdcrgb|h[4]                  ; ltdc_de:ltdcrgb|h[6]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.463 ; ltdc_de:ltdcrgb|h[6]                  ; ltdc_de:ltdcrgb|h[7]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; ltdc_de:ltdcrgb|h[14]                 ; ltdc_de:ltdcrgb|h[15]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; ltdc_de:ltdcrgb|h[8]                  ; ltdc_de:ltdcrgb|h[9]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; ltdc_de:ltdcrgb|v[6]                  ; ltdc_de:ltdcrgb|v[7]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; ltdc_de:ltdcrgb|v[14]                 ; ltdc_de:ltdcrgb|v[15]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; ltdc_de:ltdcrgb|h[10]                 ; ltdc_de:ltdcrgb|h[11]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; ltdc_de:ltdcrgb|h[12]                 ; ltdc_de:ltdcrgb|h[13]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; ltdc_de:ltdcrgb|v[2]                  ; ltdc_de:ltdcrgb|v[3]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; ltdc_de:ltdcrgb|v[4]                  ; ltdc_de:ltdcrgb|v[5]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; ltdc_de:ltdcrgb|v[8]                  ; ltdc_de:ltdcrgb|v[9]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; ltdc_de:ltdcrgb|v[10]                 ; ltdc_de:ltdcrgb|v[11]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; ltdc_de:ltdcrgb|v[12]                 ; ltdc_de:ltdcrgb|v[13]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; ltdc_de:ltdcrgb|h[6]                  ; ltdc_de:ltdcrgb|h[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; ltdc_de:ltdcrgb|h[8]                  ; ltdc_de:ltdcrgb|h[10]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; ltdc_de:ltdcrgb|v[6]                  ; ltdc_de:ltdcrgb|v[8]                  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; ltdc_de:ltdcrgb|h[12]                 ; ltdc_de:ltdcrgb|h[14]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; ltdc_de:ltdcrgb|h[10]                 ; ltdc_de:ltdcrgb|h[12]                 ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.233 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.354      ;
; 0.234 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.355      ;
; 0.236 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.252 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.257 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.265 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[1]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe7a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe8a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.038      ; 0.396      ;
; 0.275 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe5a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.038      ; 0.397      ;
; 0.275 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe6a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.038      ; 0.397      ;
; 0.286 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.038      ; 0.408      ;
; 0.286 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[2]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.038      ; 0.408      ;
; 0.288 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.038      ; 0.410      ;
; 0.291 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[0]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.038      ; 0.413      ;
; 0.292 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.301 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[6] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg30|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg29|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.315 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.343 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.464      ;
; 0.343 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.464      ;
; 0.345 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.466      ;
; 0.364 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg24|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.038      ; 0.486      ;
; 0.376 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.376 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.376 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe3a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.039      ; 0.499      ;
; 0.377 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe4a[1]                                        ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.039      ; 0.500      ;
; 0.377 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.497      ;
; 0.378 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.498      ;
; 0.380 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.500      ;
; 0.382 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.384 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.504      ;
; 0.385 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.505      ;
; 0.385 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.505      ;
; 0.385 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.505      ;
; 0.430 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.551      ;
; 0.435 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg28|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.555      ;
; 0.446 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.482 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.603      ;
; 0.504 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.506 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[2]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.509 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[5] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.041      ; 0.634      ;
; 0.516 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.640      ;
; 0.516 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.640      ;
; 0.517 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.641      ;
; 0.518 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.642      ;
; 0.518 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.642      ;
; 0.519 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.643      ;
; 0.520 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.644      ;
; 0.525 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.529 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[5] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.653      ;
; 0.531 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.655      ;
; 0.532 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.656      ;
; 0.532 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[4] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.656      ;
; 0.533 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[1]      ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr2|counter_reg_bit[0]      ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg23|shift_reg[6] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.658      ;
; 0.534 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg27|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg25|shift_reg[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.659      ;
; 0.535 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe11                                           ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:shift_reg26|shift_reg[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.040      ; 0.659      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.197 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.321      ;
; 0.216 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.336      ;
; 0.263 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.383      ;
; 0.266 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.274 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.282 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.038      ; 0.404      ;
; 0.287 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.408      ;
; 0.287 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.408      ;
; 0.289 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.410      ;
; 0.292 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[4] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[1]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.300 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[3] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[2]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.307 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[4]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.375 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.495      ;
; 0.375 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.495      ;
; 0.378 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.498      ;
; 0.399 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[1] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0]     ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.038      ; 0.521      ;
; 0.413 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.041      ; 0.538      ;
; 0.418 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.041      ; 0.543      ;
; 0.423 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.041      ; 0.548      ;
; 0.424 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.041      ; 0.549      ;
; 0.425 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.041      ; 0.550      ;
; 0.427 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.547      ;
; 0.427 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.547      ;
; 0.428 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.041      ; 0.553      ;
; 0.430 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.550      ;
; 0.517 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.522 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[2]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.085      ; 0.710      ;
; 0.523 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[1]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.085      ; 0.711      ;
; 0.558 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.035      ; 0.677      ;
; 0.569 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.035      ; 0.688      ;
; 0.636 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.035      ; 0.755      ;
; 0.648 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.837      ;
; 0.648 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.837      ;
; 0.648 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.837      ;
; 0.648 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.837      ;
; 0.648 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.837      ;
; 0.648 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.837      ;
; 0.648 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe17a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.837      ;
; 0.648 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.837      ;
; 0.667 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.035      ; 0.786      ;
; 0.672 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.085      ; 0.860      ;
; 0.673 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.035      ; 0.792      ;
; 0.674 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_cntr:cntr13|counter_reg_bit[0]            ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.085      ; 0.862      ;
; 0.676 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.035      ; 0.795      ;
; 0.676 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.035      ; 0.795      ;
; 0.684 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.873      ;
; 0.684 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.873      ;
; 0.684 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.873      ;
; 0.684 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.873      ;
; 0.684 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe16a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.873      ;
; 0.684 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[2]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.873      ;
; 0.684 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe19a[0]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.873      ;
; 0.699 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_h|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.006      ; 0.763      ;
; 0.718 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_shift_reg:outclk_shift_l|shift_reg[0] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|lcd_serdes_tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.007      ; 0.783      ;
; 0.726 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.915      ;
; 0.744 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe18a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.035      ; 0.863      ;
; 0.749 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[0]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.035      ; 0.868      ;
; 0.757 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                              ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.086      ; 0.946      ;
; 0.869 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[2]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.039      ; 0.992      ;
; 0.870 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a                                        ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -0.001       ; 0.084      ; 1.057      ;
; 0.873 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe14a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.034      ; 0.991      ;
; 0.875 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe15a[1]                                          ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|dffe22                                                  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.034      ; 0.993      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.193  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe1a  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 2.734  ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.604     ; 0.324      ;
; 2.735  ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.604     ; 0.325      ;
; 2.736  ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.604     ; 0.326      ;
; 2.736  ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.605     ; 0.325      ;
; 2.737  ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.605     ; 0.326      ;
; 2.737  ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.605     ; 0.326      ;
; 2.737  ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.606     ; 0.325      ;
; 2.738  ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.606     ; 0.326      ;
; 2.739  ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.606     ; 0.327      ;
; 2.765  ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.570     ; 0.389      ;
; 2.769  ; serdes[18]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[18] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.570     ; 0.393      ;
; 2.776  ; serdes[14]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[14] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.570     ; 0.400      ;
; 2.779  ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.568     ; 0.405      ;
; 2.808  ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.604     ; 0.398      ;
; 2.809  ; serdes[12]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.604     ; 0.399      ;
; 2.810  ; serdes[19]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.605     ; 0.399      ;
; 2.810  ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.604     ; 0.400      ;
; 2.810  ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.606     ; 0.398      ;
; 2.810  ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.606     ; 0.398      ;
; 2.811  ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.606     ; 0.399      ;
; 2.812  ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.606     ; 0.400      ;
; 2.812  ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.605     ; 0.401      ;
; 2.812  ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.605     ; 0.401      ;
; 2.841  ; serdes[3]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[3]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.568     ; 0.467      ;
; 2.854  ; serdes[11]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[11] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.568     ; 0.480      ;
; 2.858  ; serdes[7]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[7]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.568     ; 0.484      ;
; 2.868  ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.572     ; 0.490      ;
; 2.869  ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.604     ; 0.459      ;
; 2.874  ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.606     ; 0.462      ;
; 2.904  ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.567     ; 0.531      ;
; 2.906  ; serdes[0]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[0]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.560     ; 0.540      ;
; 2.913  ; serdes[26]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[26] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.565     ; 0.542      ;
; 2.915  ; serdes[21]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[21] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.573     ; 0.536      ;
; 2.918  ; serdes[27]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[27] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.573     ; 0.539      ;
; 2.921  ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.570     ; 0.545      ;
; 2.949  ; serdes[20]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[20] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.570     ; 0.573      ;
; 2.959  ; serdes[22]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.607     ; 0.546      ;
; 2.959  ; serdes[10]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[10] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.570     ; 0.583      ;
; 2.976  ; serdes[2]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[2]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.560     ; 0.610      ;
; 2.978  ; serdes[9]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[9]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.567     ; 0.605      ;
; 2.985  ; serdes[6]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[6]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.560     ; 0.619      ;
; 3.007  ; serdes[8]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[8]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.571     ; 0.630      ;
; 3.019  ; serdes[25]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[25] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.561     ; 0.652      ;
; 3.031  ; serdes[13]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.601     ; 0.624      ;
; 3.033  ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.563     ; 0.664      ;
; 3.070  ; serdes[17]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.600     ; 0.664      ;
; 3.090  ; serdes[5]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[5]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.559     ; 0.725      ;
; 3.105  ; serdes[4]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[4]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.560     ; 0.739      ;
; 3.126  ; serdes[23]                                                                                             ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.604     ; 0.716      ;
; 3.127  ; serdes[1]                                                                                              ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|l_sync_a[1]  ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -2.040       ; -0.556     ; 0.765      ;
; 28.708 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[22] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[22] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.073      ; 0.314      ;
; 28.709 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[23] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[23] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.072      ; 0.314      ;
; 28.776 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[12] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[12] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.073      ; 0.382      ;
; 28.776 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[13] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[13] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.071      ; 0.380      ;
; 28.777 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[14] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[14] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.071      ; 0.381      ;
; 28.786 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[18] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[18] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.071      ; 0.390      ;
; 28.786 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[7]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[7]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.073      ; 0.392      ;
; 28.787 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[20] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[20] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.071      ; 0.391      ;
; 28.787 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[11] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[11] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.073      ; 0.393      ;
; 28.851 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[19] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[19] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.071      ; 0.455      ;
; 28.866 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[8]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[8]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.073      ; 0.472      ;
; 28.910 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[2]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[2]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.082      ; 0.525      ;
; 28.915 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[1]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[1]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.082      ; 0.530      ;
; 28.920 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[6]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[6]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.082      ; 0.535      ;
; 28.927 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[27] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[27] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.069      ; 0.529      ;
; 28.935 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[21] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[21] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.064      ; 0.532      ;
; 28.955 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[9]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[9]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.074      ; 0.562      ;
; 29.009 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[25] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[25] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.081      ; 0.623      ;
; 29.012 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[26] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[26] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.081      ; 0.626      ;
; 29.017 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[5]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[5]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.083      ; 0.633      ;
; 29.086 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[10] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[10] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.074      ; 0.693      ;
; 29.091 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[3]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[3]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.070      ; 0.694      ;
; 29.108 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[4]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[4]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.082      ; 0.723      ;
; 29.162 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[0]  ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[0]  ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.086      ; 0.781      ;
; 29.167 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_a[17] ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|h_sync_b[17] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; -28.571      ; 0.079      ; 0.779      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.194 ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; lcd_serdes_tx:tx_auo|altlvds_tx:ALTLVDS_TX_component|lcd_serdes_tx_lvds_tx:auto_generated|sync_dffe12a ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+----------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                          ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                               ; 1.855  ; 0.186 ; N/A      ; N/A     ; 3.795               ;
;  clk_in                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 13.403 ; 0.186 ; N/A      ; N/A     ; 14.000              ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 1.855  ; 0.193 ; N/A      ; N/A     ; 3.795               ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 4.429  ; 0.193 ; N/A      ; N/A     ; 3.796               ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 22.802 ; 0.193 ; N/A      ; N/A     ; 28.285              ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 56.204 ; 0.194 ; N/A      ; N/A     ; 28.286              ;
; Design-wide TNS                                                ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_in                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txdata[0]     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txdata[1]     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txdata[2]     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txdata[3]     ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txclk         ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txdata[0](n)  ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txdata[1](n)  ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txdata[2](n)  ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txdata[3](n)  ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; txclk(n)      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; txdata[0]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txdata[1]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txdata[2]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txdata[3]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txclk         ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
; txdata[0](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txdata[1](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txdata[2](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txdata[3](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
; txclk(n)      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.41e-10 s                  ; 2.41e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.41e-10 s                 ; 2.41e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; txdata[0]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txdata[1]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txdata[2]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txdata[3]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txclk         ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
; txdata[0](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txdata[1](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txdata[2](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txdata[3](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; txclk(n)      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.01e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.01e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; txdata[0]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txdata[1]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txdata[2]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txdata[3]     ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txclk         ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; txdata[0](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txdata[1](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txdata[2](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txdata[3](n)  ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
; txclk(n)      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.7e-10 s                   ; 1.7e-10 s                   ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.7e-10 s                  ; 1.7e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 169954   ; 0        ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 164      ; 0        ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 40       ; 50       ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 71       ; 0        ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40       ; 0        ; 0        ; 0        ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 25       ; 0        ; 25       ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 1        ; 0        ; 25       ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; 169954   ; 0        ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 164      ; 0        ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 40       ; 50       ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 71       ; 0        ; 0        ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 40       ; 0        ; 0        ; 0        ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 25       ; 0        ; 25       ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; 1        ; 0        ; 25       ; 0        ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; 1        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                    ;
+---------------------------------------------------------------+---------------------------------------------------------------+-----------+-------------+
; Target                                                        ; Clock                                                         ; Type      ; Status      ;
+---------------------------------------------------------------+---------------------------------------------------------------+-----------+-------------+
; clk_in                                                        ; clk_in                                                        ; Base      ; Constrained ;
; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]       ; Generated ; Constrained ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; Generated ; Constrained ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; Generated ; Constrained ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] ; Generated ; Constrained ;
; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] ; Generated ; Constrained ;
+---------------------------------------------------------------+---------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; txclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txclk(n)     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[0](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[1](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[2](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[3](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; txclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txclk(n)     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[0](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[1](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[2](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txdata[3](n) ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Aug  9 17:11:57 2022
Info: Command: quartus_sta cy_lvdslcd -c cy_lvdslcd
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cy_lvdslcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_in clk_in
    Info (332110): create_generated_clock -source {lcdpll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 7 -duty_cycle 50.00 -name {lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]} {lcdpll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -multiply_by 7 -phase -90.00 -duty_cycle 50.00 -name {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]} {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]}
    Info (332110): create_generated_clock -source {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -multiply_by 7 -phase 90.00 -duty_cycle 50.00 -name {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]} {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]}
    Info (332110): create_generated_clock -source {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -phase -12.86 -duty_cycle 50.00 -name {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]} {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2]}
    Info (332110): create_generated_clock -source {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -divide_by 2 -phase 12.86 -duty_cycle 50.00 -name {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]} {tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.855               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     4.429               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):    13.403               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    22.802               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):    56.204               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.464               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):     0.465               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
    Info (332119):     0.500               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.501               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.796               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     3.798               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     9.858               0.000 clk_in 
    Info (332119):    14.000               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    28.286               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
    Info (332119):    28.287               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.994               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     4.728               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):    14.193               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    23.063               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):    56.301               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.415               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):     0.416               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
    Info (332119):     0.469               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.471               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.795
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.795               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     3.796               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     9.855               0.000 clk_in 
    Info (332119):    14.002               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    28.285               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):    28.286               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.985
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.985               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     6.509               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):    21.761               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.741               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):    56.734               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.193               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     0.193               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):     0.194               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.879
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.879               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     3.879               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     9.423               0.000 clk_in 
    Info (332119):    14.082               0.000 lcdpll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    28.327               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[2] 
    Info (332119):    28.368               0.000 tx_auo|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 486 megabytes
    Info: Processing ended: Tue Aug  9 17:11:59 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


