# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Mealy_Example_3_Way_Process.srcs/sources_1/new/Mealy_Example.v" \
"../../../../Mealy_Example_3_Way_Process.srcs/sim_1/new/Mealy_Example_3_Way_process_Tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
