# Generated by Yosys 0.9 (git sha1 1979e0b)

.model demo
.inputs CLK
.outputs RST SCL DC MOSI CS
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_ I1=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_ I2=$false I3=$false O=$0\dc[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$abc$4194$new_n189_ I3=$false O=$abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=state[4] I3=state[5] O=$abc$4194$new_n189_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$4194$new_n191_ I1=state[0] I2=state[1] I3=$false O=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[2] I1=state[4] I2=state[5] I3=state[3] O=$abc$4194$new_n191_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=params_left[3] I1=params_left[4] I2=$abc$4194$new_n195_ I3=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_ O=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$4194$new_n189_ I1=state[2] I2=state[3] I3=$false O=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$4194$new_n196_ I1=$abc$4194$new_n197_ I2=$abc$4194$new_n198_ I3=$false O=$abc$4194$new_n195_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=params_left[6] I1=params_left[9] I2=params_left[11] I3=params_left[12] O=$abc$4194$new_n196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[0] I1=params_left[1] I2=params_left[2] I3=params_left[5] O=$abc$4194$new_n197_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[7] I1=params_left[8] I2=params_left[10] I3=params_left[13] O=$abc$4194$new_n198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[1] I2=$false I3=$false O=$abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$4194$sub$demo.v:306$145_Y[4] I1=state[0] I2=state[1] I3=$abc$4194$new_n191_ O=$abc$4194$new_n203_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$4194$memory\num_params$rdmux[0][0][0]$a$931[4]_new_ I1=$abc$4194$new_n203_ I2=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I3=$abc$4194$sub$demo.v:317$148_Y[4] O=$0\params_left[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_ I1=$abc$4194$sub$demo.v:306$145_Y[2] I2=$abc$4194$sub$demo.v:306$145_Y[3] I3=$false O=$abc$4194$memory\num_params$rdmux[0][0][0]$a$931[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$4194$new_n209_ I1=$abc$4194$new_n207_ I2=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I3=$abc$4194$sub$demo.v:317$148_Y[0] O=$0\params_left[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$4194$sub$demo.v:306$145_Y[3] I1=$abc$4194$memory\num_params$rdmux[0][2][0]$a$940[2]_new_ I2=$abc$4194$new_n203_ I3=$false O=$abc$4194$new_n207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_ I1=$abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0] I2=$false I3=$false O=$abc$4194$memory\num_params$rdmux[0][2][0]$a$940[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_ I1=$abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0] I2=$abc$4194$sub$demo.v:306$145_Y[3] I3=$abc$4194$sub$demo.v:306$145_Y[2] O=$abc$4194$new_n209_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001110000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I1=$abc$4194$sub$demo.v:317$148_Y[9] I2=$abc$4194$procmux$527.B_AND_S[27]_new_ I3=$false O=$0\params_left[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_ I1=$abc$4194$memory\num_params$rdmux[0][2][0]$a$940[2]_new_ I2=$abc$4194$sub$demo.v:306$145_Y[2] I3=$abc$4194$sub$demo.v:306$145_Y[4] O=$abc$4194$procmux$527.B_AND_S[27]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I1=$abc$4194$sub$demo.v:317$148_Y[12] I2=$abc$4194$procmux$527.B_AND_S[27]_new_ I3=$false O=$0\params_left[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I1=$abc$4194$sub$demo.v:317$148_Y[13] I2=$abc$4194$procmux$527.B_AND_S[27]_new_ I3=$false O=$0\params_left[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I1=$abc$4194$sub$demo.v:317$148_Y[2] I2=$abc$4194$procmux$527.B_AND_S[16]_new_inv_ I3=$false O=$0\params_left[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$4194$new_n207_ I1=$abc$4194$memory\num_params$rdmux[0][0][0]$b$932[2]_new_ I2=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_ I3=$false O=$abc$4194$procmux$527.B_AND_S[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0] I1=$abc$4194$sub$demo.v:306$145_Y[2] I2=$abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_ I3=$false O=$abc$4194$memory\num_params$rdmux[0][0][0]$b$932[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100001
.gate SB_LUT4 I0=$abc$4194$memrd$\params$demo.v:310$146_DATA[7]_new_inv_ I1=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_ I2=$abc$4194$procmux$558.B_AND_S[15]_new_ I3=$false O=$0\data[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_ I1=data[7] I2=$abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_ I3=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_ O=$abc$4194$procmux$558.B_AND_S[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=state[0] I1=$abc$4194$new_n221_ I2=$false I3=$false O=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[1] I1=$abc$4194$new_n222_ I2=$false I3=$false O=$abc$4194$new_n221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[3] I1=state[4] I2=state[5] I3=state[2] O=$abc$4194$new_n222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4194$memory\cmd$rdmux[0][0][0]$a$790[7]_new_inv_ I1=cmd_counter[4] I2=$false I3=$false O=$abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cmd_counter[1] I1=cmd_counter[0] I2=cmd_counter[2] I3=cmd_counter[3] O=$abc$4194$memory\cmd$rdmux[0][0][0]$a$790[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$4194$new_n226_ I1=$abc$4194$new_n227_ I2=$false I3=$false O=$abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[1] I2=cmd_counter[2] I3=cmd_counter[4] O=$abc$4194$new_n226_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=cmd_counter[1] I1=cmd_counter[4] I2=cmd_counter[2] I3=cmd_counter[3] O=$abc$4194$new_n227_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110111111100
.gate SB_LUT4 I0=$abc$4194$new_n232_ I1=$abc$4194$new_n234_ I2=$abc$4194$new_n229_ I3=$abc$4194$new_n237_ O=$abc$4194$memrd$\params$demo.v:310$146_DATA[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=param_counter[2] I1=$abc$4194$new_n230_ I2=param_counter[5] I3=param_counter[6] O=$abc$4194$new_n229_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=$abc$4194$new_n231_ I3=$false O=$abc$4194$new_n230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=param_counter[4] I1=param_counter[3] I2=$false I3=$false O=$abc$4194$new_n231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=param_counter[1] I3=$abc$4194$new_n233_ O=$abc$4194$new_n232_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100100000000
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[4] I2=$false I3=$false O=$abc$4194$new_n233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_ I1=$abc$4194$new_n236_ I2=param_counter[2] I3=param_counter[5] O=$abc$4194$new_n234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=$false I3=$false O=$abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[4] I1=param_counter[3] I2=$false I3=$false O=$abc$4194$new_n236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[3] I2=param_counter[1] I3=param_counter[6] O=$abc$4194$new_n237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110111111111111
.gate SB_LUT4 I0=data[6] I1=$abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_ I2=$abc$4194$memrd$\cmd$demo.v:228$132_DATA[6]_new_ I3=$false O=$abc$4194$procmux$561_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cmd_counter[3] I1=cmd_counter[2] I2=$abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_ I3=$false O=$abc$4194$memrd$\cmd$demo.v:228$132_DATA[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_ I1=$abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_ I2=$false I3=$false O=$abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][0][0]$b$1177[6]_new_ I1=param_counter[6] I2=$false I3=$false O=$abc$4194$new_n243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[3] I2=$false I3=$false O=$abc$4194$memory\params$rdmux[0][0][0]$b$1177[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=$false I3=$false O=$abc$4194$memory\params$rdmux[0][4][0]$b$1222[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4194$new_n251_ I1=$abc$4194$new_n257_ I2=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_ I3=$abc$4194$procmux$558.B_AND_S[13]_new_ O=$0\data[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:168:logic_reduce$1759[3]_new_ I1=data[5] I2=$abc$4194$auto$simplemap.cc:168:logic_reduce$1759[2]_new_inv_ I3=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_ O=$abc$4194$procmux$558.B_AND_S[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$4194$new_n254_ I1=$abc$4194$new_n252_ I2=$abc$4194$new_n234_ I3=$abc$4194$new_n255_ O=$abc$4194$new_n251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][2][0]$a$1185[4]_new_inv_ I1=param_counter[4] I2=$false I3=$false O=$abc$4194$new_n252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[3] I2=param_counter[1] I3=param_counter[0] O=$abc$4194$memory\params$rdmux[0][2][0]$a$1185[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001110010101001
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=$abc$4194$new_n233_ I3=$false O=$abc$4194$new_n254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4194$new_n256_ I1=param_counter[1] I2=param_counter[5] I3=param_counter[6] O=$abc$4194$new_n255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[4] I2=param_counter[2] I3=param_counter[3] O=$abc$4194$new_n256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][0][0]$b$1177[6]_new_ I1=$abc$4194$memory\params$rdmux[0][4][0]$b$1222[5]_new_inv_ I2=param_counter[6] I3=$false O=$abc$4194$new_n257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$4194$new_n262_ I1=$abc$4194$new_n267_ I2=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_ I3=$abc$4194$procmux$558.B_AND_S[12]_new_ O=$0\data[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_ I1=data[4] I2=$abc$4194$memrd$\cmd$demo.v:228$132_DATA[4]_new_ I3=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_ O=$abc$4194$procmux$558.B_AND_S[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$4194$memory\cmd$rdmux[0][2][1]$b$803[4]_new_inv_ I1=cmd_counter[4] I2=cmd_counter[3] I3=cmd_counter[2] O=$abc$4194$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000011
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[1] I2=$false I3=$false O=$abc$4194$memory\cmd$rdmux[0][2][1]$b$803[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4194$new_n266_ I1=param_counter[5] I2=$abc$4194$new_n252_ I3=$abc$4194$new_n263_ O=$abc$4194$new_n262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$4194$new_n265_ I1=$abc$4194$new_n264_ I2=param_counter[6] I3=$false O=$abc$4194$new_n263_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=param_counter[1] I3=$abc$4194$new_n231_ O=$abc$4194$new_n264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101111111111
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[1] I2=param_counter[0] I3=param_counter[5] O=$abc$4194$new_n265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=$abc$4194$new_n231_ I3=param_counter[2] O=$abc$4194$new_n266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][4][0]$b$1222[5]_new_inv_ I1=$abc$4194$new_n268_ I2=$false I3=$false O=$abc$4194$new_n267_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_ I1=param_counter[3] I2=param_counter[6] I3=$false O=$abc$4194$new_n268_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_ I1=data[3] I2=$abc$4194$memrd$\cmd$demo.v:228$132_DATA[3]_new_inv_ I3=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_ O=$abc$4194$procmux$558.B_AND_S[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cmd_counter[1] I1=$abc$4194$new_n272_ I2=cmd_counter[2] I3=$abc$4194$new_n226_ O=$abc$4194$memrd$\cmd$demo.v:228$132_DATA[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=cmd_counter[4] I1=cmd_counter[3] I2=$false I3=$false O=$abc$4194$new_n272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=param_counter[1] I3=param_counter[3] O=$abc$4194$new_n276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[1] I2=param_counter[3] I3=param_counter[0] O=$abc$4194$memory\params$rdmux[0][2][0]$a$1185[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001010000101001
.gate SB_LUT4 I0=$abc$4194$new_n281_ I1=$abc$4194$new_n280_ I2=param_counter[3] I3=param_counter[5] O=$abc$4194$new_n279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=param_counter[1] I3=param_counter[4] O=$abc$4194$new_n280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[1] I2=param_counter[0] I3=param_counter[4] O=$abc$4194$new_n281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=param_counter[1] I3=param_counter[3] O=$abc$4194$new_n282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$4194$memrd$\params$demo.v:310$146_DATA[2]_new_inv_ I1=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_ I2=$abc$4194$procmux$558.B_AND_S[10]_new_ I3=$false O=$0\data[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_ I1=data[2] I2=$abc$4194$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_ I3=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_ O=$abc$4194$procmux$558.B_AND_S[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$4194$memory\cmd$rdmux[0][1][0]$a$793[0]_new_ I1=cmd_counter[1] I2=$abc$4194$memory\cmd$rdmux[0][0][0]$a$790[2]_new_ I3=cmd_counter[4] O=$abc$4194$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[2] I2=$false I3=$false O=$abc$4194$memory\cmd$rdmux[0][1][0]$a$793[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[1] I2=cmd_counter[2] I3=cmd_counter[3] O=$abc$4194$memory\cmd$rdmux[0][0][0]$a$790[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100001000
.gate SB_LUT4 I0=param_counter[6] I1=$abc$4194$new_n290_ I2=$abc$4194$new_n294_ I3=$abc$4194$new_n289_ O=$abc$4194$memrd$\params$demo.v:310$146_DATA[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$4194$new_n243_ I1=param_counter[0] I2=$false I3=$false O=$abc$4194$new_n289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[3] I1=$abc$4194$memory\params$rdmux[0][2][0]$a$1185[4]_new_inv_ I2=$abc$4194$new_n281_ I3=$abc$4194$new_n292_ O=$abc$4194$new_n290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][3][0]$b$1198[2]_new_inv_ I1=param_counter[3] I2=param_counter[4] I3=param_counter[5] O=$abc$4194$new_n292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=param_counter[2] I3=$false O=$abc$4194$memory\params$rdmux[0][3][0]$b$1198[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][2][1]$b$1189[2]_new_ I1=$abc$4194$new_n295_ I2=$false I3=$false O=$abc$4194$new_n294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][3][2]$b$1204[2]_new_inv_ I1=$abc$4194$new_n236_ I2=param_counter[5] I3=$false O=$abc$4194$new_n295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[2] I2=param_counter[0] I3=$false O=$abc$4194$memory\params$rdmux[0][3][2]$b$1204[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=param_counter[3] I3=param_counter[1] O=$abc$4194$memory\params$rdmux[0][2][1]$b$1189[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101000100
.gate SB_LUT4 I0=$abc$4194$new_n267_ I1=$abc$4194$new_n299_ I2=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_ I3=$abc$4194$procmux$558.B_AND_S[9]_new_ O=$0\data[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][1][0]$b$1180[1]_new_inv_ I1=param_counter[5] I2=$abc$4194$new_n300_ I3=param_counter[6] O=$abc$4194$new_n299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][3][1]$a$1200[1]_new_ I1=$abc$4194$new_n233_ I2=$abc$4194$new_n264_ I3=$abc$4194$new_n292_ O=$abc$4194$new_n300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=param_counter[2] I3=$false O=$abc$4194$memory\params$rdmux[0][3][1]$a$1200[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=param_counter[4] I1=$abc$4194$new_n276_ I2=$abc$4194$new_n266_ I3=$abc$4194$new_n303_ O=$abc$4194$memory\params$rdmux[0][1][0]$b$1180[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=param_counter[2] I1=$abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_ I2=$abc$4194$new_n233_ I3=$abc$4194$new_n304_ O=$abc$4194$new_n303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[4] I2=param_counter[3] I3=param_counter[0] O=$abc$4194$new_n304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_ I1=data[1] I2=$abc$4194$memrd$\cmd$demo.v:228$132_DATA[1]_new_inv_ I3=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_ O=$abc$4194$procmux$558.B_AND_S[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=cmd_counter[4] I1=$abc$4194$memory\cmd$rdmux[0][0][0]$a$790[1]_new_inv_ I2=$abc$4194$new_n307_ I3=$false O=$abc$4194$memrd$\cmd$demo.v:228$132_DATA[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[2] I2=cmd_counter[1] I3=cmd_counter[4] O=$abc$4194$new_n307_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111000000000
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[3] I2=cmd_counter[2] I3=cmd_counter[1] O=$abc$4194$memory\cmd$rdmux[0][0][0]$a$790[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111001111101
.gate SB_LUT4 I0=$abc$4194$memrd$\params$demo.v:310$146_DATA[0]_new_inv_ I1=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_ I2=$abc$4194$procmux$561_Y[0]_new_inv_ I3=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_ O=$0\data[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=data[0] I1=$abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_ I2=$abc$4194$new_n312_ I3=$abc$4194$new_n311_ O=$abc$4194$procmux$561_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=cmd_counter[2] I1=cmd_counter[1] I2=$abc$4194$new_n272_ I3=cmd_counter[0] O=$abc$4194$new_n311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=cmd_counter[3] I1=$abc$4194$memory\cmd$rdmux[0][2][1]$b$803[4]_new_inv_ I2=cmd_counter[4] I3=$abc$4194$memory\cmd$rdmux[0][1][0]$a$793[0]_new_ O=$abc$4194$new_n312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=param_counter[6] I1=$abc$4194$new_n317_ I2=$abc$4194$new_n314_ I3=$abc$4194$new_n321_ O=$abc$4194$memrd$\params$demo.v:310$146_DATA[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=param_counter[4] I1=$abc$4194$memory\params$rdmux[0][2][0]$a$1185[0]_new_inv_ I2=$abc$4194$new_n315_ I3=param_counter[5] O=$abc$4194$new_n314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=param_counter[2] I1=$abc$4194$memory\params$rdmux[0][4][1]$a$1224[0]_new_ I2=param_counter[3] I3=$abc$4194$new_n281_ O=$abc$4194$new_n315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[3] I2=param_counter[0] I3=param_counter[1] O=$abc$4194$memory\params$rdmux[0][2][0]$a$1185[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110010100110110
.gate SB_LUT4 I0=$abc$4194$new_n320_ I1=$abc$4194$new_n318_ I2=$abc$4194$new_n295_ I3=$false O=$abc$4194$new_n317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][3][1]$a$1200[1]_new_ I1=param_counter[3] I2=$abc$4194$new_n280_ I3=$false O=$abc$4194$new_n318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[1] I2=param_counter[0] I3=$abc$4194$new_n231_ O=$abc$4194$new_n320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001100000000000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=param_counter[3] I3=param_counter[6] O=$abc$4194$new_n321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000100000000
.gate SB_LUT4 I0=$abc$4194$new_n189_ I1=state[2] I2=$false I3=$false O=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[15] O=$0\delay[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_ I1=$abc$4194$new_n331_ I2=state[0] I3=state[1] O=$abc$4194$procmux$586.B_AND_S[54]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$4194$new_n326_ I1=$abc$4194$new_n329_ I2=$abc$4194$new_n330_ I3=$abc$4194$auto$alumacc.cc:491:replace_alu$697[15] O=$abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$4194$new_n327_ I1=$abc$4194$new_n328_ I2=$false I3=$false O=$abc$4194$new_n326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=delay[2] I1=delay[7] I2=delay[8] I3=delay[10] O=$abc$4194$new_n327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=delay[6] I3=delay[5] O=$abc$4194$new_n328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=delay[15] I1=delay[14] I2=delay[13] I3=delay[11] O=$abc$4194$new_n329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=delay[4] I1=delay[12] I2=delay[3] I3=delay[9] O=$abc$4194$new_n330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=state[2] I1=state[3] I2=state[4] I3=state[5] O=$abc$4194$new_n331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$4194$new_n326_ I1=$abc$4194$new_n333_ I2=$abc$4194$new_n334_ I3=$abc$4194$auto$alumacc.cc:491:replace_alu$706[15] O=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=delay[15] I1=delay[14] I2=delay[13] I3=delay[11] O=$abc$4194$new_n333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=delay[9] I1=delay[12] I2=delay[4] I3=delay[3] O=$abc$4194$new_n334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=state[0] I1=$abc$4194$new_n331_ I2=state[1] I3=$false O=$abc$4194$procmux$586.B_AND_S[61]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[14] O=$0\delay[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[13] O=$0\delay[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[12] O=$0\delay[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[11] O=$0\delay[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[10] O=$0\delay[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[9] O=$0\delay[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[8] O=$0\delay[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[7] O=$0\delay[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[6] O=$0\delay[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[5] O=$0\delay[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[4] O=$0\delay[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[3] O=$0\delay[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[2] O=$0\delay[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[1]_new_ O=$0\delay[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=$false I3=$false O=$abc$4194$add$demo.v:207$129_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I1=$abc$4194$procmux$586.B_AND_S[61]_new_ I2=$abc$4194$procmux$586.B_AND_S[54]_new_ I3=$abc$4194$add$demo.v:207$129_Y[0] O=$0\delay[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$abc$4194$new_n331_ I3=$false O=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$4194$procmux$586.B_AND_S[31]_new_ I1=$abc$4194$procmux$586.B_AND_S[25]_new_ I2=$0\scl[0:0] I3=$abc$4194$new_n354_ O=$0\state[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$4194$auto$wreduce.cc:455:run$689[3]_new_inv_ I1=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631 I2=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2919[0]_new_ I3=$false O=$abc$4194$new_n354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=state[0] I1=$abc$4194$new_n222_ I2=state[1] I3=$false O=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$abc$4194$new_n191_ I3=$false O=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2919[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$abc$4194$auto$ice40_ffinit.cc:141:execute$4184 I2=$abc$4194$auto$ice40_ffinit.cc:141:execute$4188 I3=$false O=$abc$4194$auto$wreduce.cc:455:run$689[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=state[0] I1=$abc$4194$new_n191_ I2=state[1] I3=$false O=$abc$4194$procmux$586.B_AND_S[25]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4194$new_n222_ I1=state[0] I2=state[1] I3=$false O=$abc$4194$procmux$586.B_AND_S[31]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[0]_new_ I1=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_ I2=$false I3=$false O=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=state[1] I1=$abc$4194$new_n191_ I2=$false I3=$false O=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4194$procmux$586.B_AND_S[31]_new_ I1=$0\scl[0:0] I2=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631 I3=$abc$4194$auto$wreduce.cc:455:run$689[3]_new_inv_ O=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2967[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$abc$4194$auto$ice40_ffinit.cc:141:execute$4184 I2=$abc$4194$auto$ice40_ffinit.cc:141:execute$4188 I3=$false O=$abc$4194$auto$wreduce.cc:455:run$689[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=dc I1=state[0] I2=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_ I3=$false O=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4194$procmux$586.B_AND_S[54]_new_ I1=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677 I2=$abc$4194$new_n378_ I3=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2971[0]_new_inv_ O=$0\state[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[1]_new_ I1=$abc$4194$procmux$586.B_AND_S[18]_new_ I2=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2967[1]_new_inv_ I3=$false O=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2971[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$0\scl[0:0] I1=state[2] I2=$abc$4194$new_n189_ I3=state[3] O=$abc$4194$procmux$586.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4194$procmux$586.B_AND_S[61]_new_ I1=$abc$4194$auto$rtlil.cc:1836:ReduceOr$716_new_inv_ I2=$abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_ I3=$false O=$abc$4194$new_n378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:168:logic_reduce$1764[1]_new_inv_ I1=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_ I2=$false I3=$false O=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cs I1=$abc$4194$procmux$586.B_AND_S[31]_new_ I2=$0\scl[0:0] I3=$abc$4194$auto$opt_reduce.cc:132:opt_mux$680_new_inv_ O=$0\cs[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=state[0] I1=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_ I2=$abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_ I3=$false O=$abc$4194$auto$opt_reduce.cc:132:opt_mux$680_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$4194$procmux$586.B_AND_S[31]_new_ I1=$abc$4194$auto$opt_reduce.cc:132:opt_mux$680_new_inv_ I2=$false I3=$false O=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3445
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631 I1=$abc$4194$auto$ice40_ffinit.cc:141:execute$4188 I2=$false I3=$false O=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4194$new_n392_ I1=$abc$4194$new_n391_ I2=$abc$4194$auto$ice40_ffinit.cc:141:execute$4188 I3=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631 O=$abc$4194$new_n390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=data[5] I1=data[1] I2=$abc$4194$auto$ice40_ffinit.cc:141:execute$4184 I3=$0\bit_counter[2:0][1] O=$abc$4194$new_n391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=data[7] I1=data[3] I2=$0\bit_counter[2:0][1] I3=$abc$4194$auto$ice40_ffinit.cc:141:execute$4184 O=$abc$4194$new_n392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_ I1=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631 I2=$false I3=$false O=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3439
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$4194$new_n221_ I1=state[0] I2=$0\dc[0:0] I3=$false O=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3433
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$4194$procmux$586.B_AND_S[61]_new_ I1=rst I2=$abc$4194$new_n378_ I3=$false O=$0\rst[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$abc$4194$new_n331_ I3=$false O=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3427
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677 I1=cmd_counter[0] I2=$false I3=$false O=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3708
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798 I1=param_counter[0] I2=$false I3=$false O=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3845
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4194$new_n400_ I1=$abc$4194$new_n243_ I2=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I3=$false O=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[4] I2=param_counter[5] I3=param_counter[0] O=$abc$4194$new_n400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I1=$abc$4194$sub$demo.v:317$148_Y[3] I2=$false I3=$false O=$0\params_left[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I1=$abc$4194$sub$demo.v:317$148_Y[5] I2=$false I3=$false O=$0\params_left[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I1=$abc$4194$sub$demo.v:317$148_Y[6] I2=$false I3=$false O=$0\params_left[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I1=$abc$4194$sub$demo.v:317$148_Y[7] I2=$false I3=$false O=$0\params_left[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I1=$abc$4194$sub$demo.v:317$148_Y[8] I2=$false I3=$false O=$0\params_left[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I1=$abc$4194$sub$demo.v:317$148_Y[10] I2=$false I3=$false O=$0\params_left[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I1=$abc$4194$sub$demo.v:317$148_Y[11] I2=$false I3=$false O=$0\params_left[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\bit_counter[2:0][2] I1=$false I2=$false I3=$false O=$abc$4194$auto$ice40_ffinit.cc:140:execute$4183
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][0] I1=$false I2=$false I3=$false O=$abc$4194$auto$ice40_ffinit.cc:140:execute$4187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\scl[0:0] I1=$false I2=$false I3=$false O=scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$false I2=$false I3=$false O=bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4194$auto$ice40_ffinit.cc:141:execute$4184 I1=$false I2=$false I3=$false O=bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$4194$auto$ice40_ffinit.cc:141:execute$4188 I1=$false I2=$false I3=$false O=bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[15] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[14] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[13] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[12] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[11] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[10] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[9] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[8] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[7] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[2] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[1] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[0] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=param_counter[1] I1=$false I2=$false I3=$false O=$0\param_counter[6:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cmd_counter[1] I1=$false I2=$false I3=$false O=$0\cmd_counter[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[4] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[3] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[5] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[6] I1=$false I2=$false I3=$false O=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=params_left[0] I1=params_left[1] I2=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I3=$false O=$abc$4194$procmux$527.B_AND_S[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101111
.gate SB_LUT4 I0=$abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0] I1=$abc$4194$sub$demo.v:306$145_Y[3] I2=$abc$4194$sub$demo.v:306$145_Y[2] I3=$abc$4194$memory\num_params$rdmux[0][2][0]$b$941[0]_new_ O=$abc$4194$memory\num_params$rdmux[0][0][0]$a$931[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011100110001
.gate SB_LUT4 I0=$abc$4194$memory\num_params$rdmux[0][0][0]$a$931[1]_new_ I1=$abc$4194$new_n203_ I2=$abc$4194$procmux$527.B_AND_S[1]_new_inv_ I3=$false O=$0\params_left[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=param_counter[5] I1=param_counter[6] I2=$false I3=$false O=$abc$4194$new_n437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[1] I2=$abc$4194$new_n437_ I3=param_counter[3] O=$abc$4194$new_n438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110010110000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[4] I2=param_counter[6] I3=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_ O=$abc$4194$new_n439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$4194$procmux$561_Y[6]_new_inv_ I1=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3671_new_ I2=$abc$4194$new_n438_ I3=$abc$4194$new_n439_ O=$0\data[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[3] I2=param_counter[2] I3=$abc$4194$new_n276_ O=$abc$4194$memory\params$rdmux[0][2][0]$b$1186[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$4194$memory\params$rdmux[0][2][0]$a$1185[3]_new_inv_ I1=$abc$4194$memory\params$rdmux[0][2][0]$b$1186[3]_new_ I2=param_counter[5] I3=param_counter[4] O=$abc$4194$new_n442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011110101
.gate SB_LUT4 I0=$abc$4194$new_n282_ I1=$abc$4194$new_n279_ I2=param_counter[6] I3=$abc$4194$new_n442_ O=$abc$4194$new_n443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$abc$4194$new_n268_ I1=$abc$4194$new_n443_ I2=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3792_new_ I3=$abc$4194$procmux$558.B_AND_S[11]_new_ O=$0\data[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=dc I1=$0\scl[0:0] I2=$abc$4194$new_n191_ I3=state[1] O=$abc$4194$new_n445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$4194$new_n445_ I1=$abc$4194$auto$rtlil.cc:1836:ReduceOr$703_new_inv_ I2=$abc$4194$new_n331_ I3=state[1] O=$abc$4194$new_n446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$4194$new_n221_ I1=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 I2=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2967[1]_new_inv_ I3=$false O=$abc$4194$new_n447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=state[0] I1=$abc$4194$new_n447_ I2=$abc$4194$new_n446_ I3=$abc$4194$new_n445_ O=$0\state[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100111111
.gate SB_LUT4 I0=$abc$4194$auto$wreduce.cc:455:run$689[1]_new_inv_ I1=$abc$4194$new_n222_ I2=state[0] I3=$abc$4194$new_n191_ O=$abc$4194$new_n449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000111011
.gate SB_LUT4 I0=$abc$4194$new_n331_ I1=state[1] I2=state[0] I3=$abc$4194$new_n449_ O=$abc$4194$new_n450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000011
.gate SB_LUT4 I0=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[0]_new_ I1=$abc$4194$procmux$586.B_AND_S[54]_new_ I2=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2944[1]_new_ I3=$abc$4194$new_n450_ O=$0\state[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$4194$new_n222_ I1=$abc$4194$new_n331_ I2=$abc$4194$procmux$586.B_AND_S[25]_new_ I3=$abc$4194$auto$simplemap.cc:127:simplemap_reduce$2912[1]_new_ O=$abc$4194$new_n452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 I1=$abc$4194$new_n452_ I2=$false I3=$false O=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=data[4] I1=data[0] I2=$0\bit_counter[2:0][1] I3=$abc$4194$auto$ice40_ffinit.cc:141:execute$4184 O=$abc$4194$new_n454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=data[6] I1=data[2] I2=$0\bit_counter[2:0][1] I3=$abc$4194$new_n454_ O=$abc$4194$techmap$shiftx$demo.v:258$138.$4\buffer[7:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652 I1=$abc$4194$techmap$shiftx$demo.v:258$138.$4\buffer[7:0][0]_new_ I2=$abc$4194$auto$simplemap.cc:168:logic_reduce$2232_new_inv_ I3=$abc$4194$new_n390_ O=$0\mosi[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$695.C[10] CO=$auto$alumacc.cc:474:replace_alu$695.C[11] I0=delay[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$695.C[11] CO=$auto$alumacc.cc:474:replace_alu$695.C[12] I0=delay[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$695.C[12] CO=$auto$alumacc.cc:474:replace_alu$695.C[13] I0=delay[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$695.C[13] CO=$auto$alumacc.cc:474:replace_alu$695.C[14] I0=delay[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$695.C[14] CO=$auto$alumacc.cc:474:replace_alu$695.C[15] I0=delay[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$695.C[15] CO=$abc$4194$auto$alumacc.cc:491:replace_alu$697[15] I0=delay[15] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=delay[5] CO=$auto$alumacc.cc:474:replace_alu$695.C[7] I0=delay[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$695.C[7] CO=$auto$alumacc.cc:474:replace_alu$695.C[8] I0=delay[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$695.C[8] CO=$auto$alumacc.cc:474:replace_alu$695.C[9] I0=delay[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$695.C[9] CO=$auto$alumacc.cc:474:replace_alu$695.C[10] I0=delay[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:217|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[10] CO=$auto$alumacc.cc:474:replace_alu$704.C[11] I0=$false I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[11] CO=$auto$alumacc.cc:474:replace_alu$704.C[12] I0=$false I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[12] CO=$auto$alumacc.cc:474:replace_alu$704.C[13] I0=$false I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[13] CO=$auto$alumacc.cc:474:replace_alu$704.C[14] I0=$false I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[14] CO=$auto$alumacc.cc:474:replace_alu$704.C[15] I0=$false I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[15] CO=$abc$4194$auto$alumacc.cc:491:replace_alu$706[15] I0=$false I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[0] CO=$auto$alumacc.cc:474:replace_alu$704.C[2] I0=$false I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[2] CO=$auto$alumacc.cc:474:replace_alu$704.C[3] I0=$false I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[3] CO=$auto$alumacc.cc:474:replace_alu$704.C[4] I0=$true I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[4] CO=$auto$alumacc.cc:474:replace_alu$704.C[5] I0=$true I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[5] CO=$auto$alumacc.cc:474:replace_alu$704.C[6] I0=$true I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[6] CO=$auto$alumacc.cc:474:replace_alu$704.C[7] I0=$true I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[7] CO=$auto$alumacc.cc:474:replace_alu$704.C[8] I0=$false I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[8] CO=$auto$alumacc.cc:474:replace_alu$704.C[9] I0=$false I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$704.C[9] CO=$auto$alumacc.cc:474:replace_alu$704.C[10] I0=$false I1=$abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:205|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=delay[0] I3=$false O=$abc$4194$add$demo.v:207$129_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay[10] I3=$auto$alumacc.cc:474:replace_alu$717.C[10] O=$abc$4194$add$demo.v:207$129_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[10] CO=$auto$alumacc.cc:474:replace_alu$717.C[11] I0=$false I1=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[11] I3=$auto$alumacc.cc:474:replace_alu$717.C[11] O=$abc$4194$add$demo.v:207$129_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[11] CO=$auto$alumacc.cc:474:replace_alu$717.C[12] I0=$false I1=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[12] I3=$auto$alumacc.cc:474:replace_alu$717.C[12] O=$abc$4194$add$demo.v:207$129_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[12] CO=$auto$alumacc.cc:474:replace_alu$717.C[13] I0=$false I1=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[13] I3=$auto$alumacc.cc:474:replace_alu$717.C[13] O=$abc$4194$add$demo.v:207$129_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[13] CO=$auto$alumacc.cc:474:replace_alu$717.C[14] I0=$false I1=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[14] I3=$auto$alumacc.cc:474:replace_alu$717.C[14] O=$abc$4194$add$demo.v:207$129_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[14] CO=$auto$alumacc.cc:474:replace_alu$717.C[15] I0=$false I1=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[15] I3=$auto$alumacc.cc:474:replace_alu$717.C[15] O=$abc$4194$add$demo.v:207$129_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=delay[0] CO=$auto$alumacc.cc:474:replace_alu$717.C[2] I0=$false I1=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[2] I3=$auto$alumacc.cc:474:replace_alu$717.C[2] O=$abc$4194$add$demo.v:207$129_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[2] CO=$auto$alumacc.cc:474:replace_alu$717.C[3] I0=$false I1=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[3] I3=$auto$alumacc.cc:474:replace_alu$717.C[3] O=$abc$4194$add$demo.v:207$129_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[3] CO=$auto$alumacc.cc:474:replace_alu$717.C[4] I0=$false I1=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[4] I3=$auto$alumacc.cc:474:replace_alu$717.C[4] O=$abc$4194$add$demo.v:207$129_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[4] CO=$auto$alumacc.cc:474:replace_alu$717.C[5] I0=$false I1=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[5] I3=$auto$alumacc.cc:474:replace_alu$717.C[5] O=$abc$4194$add$demo.v:207$129_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[5] CO=$auto$alumacc.cc:474:replace_alu$717.C[6] I0=$false I1=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[6] I3=$auto$alumacc.cc:474:replace_alu$717.C[6] O=$abc$4194$add$demo.v:207$129_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[6] CO=$auto$alumacc.cc:474:replace_alu$717.C[7] I0=$false I1=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[7] I3=$auto$alumacc.cc:474:replace_alu$717.C[7] O=$abc$4194$add$demo.v:207$129_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[7] CO=$auto$alumacc.cc:474:replace_alu$717.C[8] I0=$false I1=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[8] I3=$auto$alumacc.cc:474:replace_alu$717.C[8] O=$abc$4194$add$demo.v:207$129_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[8] CO=$auto$alumacc.cc:474:replace_alu$717.C[9] I0=$false I1=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[9] I3=$auto$alumacc.cc:474:replace_alu$717.C[9] O=$abc$4194$add$demo.v:207$129_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$717.C[9] CO=$auto$alumacc.cc:474:replace_alu$717.C[10] I0=$false I1=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:207|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cmd_counter[0] I3=$false O=$0\cmd_counter[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cmd_counter[0] CO=$auto$alumacc.cc:474:replace_alu$720.C[2] I0=$false I1=cmd_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[2] I3=$auto$alumacc.cc:474:replace_alu$720.C[2] O=$0\cmd_counter[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$720.C[2] CO=$auto$alumacc.cc:474:replace_alu$720.C[3] I0=$false I1=cmd_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[3] I3=$auto$alumacc.cc:474:replace_alu$720.C[3] O=$0\cmd_counter[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$720.C[3] CO=$auto$alumacc.cc:474:replace_alu$720.C[4] I0=$false I1=cmd_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[4] I3=$auto$alumacc.cc:474:replace_alu$720.C[4] O=$0\cmd_counter[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=param_counter[0] I3=$false O=$0\param_counter[6:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:320|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=param_counter[0] CO=$auto$alumacc.cc:474:replace_alu$723.C[2] I0=$false I1=param_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:320|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[2] I3=$auto$alumacc.cc:474:replace_alu$723.C[2] O=$0\param_counter[6:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:320|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$723.C[2] CO=$auto$alumacc.cc:474:replace_alu$723.C[3] I0=$false I1=param_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:320|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[3] I3=$auto$alumacc.cc:474:replace_alu$723.C[3] O=$0\param_counter[6:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:320|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$723.C[3] CO=$auto$alumacc.cc:474:replace_alu$723.C[4] I0=$false I1=param_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:320|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[4] I3=$auto$alumacc.cc:474:replace_alu$723.C[4] O=$0\param_counter[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:320|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$723.C[4] CO=$auto$alumacc.cc:474:replace_alu$723.C[5] I0=$false I1=param_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:320|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[5] I3=$auto$alumacc.cc:474:replace_alu$723.C[5] O=$0\param_counter[6:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:320|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$723.C[5] CO=$auto$alumacc.cc:474:replace_alu$723.C[6] I0=$false I1=param_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:320|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[6] I3=$auto$alumacc.cc:474:replace_alu$723.C[6] O=$0\param_counter[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:320|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=bit_counter[0] I2=$false I3=$true O=$0\bit_counter[2:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:259|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$726.C[2] I0=bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:259|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$726.C[2] O=$0\bit_counter[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:259|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cmd_counter[0] I2=$false I3=$true O=$abc$4194$memory\num_params$rdmux[0][3][0]$b$953[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:306|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cmd_counter[0] CO=$auto$alumacc.cc:474:replace_alu$729.C[2] I0=cmd_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:306|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$729.C[2] O=$abc$4194$sub$demo.v:306$145_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:306|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$729.C[2] CO=$auto$alumacc.cc:474:replace_alu$729.C[3] I0=cmd_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:306|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$729.C[3] O=$abc$4194$sub$demo.v:306$145_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:306|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$729.C[3] CO=$auto$alumacc.cc:474:replace_alu$729.C[4] I0=cmd_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:306|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$729.C[4] O=$abc$4194$sub$demo.v:306$145_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:306|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[0] I2=$false I3=$true O=$abc$4194$sub$demo.v:317$148_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$732.C[10] O=$abc$4194$sub$demo.v:317$148_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$732.C[10] CO=$auto$alumacc.cc:474:replace_alu$732.C[11] I0=params_left[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$732.C[11] O=$abc$4194$sub$demo.v:317$148_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$732.C[11] CO=$auto$alumacc.cc:474:replace_alu$732.C[12] I0=params_left[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$732.C[12] O=$abc$4194$sub$demo.v:317$148_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$732.C[12] CO=$auto$alumacc.cc:474:replace_alu$732.C[13] I0=params_left[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$732.C[13] O=$abc$4194$sub$demo.v:317$148_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=params_left[0] CO=$auto$alumacc.cc:474:replace_alu$732.C[2] I0=params_left[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$732.C[2] O=$abc$4194$sub$demo.v:317$148_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$732.C[2] CO=$auto$alumacc.cc:474:replace_alu$732.C[3] I0=params_left[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$732.C[3] O=$abc$4194$sub$demo.v:317$148_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$732.C[3] CO=$auto$alumacc.cc:474:replace_alu$732.C[4] I0=params_left[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$732.C[4] O=$abc$4194$sub$demo.v:317$148_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$732.C[4] CO=$auto$alumacc.cc:474:replace_alu$732.C[5] I0=params_left[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$732.C[5] O=$abc$4194$sub$demo.v:317$148_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$732.C[5] CO=$auto$alumacc.cc:474:replace_alu$732.C[6] I0=params_left[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$732.C[6] O=$abc$4194$sub$demo.v:317$148_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$732.C[6] CO=$auto$alumacc.cc:474:replace_alu$732.C[7] I0=params_left[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$732.C[7] O=$abc$4194$sub$demo.v:317$148_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$732.C[7] CO=$auto$alumacc.cc:474:replace_alu$732.C[8] I0=params_left[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$732.C[8] O=$abc$4194$sub$demo.v:317$148_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$732.C[8] CO=$auto$alumacc.cc:474:replace_alu$732.C[9] I0=params_left[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$732.C[9] O=$abc$4194$sub$demo.v:317$148_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$732.C[9] CO=$auto$alumacc.cc:474:replace_alu$732.C[10] I0=params_left[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=CLK D=$0\rst[0:0] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3427 Q=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\dc[0:0] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3433 Q=dc
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\mosi[0:0] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3439 Q=mosi
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cs[0:0] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3445 Q=cs
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][0] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451 Q=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][1] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451 Q=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][2] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451 Q=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][3] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451 Q=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451 Q=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3451 Q=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][0] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][1] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][2] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][3] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][4] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][5] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][6] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][7] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][8] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][9] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][10] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][11] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][12] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][13] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][14] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][15] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3487 Q=delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][0] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583 Q=data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][1] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583 Q=data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][2] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583 Q=data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][3] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583 Q=data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][4] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583 Q=data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][5] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583 Q=data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][6] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583 Q=data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][7] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3583 Q=data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4194$auto$ice40_ffinit.cc:140:execute$4187 E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631 Q=$abc$4194$auto$ice40_ffinit.cc:141:execute$4188
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=bit_counter[1] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3652 Q=$0\bit_counter[2:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$4194$auto$ice40_ffinit.cc:140:execute$4183 E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$3631 Q=$abc$4194$auto$ice40_ffinit.cc:141:execute$4184
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][0] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677 Q=cmd_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][1] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3708 Q=cmd_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][2] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677 Q=cmd_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][3] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677 Q=cmd_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][4] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3677 Q=cmd_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][0] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798 Q=param_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][1] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3845 Q=param_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][2] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798 Q=param_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][3] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798 Q=param_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][4] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798 Q=param_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][5] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798 Q=param_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][6] E=$abc$4194$auto$dff2dffe.cc:175:make_patterns_logic$3798 Q=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][0] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][1] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][2] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][3] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][4] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][5] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][6] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][7] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][8] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][9] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][10] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][11] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][12] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][13] E=$abc$4194$auto$dff2dffe.cc:158:make_patterns_logic$4017 Q=params_left[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:189|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=scl Q=$0\scl[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:186|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.names $false $0\state[5:0][4]
1 1
.names $false $0\state[5:0][5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$695.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$695.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$695.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$695.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$695.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$695.C[5]
1 1
.names delay[5] $auto$alumacc.cc:474:replace_alu$695.C[6]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$704.C[0]
1 1
.names $abc$4194$auto$alumacc.cc:474:replace_alu$704.BB[0] $auto$alumacc.cc:474:replace_alu$704.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$717.C[0]
1 1
.names delay[0] $auto$alumacc.cc:474:replace_alu$717.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$720.C[0]
1 1
.names cmd_counter[0] $auto$alumacc.cc:474:replace_alu$720.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$723.C[0]
1 1
.names param_counter[0] $auto$alumacc.cc:474:replace_alu$723.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$726.C[0]
1 1
.names bit_counter[0] $auto$alumacc.cc:474:replace_alu$726.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$729.C[0]
1 1
.names cmd_counter[0] $auto$alumacc.cc:474:replace_alu$729.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$732.C[0]
1 1
.names params_left[0] $auto$alumacc.cc:474:replace_alu$732.C[1]
1 1
.names cs CS
1 1
.names dc DC
1 1
.names mosi MOSI
1 1
.names rst RST
1 1
.names scl SCL
1 1
.names $true cmd[0][0]
1 1
.names $false cmd[0][1]
1 1
.names $false cmd[0][2]
1 1
.names $false cmd[0][3]
1 1
.names $true cmd[0][4]
1 1
.names $true cmd[0][5]
1 1
.names $false cmd[0][6]
1 1
.names $true cmd[0][7]
1 1
.names $false cmd[10][0]
1 1
.names $false cmd[10][1]
1 1
.names $false cmd[10][2]
1 1
.names $false cmd[10][3]
1 1
.names $false cmd[10][4]
1 1
.names $true cmd[10][5]
1 1
.names $true cmd[10][6]
1 1
.names $true cmd[10][7]
1 1
.names $true cmd[11][0]
1 1
.names $false cmd[11][1]
1 1
.names $false cmd[11][2]
1 1
.names $false cmd[11][3]
1 1
.names $false cmd[11][4]
1 1
.names $true cmd[11][5]
1 1
.names $true cmd[11][6]
1 1
.names $true cmd[11][7]
1 1
.names $false cmd[12][0]
1 1
.names $false cmd[12][1]
1 1
.names $true cmd[12][2]
1 1
.names $true cmd[12][3]
1 1
.names $true cmd[12][4]
1 1
.names $true cmd[12][5]
1 1
.names $true cmd[12][6]
1 1
.names $true cmd[12][7]
1 1
.names $false cmd[13][0]
1 1
.names $true cmd[13][1]
1 1
.names $false cmd[13][2]
1 1
.names $true cmd[13][3]
1 1
.names $true cmd[13][4]
1 1
.names $true cmd[13][5]
1 1
.names $false cmd[13][6]
1 1
.names $false cmd[13][7]
1 1
.names $false cmd[14][0]
1 1
.names $true cmd[14][1]
1 1
.names $true cmd[14][2]
1 1
.names $false cmd[14][3]
1 1
.names $true cmd[14][4]
1 1
.names $true cmd[14][5]
1 1
.names $false cmd[14][6]
1 1
.names $false cmd[14][7]
1 1
.names $true cmd[15][0]
1 1
.names $false cmd[15][1]
1 1
.names $false cmd[15][2]
1 1
.names $false cmd[15][3]
1 1
.names $false cmd[15][4]
1 1
.names $true cmd[15][5]
1 1
.names $false cmd[15][6]
1 1
.names $false cmd[15][7]
1 1
.names $true cmd[16][0]
1 1
.names $false cmd[16][1]
1 1
.names $false cmd[16][2]
1 1
.names $true cmd[16][3]
1 1
.names $false cmd[16][4]
1 1
.names $true cmd[16][5]
1 1
.names $false cmd[16][6]
1 1
.names $false cmd[16][7]
1 1
.names $false cmd[17][0]
1 1
.names $true cmd[17][1]
1 1
.names $false cmd[17][2]
1 1
.names $true cmd[17][3]
1 1
.names $false cmd[17][4]
1 1
.names $true cmd[17][5]
1 1
.names $false cmd[17][6]
1 1
.names $false cmd[17][7]
1 1
.names $true cmd[18][0]
1 1
.names $true cmd[18][1]
1 1
.names $false cmd[18][2]
1 1
.names $true cmd[18][3]
1 1
.names $false cmd[18][4]
1 1
.names $true cmd[18][5]
1 1
.names $false cmd[18][6]
1 1
.names $false cmd[18][7]
1 1
.names $false cmd[19][0]
1 1
.names $false cmd[19][1]
1 1
.names $true cmd[19][2]
1 1
.names $true cmd[19][3]
1 1
.names $false cmd[19][4]
1 1
.names $true cmd[19][5]
1 1
.names $false cmd[19][6]
1 1
.names $false cmd[19][7]
1 1
.names $false cmd[1][0]
1 1
.names $true cmd[1][1]
1 1
.names $false cmd[1][2]
1 1
.names $false cmd[1][3]
1 1
.names $true cmd[1][4]
1 1
.names $true cmd[1][5]
1 1
.names $false cmd[1][6]
1 1
.names $true cmd[1][7]
1 1
.names $false cmd[20][0]
1 1
.names $true cmd[20][1]
1 1
.names $false cmd[20][2]
1 1
.names $true cmd[20][3]
1 1
.names $false cmd[20][4]
1 1
.names $true cmd[20][5]
1 1
.names $false cmd[20][6]
1 1
.names $false cmd[20][7]
1 1
.names $true cmd[21][0]
1 1
.names $true cmd[21][1]
1 1
.names $false cmd[21][2]
1 1
.names $true cmd[21][3]
1 1
.names $false cmd[21][4]
1 1
.names $true cmd[21][5]
1 1
.names $false cmd[21][6]
1 1
.names $false cmd[21][7]
1 1
.names $false cmd[22][0]
1 1
.names $false cmd[22][1]
1 1
.names $true cmd[22][2]
1 1
.names $true cmd[22][3]
1 1
.names $false cmd[22][4]
1 1
.names $true cmd[22][5]
1 1
.names $false cmd[22][6]
1 1
.names $false cmd[22][7]
1 1
.names $false cmd[23][0]
1 1
.names $false cmd[23][1]
1 1
.names $false cmd[23][2]
1 1
.names $false cmd[23][3]
1 1
.names $false cmd[23][4]
1 1
.names $false cmd[23][5]
1 1
.names $false cmd[23][6]
1 1
.names $false cmd[23][7]
1 1
.names $true cmd[2][0]
1 1
.names $true cmd[2][1]
1 1
.names $false cmd[2][2]
1 1
.names $false cmd[2][3]
1 1
.names $true cmd[2][4]
1 1
.names $true cmd[2][5]
1 1
.names $false cmd[2][6]
1 1
.names $true cmd[2][7]
1 1
.names $false cmd[3][0]
1 1
.names $false cmd[3][1]
1 1
.names $true cmd[3][2]
1 1
.names $false cmd[3][3]
1 1
.names $true cmd[3][4]
1 1
.names $true cmd[3][5]
1 1
.names $false cmd[3][6]
1 1
.names $true cmd[3][7]
1 1
.names $false cmd[4][0]
1 1
.names $false cmd[4][1]
1 1
.names $false cmd[4][2]
1 1
.names $false cmd[4][3]
1 1
.names $false cmd[4][4]
1 1
.names $false cmd[4][5]
1 1
.names $true cmd[4][6]
1 1
.names $true cmd[4][7]
1 1
.names $true cmd[5][0]
1 1
.names $false cmd[5][1]
1 1
.names $false cmd[5][2]
1 1
.names $false cmd[5][3]
1 1
.names $false cmd[5][4]
1 1
.names $false cmd[5][5]
1 1
.names $true cmd[5][6]
1 1
.names $true cmd[5][7]
1 1
.names $false cmd[6][0]
1 1
.names $true cmd[6][1]
1 1
.names $false cmd[6][2]
1 1
.names $false cmd[6][3]
1 1
.names $false cmd[6][4]
1 1
.names $false cmd[6][5]
1 1
.names $true cmd[6][6]
1 1
.names $true cmd[6][7]
1 1
.names $true cmd[7][0]
1 1
.names $true cmd[7][1]
1 1
.names $false cmd[7][2]
1 1
.names $false cmd[7][3]
1 1
.names $false cmd[7][4]
1 1
.names $false cmd[7][5]
1 1
.names $true cmd[7][6]
1 1
.names $true cmd[7][7]
1 1
.names $false cmd[8][0]
1 1
.names $false cmd[8][1]
1 1
.names $true cmd[8][2]
1 1
.names $false cmd[8][3]
1 1
.names $false cmd[8][4]
1 1
.names $false cmd[8][5]
1 1
.names $true cmd[8][6]
1 1
.names $true cmd[8][7]
1 1
.names $true cmd[9][0]
1 1
.names $false cmd[9][1]
1 1
.names $true cmd[9][2]
1 1
.names $false cmd[9][3]
1 1
.names $false cmd[9][4]
1 1
.names $false cmd[9][5]
1 1
.names $true cmd[9][6]
1 1
.names $true cmd[9][7]
1 1
.names $true num_params[0][0]
1 1
.names $true num_params[0][1]
1 1
.names $false num_params[0][2]
1 1
.names $false num_params[0][3]
1 1
.names $false num_params[0][4]
1 1
.names $false num_params[0][5]
1 1
.names $false num_params[0][6]
1 1
.names $false num_params[0][7]
1 1
.names $false num_params[0][8]
1 1
.names $false num_params[0][9]
1 1
.names $false num_params[0][10]
1 1
.names $false num_params[0][11]
1 1
.names $false num_params[0][12]
1 1
.names $false num_params[0][13]
1 1
.names $false num_params[10][0]
1 1
.names $false num_params[10][1]
1 1
.names $false num_params[10][2]
1 1
.names $false num_params[10][3]
1 1
.names $true num_params[10][4]
1 1
.names $false num_params[10][5]
1 1
.names $false num_params[10][6]
1 1
.names $false num_params[10][7]
1 1
.names $false num_params[10][8]
1 1
.names $false num_params[10][9]
1 1
.names $false num_params[10][10]
1 1
.names $false num_params[10][11]
1 1
.names $false num_params[10][12]
1 1
.names $false num_params[10][13]
1 1
.names $false num_params[11][0]
1 1
.names $false num_params[11][1]
1 1
.names $false num_params[11][2]
1 1
.names $false num_params[11][3]
1 1
.names $true num_params[11][4]
1 1
.names $false num_params[11][5]
1 1
.names $false num_params[11][6]
1 1
.names $false num_params[11][7]
1 1
.names $false num_params[11][8]
1 1
.names $false num_params[11][9]
1 1
.names $false num_params[11][10]
1 1
.names $false num_params[11][11]
1 1
.names $false num_params[11][12]
1 1
.names $false num_params[11][13]
1 1
.names $true num_params[12][0]
1 1
.names $false num_params[12][1]
1 1
.names $false num_params[12][2]
1 1
.names $false num_params[12][3]
1 1
.names $false num_params[12][4]
1 1
.names $false num_params[12][5]
1 1
.names $false num_params[12][6]
1 1
.names $false num_params[12][7]
1 1
.names $false num_params[12][8]
1 1
.names $false num_params[12][9]
1 1
.names $false num_params[12][10]
1 1
.names $false num_params[12][11]
1 1
.names $false num_params[12][12]
1 1
.names $false num_params[12][13]
1 1
.names $true num_params[13][0]
1 1
.names $false num_params[13][1]
1 1
.names $false num_params[13][2]
1 1
.names $false num_params[13][3]
1 1
.names $false num_params[13][4]
1 1
.names $false num_params[13][5]
1 1
.names $false num_params[13][6]
1 1
.names $false num_params[13][7]
1 1
.names $false num_params[13][8]
1 1
.names $false num_params[13][9]
1 1
.names $false num_params[13][10]
1 1
.names $false num_params[13][11]
1 1
.names $false num_params[13][12]
1 1
.names $false num_params[13][13]
1 1
.names $true num_params[14][0]
1 1
.names $false num_params[14][1]
1 1
.names $false num_params[14][2]
1 1
.names $false num_params[14][3]
1 1
.names $false num_params[14][4]
1 1
.names $false num_params[14][5]
1 1
.names $false num_params[14][6]
1 1
.names $false num_params[14][7]
1 1
.names $false num_params[14][8]
1 1
.names $false num_params[14][9]
1 1
.names $false num_params[14][10]
1 1
.names $false num_params[14][11]
1 1
.names $false num_params[14][12]
1 1
.names $false num_params[14][13]
1 1
.names $false num_params[15][0]
1 1
.names $false num_params[15][1]
1 1
.names $false num_params[15][2]
1 1
.names $false num_params[15][3]
1 1
.names $false num_params[15][4]
1 1
.names $false num_params[15][5]
1 1
.names $false num_params[15][6]
1 1
.names $false num_params[15][7]
1 1
.names $false num_params[15][8]
1 1
.names $false num_params[15][9]
1 1
.names $false num_params[15][10]
1 1
.names $false num_params[15][11]
1 1
.names $false num_params[15][12]
1 1
.names $false num_params[15][13]
1 1
.names $false num_params[16][0]
1 1
.names $false num_params[16][1]
1 1
.names $false num_params[16][2]
1 1
.names $false num_params[16][3]
1 1
.names $false num_params[16][4]
1 1
.names $false num_params[16][5]
1 1
.names $false num_params[16][6]
1 1
.names $false num_params[16][7]
1 1
.names $false num_params[16][8]
1 1
.names $false num_params[16][9]
1 1
.names $false num_params[16][10]
1 1
.names $false num_params[16][11]
1 1
.names $false num_params[16][12]
1 1
.names $false num_params[16][13]
1 1
.names $false num_params[17][0]
1 1
.names $false num_params[17][1]
1 1
.names $true num_params[17][2]
1 1
.names $false num_params[17][3]
1 1
.names $false num_params[17][4]
1 1
.names $false num_params[17][5]
1 1
.names $false num_params[17][6]
1 1
.names $false num_params[17][7]
1 1
.names $false num_params[17][8]
1 1
.names $false num_params[17][9]
1 1
.names $false num_params[17][10]
1 1
.names $false num_params[17][11]
1 1
.names $false num_params[17][12]
1 1
.names $false num_params[17][13]
1 1
.names $false num_params[18][0]
1 1
.names $false num_params[18][1]
1 1
.names $true num_params[18][2]
1 1
.names $false num_params[18][3]
1 1
.names $false num_params[18][4]
1 1
.names $false num_params[18][5]
1 1
.names $false num_params[18][6]
1 1
.names $false num_params[18][7]
1 1
.names $false num_params[18][8]
1 1
.names $false num_params[18][9]
1 1
.names $false num_params[18][10]
1 1
.names $false num_params[18][11]
1 1
.names $false num_params[18][12]
1 1
.names $false num_params[18][13]
1 1
.names $false num_params[19][0]
1 1
.names $false num_params[19][1]
1 1
.names $false num_params[19][2]
1 1
.names $false num_params[19][3]
1 1
.names $false num_params[19][4]
1 1
.names $false num_params[19][5]
1 1
.names $false num_params[19][6]
1 1
.names $false num_params[19][7]
1 1
.names $false num_params[19][8]
1 1
.names $false num_params[19][9]
1 1
.names $false num_params[19][10]
1 1
.names $false num_params[19][11]
1 1
.names $false num_params[19][12]
1 1
.names $false num_params[19][13]
1 1
.names $true num_params[1][0]
1 1
.names $true num_params[1][1]
1 1
.names $false num_params[1][2]
1 1
.names $false num_params[1][3]
1 1
.names $false num_params[1][4]
1 1
.names $false num_params[1][5]
1 1
.names $false num_params[1][6]
1 1
.names $false num_params[1][7]
1 1
.names $false num_params[1][8]
1 1
.names $false num_params[1][9]
1 1
.names $false num_params[1][10]
1 1
.names $false num_params[1][11]
1 1
.names $false num_params[1][12]
1 1
.names $false num_params[1][13]
1 1
.names $false num_params[20][0]
1 1
.names $false num_params[20][1]
1 1
.names $true num_params[20][2]
1 1
.names $false num_params[20][3]
1 1
.names $false num_params[20][4]
1 1
.names $false num_params[20][5]
1 1
.names $false num_params[20][6]
1 1
.names $false num_params[20][7]
1 1
.names $false num_params[20][8]
1 1
.names $false num_params[20][9]
1 1
.names $false num_params[20][10]
1 1
.names $false num_params[20][11]
1 1
.names $false num_params[20][12]
1 1
.names $false num_params[20][13]
1 1
.names $false num_params[21][0]
1 1
.names $false num_params[21][1]
1 1
.names $true num_params[21][2]
1 1
.names $false num_params[21][3]
1 1
.names $false num_params[21][4]
1 1
.names $false num_params[21][5]
1 1
.names $false num_params[21][6]
1 1
.names $false num_params[21][7]
1 1
.names $false num_params[21][8]
1 1
.names $false num_params[21][9]
1 1
.names $false num_params[21][10]
1 1
.names $false num_params[21][11]
1 1
.names $false num_params[21][12]
1 1
.names $false num_params[21][13]
1 1
.names $false num_params[22][0]
1 1
.names $false num_params[22][1]
1 1
.names $false num_params[22][2]
1 1
.names $false num_params[22][3]
1 1
.names $false num_params[22][4]
1 1
.names $false num_params[22][5]
1 1
.names $false num_params[22][6]
1 1
.names $false num_params[22][7]
1 1
.names $false num_params[22][8]
1 1
.names $true num_params[22][9]
1 1
.names $false num_params[22][10]
1 1
.names $false num_params[22][11]
1 1
.names $true num_params[22][12]
1 1
.names $true num_params[22][13]
1 1
.names $false num_params[23][0]
1 1
.names $false num_params[23][1]
1 1
.names $false num_params[23][2]
1 1
.names $false num_params[23][3]
1 1
.names $false num_params[23][4]
1 1
.names $false num_params[23][5]
1 1
.names $false num_params[23][6]
1 1
.names $false num_params[23][7]
1 1
.names $false num_params[23][8]
1 1
.names $false num_params[23][9]
1 1
.names $false num_params[23][10]
1 1
.names $false num_params[23][11]
1 1
.names $false num_params[23][12]
1 1
.names $false num_params[23][13]
1 1
.names $false num_params[2][0]
1 1
.names $true num_params[2][1]
1 1
.names $true num_params[2][2]
1 1
.names $false num_params[2][3]
1 1
.names $false num_params[2][4]
1 1
.names $false num_params[2][5]
1 1
.names $false num_params[2][6]
1 1
.names $false num_params[2][7]
1 1
.names $false num_params[2][8]
1 1
.names $false num_params[2][9]
1 1
.names $false num_params[2][10]
1 1
.names $false num_params[2][11]
1 1
.names $false num_params[2][12]
1 1
.names $false num_params[2][13]
1 1
.names $true num_params[3][0]
1 1
.names $false num_params[3][1]
1 1
.names $false num_params[3][2]
1 1
.names $false num_params[3][3]
1 1
.names $false num_params[3][4]
1 1
.names $false num_params[3][5]
1 1
.names $false num_params[3][6]
1 1
.names $false num_params[3][7]
1 1
.names $false num_params[3][8]
1 1
.names $false num_params[3][9]
1 1
.names $false num_params[3][10]
1 1
.names $false num_params[3][11]
1 1
.names $false num_params[3][12]
1 1
.names $false num_params[3][13]
1 1
.names $true num_params[4][0]
1 1
.names $true num_params[4][1]
1 1
.names $false num_params[4][2]
1 1
.names $false num_params[4][3]
1 1
.names $false num_params[4][4]
1 1
.names $false num_params[4][5]
1 1
.names $false num_params[4][6]
1 1
.names $false num_params[4][7]
1 1
.names $false num_params[4][8]
1 1
.names $false num_params[4][9]
1 1
.names $false num_params[4][10]
1 1
.names $false num_params[4][11]
1 1
.names $false num_params[4][12]
1 1
.names $false num_params[4][13]
1 1
.names $true num_params[5][0]
1 1
.names $false num_params[5][1]
1 1
.names $false num_params[5][2]
1 1
.names $false num_params[5][3]
1 1
.names $false num_params[5][4]
1 1
.names $false num_params[5][5]
1 1
.names $false num_params[5][6]
1 1
.names $false num_params[5][7]
1 1
.names $false num_params[5][8]
1 1
.names $false num_params[5][9]
1 1
.names $false num_params[5][10]
1 1
.names $false num_params[5][11]
1 1
.names $false num_params[5][12]
1 1
.names $false num_params[5][13]
1 1
.names $false num_params[6][0]
1 1
.names $true num_params[6][1]
1 1
.names $false num_params[6][2]
1 1
.names $false num_params[6][3]
1 1
.names $false num_params[6][4]
1 1
.names $false num_params[6][5]
1 1
.names $false num_params[6][6]
1 1
.names $false num_params[6][7]
1 1
.names $false num_params[6][8]
1 1
.names $false num_params[6][9]
1 1
.names $false num_params[6][10]
1 1
.names $false num_params[6][11]
1 1
.names $false num_params[6][12]
1 1
.names $false num_params[6][13]
1 1
.names $false num_params[7][0]
1 1
.names $true num_params[7][1]
1 1
.names $false num_params[7][2]
1 1
.names $false num_params[7][3]
1 1
.names $false num_params[7][4]
1 1
.names $false num_params[7][5]
1 1
.names $false num_params[7][6]
1 1
.names $false num_params[7][7]
1 1
.names $false num_params[7][8]
1 1
.names $false num_params[7][9]
1 1
.names $false num_params[7][10]
1 1
.names $false num_params[7][11]
1 1
.names $false num_params[7][12]
1 1
.names $false num_params[7][13]
1 1
.names $false num_params[8][0]
1 1
.names $true num_params[8][1]
1 1
.names $false num_params[8][2]
1 1
.names $false num_params[8][3]
1 1
.names $false num_params[8][4]
1 1
.names $false num_params[8][5]
1 1
.names $false num_params[8][6]
1 1
.names $false num_params[8][7]
1 1
.names $false num_params[8][8]
1 1
.names $false num_params[8][9]
1 1
.names $false num_params[8][10]
1 1
.names $false num_params[8][11]
1 1
.names $false num_params[8][12]
1 1
.names $false num_params[8][13]
1 1
.names $true num_params[9][0]
1 1
.names $false num_params[9][1]
1 1
.names $false num_params[9][2]
1 1
.names $false num_params[9][3]
1 1
.names $false num_params[9][4]
1 1
.names $false num_params[9][5]
1 1
.names $false num_params[9][6]
1 1
.names $false num_params[9][7]
1 1
.names $false num_params[9][8]
1 1
.names $false num_params[9][9]
1 1
.names $false num_params[9][10]
1 1
.names $false num_params[9][11]
1 1
.names $false num_params[9][12]
1 1
.names $false num_params[9][13]
1 1
.names $true params[0][0]
1 1
.names $false params[0][1]
1 1
.names $true params[0][2]
1 1
.names $false params[0][3]
1 1
.names $false params[0][4]
1 1
.names $false params[0][5]
1 1
.names $false params[0][6]
1 1
.names $false params[0][7]
1 1
.names $false params[10][0]
1 1
.names $false params[10][1]
1 1
.names $true params[10][2]
1 1
.names $true params[10][3]
1 1
.names $true params[10][4]
1 1
.names $true params[10][5]
1 1
.names $false params[10][6]
1 1
.names $false params[10][7]
1 1
.names $false params[11][0]
1 1
.names $false params[11][1]
1 1
.names $true params[11][2]
1 1
.names $true params[11][3]
1 1
.names $true params[11][4]
1 1
.names $true params[11][5]
1 1
.names $false params[11][6]
1 1
.names $false params[11][7]
1 1
.names $true params[12][0]
1 1
.names $true params[12][1]
1 1
.names $false params[12][2]
1 1
.names $false params[12][3]
1 1
.names $false params[12][4]
1 1
.names $false params[12][5]
1 1
.names $false params[12][6]
1 1
.names $false params[12][7]
1 1
.names $true params[13][0]
1 1
.names $true params[13][1]
1 1
.names $false params[13][2]
1 1
.names $true params[13][3]
1 1
.names $false params[13][4]
1 1
.names $true params[13][5]
1 1
.names $false params[13][6]
1 1
.names $true params[13][7]
1 1
.names $true params[14][0]
1 1
.names $true params[14][1]
1 1
.names $false params[14][2]
1 1
.names $true params[14][3]
1 1
.names $false params[14][4]
1 1
.names $false params[14][5]
1 1
.names $false params[14][6]
1 1
.names $false params[14][7]
1 1
.names $false params[15][0]
1 1
.names $false params[15][1]
1 1
.names $true params[15][2]
1 1
.names $false params[15][3]
1 1
.names $false params[15][4]
1 1
.names $false params[15][5]
1 1
.names $false params[15][6]
1 1
.names $false params[15][7]
1 1
.names $true params[16][0]
1 1
.names $false params[16][1]
1 1
.names $true params[16][2]
1 1
.names $false params[16][3]
1 1
.names $false params[16][4]
1 1
.names $false params[16][5]
1 1
.names $true params[16][6]
1 1
.names $true params[16][7]
1 1
.names $true params[17][0]
1 1
.names $false params[17][1]
1 1
.names $true params[17][2]
1 1
.names $true params[17][3]
1 1
.names $false params[17][4]
1 1
.names $false params[17][5]
1 1
.names $false params[17][6]
1 1
.names $false params[17][7]
1 1
.names $false params[18][0]
1 1
.names $false params[18][1]
1 1
.names $false params[18][2]
1 1
.names $false params[18][3]
1 1
.names $false params[18][4]
1 1
.names $false params[18][5]
1 1
.names $false params[18][6]
1 1
.names $false params[18][7]
1 1
.names $true params[19][0]
1 1
.names $false params[19][1]
1 1
.names $true params[19][2]
1 1
.names $true params[19][3]
1 1
.names $false params[19][4]
1 1
.names $false params[19][5]
1 1
.names $false params[19][6]
1 1
.names $true params[19][7]
1 1
.names $false params[1][0]
1 1
.names $false params[1][1]
1 1
.names $true params[1][2]
1 1
.names $true params[1][3]
1 1
.names $true params[1][4]
1 1
.names $true params[1][5]
1 1
.names $false params[1][6]
1 1
.names $false params[1][7]
1 1
.names $false params[20][0]
1 1
.names $true params[20][1]
1 1
.names $false params[20][2]
1 1
.names $true params[20][3]
1 1
.names $false params[20][4]
1 1
.names $true params[20][5]
1 1
.names $true params[20][6]
1 1
.names $false params[20][7]
1 1
.names $true params[21][0]
1 1
.names $false params[21][1]
1 1
.names $true params[21][2]
1 1
.names $true params[21][3]
1 1
.names $false params[21][4]
1 1
.names $false params[21][5]
1 1
.names $false params[21][6]
1 1
.names $true params[21][7]
1 1
.names $false params[22][0]
1 1
.names $true params[22][1]
1 1
.names $true params[22][2]
1 1
.names $true params[22][3]
1 1
.names $false params[22][4]
1 1
.names $true params[22][5]
1 1
.names $true params[22][6]
1 1
.names $true params[22][7]
1 1
.names $true params[23][0]
1 1
.names $true params[23][1]
1 1
.names $true params[23][2]
1 1
.names $true params[23][3]
1 1
.names $false params[23][4]
1 1
.names $false params[23][5]
1 1
.names $false params[23][6]
1 1
.names $false params[23][7]
1 1
.names $true params[24][0]
1 1
.names $true params[24][1]
1 1
.names $true params[24][2]
1 1
.names $false params[24][3]
1 1
.names $false params[24][4]
1 1
.names $false params[24][5]
1 1
.names $false params[24][6]
1 1
.names $false params[24][7]
1 1
.names $false params[25][0]
1 1
.names $true params[25][1]
1 1
.names $true params[25][2]
1 1
.names $true params[25][3]
1 1
.names $false params[25][4]
1 1
.names $false params[25][5]
1 1
.names $false params[25][6]
1 1
.names $false params[25][7]
1 1
.names $false params[26][0]
1 1
.names $false params[26][1]
1 1
.names $false params[26][2]
1 1
.names $true params[26][3]
1 1
.names $false params[26][4]
1 1
.names $false params[26][5]
1 1
.names $false params[26][6]
1 1
.names $false params[26][7]
1 1
.names $true params[27][0]
1 1
.names $true params[27][1]
1 1
.names $true params[27][2]
1 1
.names $false params[27][3]
1 1
.names $false params[27][4]
1 1
.names $false params[27][5]
1 1
.names $false params[27][6]
1 1
.names $false params[27][7]
1 1
.names $false params[28][0]
1 1
.names $false params[28][1]
1 1
.names $false params[28][2]
1 1
.names $false params[28][3]
1 1
.names $true params[28][4]
1 1
.names $false params[28][5]
1 1
.names $false params[28][6]
1 1
.names $false params[28][7]
1 1
.names $true params[29][0]
1 1
.names $true params[29][1]
1 1
.names $true params[29][2]
1 1
.names $false params[29][3]
1 1
.names $false params[29][4]
1 1
.names $false params[29][5]
1 1
.names $false params[29][6]
1 1
.names $false params[29][7]
1 1
.names $false params[2][0]
1 1
.names $false params[2][1]
1 1
.names $true params[2][2]
1 1
.names $true params[2][3]
1 1
.names $true params[2][4]
1 1
.names $true params[2][5]
1 1
.names $false params[2][6]
1 1
.names $false params[2][7]
1 1
.names $false params[30][0]
1 1
.names $true params[30][1]
1 1
.names $false params[30][2]
1 1
.names $false params[30][3]
1 1
.names $false params[30][4]
1 1
.names $false params[30][5]
1 1
.names $false params[30][6]
1 1
.names $false params[30][7]
1 1
.names $true params[31][0]
1 1
.names $true params[31][1]
1 1
.names $true params[31][2]
1 1
.names $false params[31][3]
1 1
.names $false params[31][4]
1 1
.names $false params[31][5]
1 1
.names $false params[31][6]
1 1
.names $false params[31][7]
1 1
.names $true params[32][0]
1 1
.names $false params[32][1]
1 1
.names $false params[32][2]
1 1
.names $true params[32][3]
1 1
.names $false params[32][4]
1 1
.names $false params[32][5]
1 1
.names $false params[32][6]
1 1
.names $false params[32][7]
1 1
.names $true params[33][0]
1 1
.names $true params[33][1]
1 1
.names $true params[33][2]
1 1
.names $true params[33][3]
1 1
.names $false params[33][4]
1 1
.names $false params[33][5]
1 1
.names $false params[33][6]
1 1
.names $false params[33][7]
1 1
.names $true params[34][0]
1 1
.names $false params[34][1]
1 1
.names $true params[34][2]
1 1
.names $false params[34][3]
1 1
.names $false params[34][4]
1 1
.names $true params[34][5]
1 1
.names $false params[34][6]
1 1
.names $false params[34][7]
1 1
.names $false params[35][0]
1 1
.names $true params[35][1]
1 1
.names $true params[35][2]
1 1
.names $false params[35][3]
1 1
.names $true params[35][4]
1 1
.names $true params[35][5]
1 1
.names $false params[35][6]
1 1
.names $false params[35][7]
1 1
.names $false params[36][0]
1 1
.names $false params[36][1]
1 1
.names $false params[36][2]
1 1
.names $false params[36][3]
1 1
.names $false params[36][4]
1 1
.names $false params[36][5]
1 1
.names $false params[36][6]
1 1
.names $false params[36][7]
1 1
.names $false params[37][0]
1 1
.names $false params[37][1]
1 1
.names $false params[37][2]
1 1
.names $true params[37][3]
1 1
.names $false params[37][4]
1 1
.names $false params[37][5]
1 1
.names $false params[37][6]
1 1
.names $false params[37][7]
1 1
.names $false params[38][0]
1 1
.names $false params[38][1]
1 1
.names $true params[38][2]
1 1
.names $false params[38][3]
1 1
.names $false params[38][4]
1 1
.names $false params[38][5]
1 1
.names $false params[38][6]
1 1
.names $false params[38][7]
1 1
.names $false params[39][0]
1 1
.names $false params[39][1]
1 1
.names $false params[39][2]
1 1
.names $false params[39][3]
1 1
.names $true params[39][4]
1 1
.names $false params[39][5]
1 1
.names $false params[39][6]
1 1
.names $false params[39][7]
1 1
.names $true params[3][0]
1 1
.names $false params[3][1]
1 1
.names $true params[3][2]
1 1
.names $false params[3][3]
1 1
.names $false params[3][4]
1 1
.names $false params[3][5]
1 1
.names $false params[3][6]
1 1
.names $false params[3][7]
1 1
.names $false params[40][0]
1 1
.names $true params[40][1]
1 1
.names $false params[40][2]
1 1
.names $true params[40][3]
1 1
.names $false params[40][4]
1 1
.names $false params[40][5]
1 1
.names $false params[40][6]
1 1
.names $false params[40][7]
1 1
.names $true params[41][0]
1 1
.names $false params[41][1]
1 1
.names $true params[41][2]
1 1
.names $true params[41][3]
1 1
.names $false params[41][4]
1 1
.names $false params[41][5]
1 1
.names $false params[41][6]
1 1
.names $false params[41][7]
1 1
.names $false params[42][0]
1 1
.names $false params[42][1]
1 1
.names $false params[42][2]
1 1
.names $true params[42][3]
1 1
.names $false params[42][4]
1 1
.names $false params[42][5]
1 1
.names $false params[42][6]
1 1
.names $false params[42][7]
1 1
.names $true params[43][0]
1 1
.names $true params[43][1]
1 1
.names $true params[43][2]
1 1
.names $false params[43][3]
1 1
.names $false params[43][4]
1 1
.names $false params[43][5]
1 1
.names $false params[43][6]
1 1
.names $false params[43][7]
1 1
.names $true params[44][0]
1 1
.names $true params[44][1]
1 1
.names $true params[44][2]
1 1
.names $true params[44][3]
1 1
.names $false params[44][4]
1 1
.names $false params[44][5]
1 1
.names $false params[44][6]
1 1
.names $false params[44][7]
1 1
.names $true params[45][0]
1 1
.names $true params[45][1]
1 1
.names $true params[45][2]
1 1
.names $false params[45][3]
1 1
.names $false params[45][4]
1 1
.names $false params[45][5]
1 1
.names $false params[45][6]
1 1
.names $false params[45][7]
1 1
.names $false params[46][0]
1 1
.names $true params[46][1]
1 1
.names $false params[46][2]
1 1
.names $false params[46][3]
1 1
.names $false params[46][4]
1 1
.names $false params[46][5]
1 1
.names $false params[46][6]
1 1
.names $false params[46][7]
1 1
.names $true params[47][0]
1 1
.names $true params[47][1]
1 1
.names $true params[47][2]
1 1
.names $false params[47][3]
1 1
.names $false params[47][4]
1 1
.names $false params[47][5]
1 1
.names $false params[47][6]
1 1
.names $false params[47][7]
1 1
.names $true params[48][0]
1 1
.names $false params[48][1]
1 1
.names $false params[48][2]
1 1
.names $true params[48][3]
1 1
.names $false params[48][4]
1 1
.names $false params[48][5]
1 1
.names $false params[48][6]
1 1
.names $false params[48][7]
1 1
.names $true params[49][0]
1 1
.names $true params[49][1]
1 1
.names $true params[49][2]
1 1
.names $true params[49][3]
1 1
.names $false params[49][4]
1 1
.names $false params[49][5]
1 1
.names $false params[49][6]
1 1
.names $false params[49][7]
1 1
.names $false params[4][0]
1 1
.names $false params[4][1]
1 1
.names $true params[4][2]
1 1
.names $true params[4][3]
1 1
.names $true params[4][4]
1 1
.names $true params[4][5]
1 1
.names $false params[4][6]
1 1
.names $false params[4][7]
1 1
.names $true params[50][0]
1 1
.names $false params[50][1]
1 1
.names $true params[50][2]
1 1
.names $false params[50][3]
1 1
.names $false params[50][4]
1 1
.names $true params[50][5]
1 1
.names $false params[50][6]
1 1
.names $false params[50][7]
1 1
.names $true params[51][0]
1 1
.names $false params[51][1]
1 1
.names $true params[51][2]
1 1
.names $false params[51][3]
1 1
.names $true params[51][4]
1 1
.names $true params[51][5]
1 1
.names $false params[51][6]
1 1
.names $false params[51][7]
1 1
.names $false params[52][0]
1 1
.names $false params[52][1]
1 1
.names $false params[52][2]
1 1
.names $false params[52][3]
1 1
.names $false params[52][4]
1 1
.names $false params[52][5]
1 1
.names $false params[52][6]
1 1
.names $false params[52][7]
1 1
.names $true params[53][0]
1 1
.names $false params[53][1]
1 1
.names $false params[53][2]
1 1
.names $true params[53][3]
1 1
.names $false params[53][4]
1 1
.names $false params[53][5]
1 1
.names $false params[53][6]
1 1
.names $false params[53][7]
1 1
.names $false params[54][0]
1 1
.names $false params[54][1]
1 1
.names $true params[54][2]
1 1
.names $false params[54][3]
1 1
.names $false params[54][4]
1 1
.names $false params[54][5]
1 1
.names $false params[54][6]
1 1
.names $false params[54][7]
1 1
.names $false params[55][0]
1 1
.names $false params[55][1]
1 1
.names $false params[55][2]
1 1
.names $false params[55][3]
1 1
.names $true params[55][4]
1 1
.names $false params[55][5]
1 1
.names $false params[55][6]
1 1
.names $false params[55][7]
1 1
.names $false params[56][0]
1 1
.names $false params[56][1]
1 1
.names $false params[56][2]
1 1
.names $false params[56][3]
1 1
.names $false params[56][4]
1 1
.names $false params[56][5]
1 1
.names $false params[56][6]
1 1
.names $true params[56][7]
1 1
.names $true params[57][0]
1 1
.names $false params[57][1]
1 1
.names $true params[57][2]
1 1
.names $false params[57][3]
1 1
.names $false params[57][4]
1 1
.names $false params[57][5]
1 1
.names $false params[57][6]
1 1
.names $false params[57][7]
1 1
.names $false params[58][0]
1 1
.names $false params[58][1]
1 1
.names $false params[58][2]
1 1
.names $true params[58][3]
1 1
.names $true params[58][4]
1 1
.names $true params[58][5]
1 1
.names $true params[58][6]
1 1
.names $false params[58][7]
1 1
.names $false params[59][0]
1 1
.names $false params[59][1]
1 1
.names $false params[59][2]
1 1
.names $false params[59][3]
1 1
.names $false params[59][4]
1 1
.names $false params[59][5]
1 1
.names $false params[59][6]
1 1
.names $false params[59][7]
1 1
.names $false params[5][0]
1 1
.names $false params[5][1]
1 1
.names $true params[5][2]
1 1
.names $true params[5][3]
1 1
.names $true params[5][4]
1 1
.names $true params[5][5]
1 1
.names $false params[5][6]
1 1
.names $false params[5][7]
1 1
.names $false params[60][0]
1 1
.names $true params[60][1]
1 1
.names $false params[60][2]
1 1
.names $true params[60][3]
1 1
.names $true params[60][4]
1 1
.names $false params[60][5]
1 1
.names $false params[60][6]
1 1
.names $false params[60][7]
1 1
.names $false params[61][0]
1 1
.names $false params[61][1]
1 1
.names $false params[61][2]
1 1
.names $false params[61][3]
1 1
.names $false params[61][4]
1 1
.names $false params[61][5]
1 1
.names $false params[61][6]
1 1
.names $false params[61][7]
1 1
.names $true params[62][0]
1 1
.names $false params[62][1]
1 1
.names $false params[62][2]
1 1
.names $true params[62][3]
1 1
.names $false params[62][4]
1 1
.names $true params[62][5]
1 1
.names $true params[62][6]
1 1
.names $false params[62][7]
1 1
.names $false params[63][0]
1 1
.names $false params[63][1]
1 1
.names $false params[63][2]
1 1
.names $false params[63][3]
1 1
.names $false params[63][4]
1 1
.names $false params[63][5]
1 1
.names $false params[63][6]
1 1
.names $false params[63][7]
1 1
.names $true params[64][0]
1 1
.names $false params[64][1]
1 1
.names $false params[64][2]
1 1
.names $false params[64][3]
1 1
.names $false params[64][4]
1 1
.names $false params[64][5]
1 1
.names $false params[64][6]
1 1
.names $false params[64][7]
1 1
.names $false params[65][0]
1 1
.names $false params[65][1]
1 1
.names $false params[65][2]
1 1
.names $false params[65][3]
1 1
.names $false params[65][4]
1 1
.names $false params[65][5]
1 1
.names $false params[65][6]
1 1
.names $false params[65][7]
1 1
.names $false params[66][0]
1 1
.names $false params[66][1]
1 1
.names $false params[66][2]
1 1
.names $false params[66][3]
1 1
.names $false params[66][4]
1 1
.names $true params[66][5]
1 1
.names $false params[66][6]
1 1
.names $true params[66][7]
1 1
.names $false params[67][0]
1 1
.names $false params[67][1]
1 1
.names $false params[67][2]
1 1
.names $false params[67][3]
1 1
.names $false params[67][4]
1 1
.names $false params[67][5]
1 1
.names $false params[67][6]
1 1
.names $false params[67][7]
1 1
.names $true params[68][0]
1 1
.names $false params[68][1]
1 1
.names $false params[68][2]
1 1
.names $false params[68][3]
1 1
.names $false params[68][4]
1 1
.names $false params[68][5]
1 1
.names $false params[68][6]
1 1
.names $false params[68][7]
1 1
.names $false params[69][0]
1 1
.names $false params[69][1]
1 1
.names $false params[69][2]
1 1
.names $false params[69][3]
1 1
.names $false params[69][4]
1 1
.names $false params[69][5]
1 1
.names $false params[69][6]
1 1
.names $false params[69][7]
1 1
.names $true params[6][0]
1 1
.names $false params[6][1]
1 1
.names $true params[6][2]
1 1
.names $false params[6][3]
1 1
.names $false params[6][4]
1 1
.names $false params[6][5]
1 1
.names $false params[6][6]
1 1
.names $false params[6][7]
1 1
.names $false params[70][0]
1 1
.names $false params[70][1]
1 1
.names $false params[70][2]
1 1
.names $false params[70][3]
1 1
.names $false params[70][4]
1 1
.names $true params[70][5]
1 1
.names $false params[70][6]
1 1
.names $true params[70][7]
1 1
.names $false params[71][0]
1 1
.names $false params[71][1]
1 1
.names $false params[71][2]
1 1
.names $false params[71][3]
1 1
.names $false params[71][4]
1 1
.names $false params[71][5]
1 1
.names $false params[71][6]
1 1
.names $false params[71][7]
1 1
.names $false params[72][0]
1 1
.names $true params[72][1]
1 1
.names $false params[72][2]
1 1
.names $true params[72][3]
1 1
.names $true params[72][4]
1 1
.names $false params[72][5]
1 1
.names $false params[72][6]
1 1
.names $false params[72][7]
1 1
.names $false params[73][0]
1 1
.names $false params[73][1]
1 1
.names $false params[73][2]
1 1
.names $false params[73][3]
1 1
.names $false params[73][4]
1 1
.names $false params[73][5]
1 1
.names $false params[73][6]
1 1
.names $false params[73][7]
1 1
.names $true params[74][0]
1 1
.names $false params[74][1]
1 1
.names $false params[74][2]
1 1
.names $true params[74][3]
1 1
.names $false params[74][4]
1 1
.names $true params[74][5]
1 1
.names $true params[74][6]
1 1
.names $false params[74][7]
1 1
.names $true params[75][0]
1 1
.names $true params[75][1]
1 1
.names $true params[75][2]
1 1
.names $true params[75][3]
1 1
.names $true params[75][4]
1 1
.names $true params[75][5]
1 1
.names $true params[75][6]
1 1
.names $true params[75][7]
1 1
.names $false params[7][0]
1 1
.names $false params[7][1]
1 1
.names $true params[7][2]
1 1
.names $true params[7][3]
1 1
.names $true params[7][4]
1 1
.names $true params[7][5]
1 1
.names $false params[7][6]
1 1
.names $false params[7][7]
1 1
.names $false params[8][0]
1 1
.names $false params[8][1]
1 1
.names $true params[8][2]
1 1
.names $true params[8][3]
1 1
.names $true params[8][4]
1 1
.names $true params[8][5]
1 1
.names $false params[8][6]
1 1
.names $false params[8][7]
1 1
.names $true params[9][0]
1 1
.names $false params[9][1]
1 1
.names $true params[9][2]
1 1
.names $false params[9][3]
1 1
.names $false params[9][4]
1 1
.names $false params[9][5]
1 1
.names $false params[9][6]
1 1
.names $false params[9][7]
1 1
.end
