Implementation;Generate Bitstream;RootName:u8
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sd.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||CG1337||@W:Net almost_full is not declared.||u8.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/60||ram.v(545);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\ram.v'/linenumber/545
Implementation;Synthesis||CG1337||@W:Net almost_empty is not declared.||u8.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/61||ram.v(546);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\ram.v'/linenumber/546
Implementation;Synthesis||CG775||@N: Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||u8.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/86||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/87||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/88||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/89||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/90||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/91||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/92||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/93||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/94||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/95||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/96||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/97||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/98||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL169||@W:Pruning unused register demo[17:0]. Make sure that there are no unused intermediate registers.||u8.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/110||sd.v(1441);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/1441
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 28 of odin[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/111||sd.v(1441);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/1441
Implementation;Synthesis||CL113||@W:Feedback mux created for signal db[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||u8.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/112||sd.v(1441);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/1441
Implementation;Synthesis||CL250||@W:All reachable assignments to db[7:0] assign 0, register removed by optimization||u8.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/113||sd.v(1441);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/1441
Implementation;Synthesis||CG133||@W:Object word is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/123||sound.v(1187);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1187
Implementation;Synthesis||CL190||@W:Optimizing register bit plus[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/139||pipe_pcm.v(58);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\pipe_pcm.v'/linenumber/58
Implementation;Synthesis||CL190||@W:Optimizing register bit plus[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/140||pipe_pcm.v(58);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\pipe_pcm.v'/linenumber/58
Implementation;Synthesis||CL279||@W:Pruning register bits 27 to 26 of plus[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/141||pipe_pcm.v(58);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\pipe_pcm.v'/linenumber/58
Implementation;Synthesis||CG360||@W:Removing wire overflow, as there is no assignment to it.||u8.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/167||sdm.v(28);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/28
Implementation;Synthesis||CL318||@W:*Output overflow has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/169||sdm.v(28);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/28
Implementation;Synthesis||CL169||@W:Pruning unused register buffer[27:0]. Make sure that there are no unused intermediate registers.||u8.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/170||sdm.v(46);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/46
Implementation;Synthesis||CL169||@W:Pruning unused register of. Make sure that there are no unused intermediate registers.||u8.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/171||sdm.v(46);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/46
Implementation;Synthesis||CL169||@W:Pruning unused register address_out. Make sure that there are no unused intermediate registers.||u8.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/177||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL190||@W:Optimizing register bit channel_status_shift[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/178||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of channel_status_shift[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/179||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL169||@W:Pruning unused register c3[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/192||bigfifo.v(110);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\bigfifo.v'/linenumber/110
Implementation;Synthesis||CL169||@W:Pruning unused register c2[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/193||bigfifo.v(109);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\bigfifo.v'/linenumber/109
Implementation;Synthesis||CL190||@W:Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/194||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/195||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_clear_i2s. Make sure that there are no unused intermediate registers.||u8.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/198||ram.v(116);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\ram.v'/linenumber/116
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||u8.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/203||sd.v(247);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/247
Implementation;Synthesis||CG290||@W:Referenced variable oversampling_y is not in sensitivity list.||u8.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/204||sd.v(247);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/247
Implementation;Synthesis||CG360||@W:Removing wire HADDR_ADC, as there is no assignment to it.||u8.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/206||sd.v(103);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/103
Implementation;Synthesis||CG360||@W:Removing wire HWDATA_ADC, as there is no assignment to it.||u8.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/207||sd.v(104);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/104
Implementation;Synthesis||CG360||@W:Removing wire HTRANS_ADC, as there is no assignment to it.||u8.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/208||sd.v(105);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/105
Implementation;Synthesis||CG360||@W:Removing wire HWRITE_ADC, as there is no assignment to it.||u8.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/209||sd.v(106);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/106
Implementation;Synthesis||CG360||@W:Removing wire read_data, as there is no assignment to it.||u8.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/210||sd.v(152);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/152
Implementation;Synthesis||CG133||@W:Object wsource_right is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/211||sd.v(185);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/185
Implementation;Synthesis||CL169||@W:Pruning unused register use_adc_mode. Make sure that there are no unused intermediate registers.||u8.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/213||sd.v(575);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/575
Implementation;Synthesis||CL169||@W:Pruning unused register master_lrckd4. Make sure that there are no unused intermediate registers.||u8.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/214||sd.v(397);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/397
Implementation;Synthesis||CL169||@W:Pruning unused register master_bckd4. Make sure that there are no unused intermediate registers.||u8.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/215||sd.v(392);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/392
Implementation;Synthesis||CL190||@W:Optimizing register bit sound_card_ctrl[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/217||sd.v(575);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/575
Implementation;Synthesis||CL190||@W:Optimizing register bit sound_card_ctrl[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/218||sd.v(575);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/575
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 3 of sound_card_ctrl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/219||sd.v(575);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/575
Implementation;Synthesis||CG1340||@W:Index into variable key could be out of range ; a simulation mismatch is possible.||u8.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/221||test.v(437);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\test.v'/linenumber/437
Implementation;Synthesis||CL169||@W:Pruning unused register do_selftest. Make sure that there are no unused intermediate registers.||u8.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/223||test.v(413);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\test.v'/linenumber/413
Implementation;Synthesis||CL271||@W:Pruning unused bits 63 to 8 of dsdlq[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/226||test.v(216);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\test.v'/linenumber/216
Implementation;Synthesis||CL271||@W:Pruning unused bits 63 to 8 of dsdrq[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/227||test.v(216);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\test.v'/linenumber/216
Implementation;Synthesis||CG1283||@W:Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/236||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/237||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/238||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/239||coreahblite.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/541
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/240||coreahblite_matrix4x16.v(2639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2639
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/241||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/287||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/288||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/289||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/328||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/329||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||CG1283||@W:Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||u8.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/330||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||u8.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/513||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||u8.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/514||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||u8.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/515||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||u8.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/516||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||u8.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/517||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/518||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/519||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/520||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/521||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/522||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/523||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/524||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/525||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/526||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/527||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||u8.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/528||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||u8.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/529||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||u8.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/530||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||u8.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/531||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||u8.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/532||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/533||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/534||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/535||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/536||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/537||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/538||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||u8.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/539||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||u8.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/540||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||u8.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/541||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||u8.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/542||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||u8.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/543||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/550||u8_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/551||u8_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/552||u8_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/553||u8_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/554||u8_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL247||@W:Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused||u8.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/568||u8_sb_HPMS.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb_HPMS\u8_sb_HPMS.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input XTL is unused.||u8.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/573||u8_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/577||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/578||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/579||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/580||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||u8.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/581||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||u8.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/588||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||u8.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/595||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||u8.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/602||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||u8.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/609||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||u8.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/619||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||u8.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/620||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||u8.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/621||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||u8.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/622||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||u8.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/623||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||u8.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/624||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||u8.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/625||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||u8.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/626||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||u8.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/627||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||u8.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/628||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||u8.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/629||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||u8.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/630||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||u8.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/631||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||u8.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/632||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||u8.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/633||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||u8.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/634||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||u8.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/635||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||u8.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/636||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||u8.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/637||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||u8.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/638||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||u8.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/639||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||u8.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/640||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||u8.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/641||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||u8.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/642||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||u8.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/643||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||u8.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/644||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||u8.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/645||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||u8.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/646||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||u8.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/647||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||u8.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/648||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||u8.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/649||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||u8.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/650||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||u8.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/651||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||u8.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/653||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||u8.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/655||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||u8.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/657||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||u8.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/659||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||u8.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/661||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||u8.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/663||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||u8.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/665||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||u8.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/667||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||u8.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/669||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||u8.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/671||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||u8.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/673||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||u8.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/675||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||u8.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/677||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||u8.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/679||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||u8.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/681||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||u8.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/683||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||u8.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/685||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||u8.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/687||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||u8.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/689||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||u8.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/691||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||u8.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/693||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis||CL159||@N: Input HBURST_M0 is unused.||u8.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/695||coreahblite.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input HPROT_M0 is unused.||u8.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/696||coreahblite.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input HBURST_M1 is unused.||u8.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/697||coreahblite.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input HPROT_M1 is unused.||u8.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/698||coreahblite.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input HBURST_M2 is unused.||u8.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/699||coreahblite.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input HPROT_M2 is unused.||u8.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/700||coreahblite.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input HBURST_M3 is unused.||u8.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/701||coreahblite.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input HPROT_M3 is unused.||u8.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/702||coreahblite.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input HWDATA_M1 is unused.||u8.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/704||coreahblite_matrix4x16.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input HWDATA_M2 is unused.||u8.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/705||coreahblite_matrix4x16.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HWDATA_M3 is unused.||u8.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/706||coreahblite_matrix4x16.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||u8.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/707||coreahblite_matrix4x16.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||u8.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/708||coreahblite_matrix4x16.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input HRESP_S0 is unused.||u8.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/709||coreahblite_matrix4x16.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||u8.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/710||coreahblite_matrix4x16.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||u8.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/711||coreahblite_matrix4x16.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HRESP_S1 is unused.||u8.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/712||coreahblite_matrix4x16.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||u8.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/713||coreahblite_matrix4x16.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||u8.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/714||coreahblite_matrix4x16.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input HRESP_S2 is unused.||u8.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/715||coreahblite_matrix4x16.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||u8.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/716||coreahblite_matrix4x16.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||u8.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/717||coreahblite_matrix4x16.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input HRESP_S3 is unused.||u8.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/718||coreahblite_matrix4x16.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||u8.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/719||coreahblite_matrix4x16.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||u8.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/720||coreahblite_matrix4x16.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input HRESP_S4 is unused.||u8.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/721||coreahblite_matrix4x16.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||u8.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/722||coreahblite_matrix4x16.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||u8.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/723||coreahblite_matrix4x16.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input HRESP_S5 is unused.||u8.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/724||coreahblite_matrix4x16.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||u8.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/725||coreahblite_matrix4x16.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||u8.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/726||coreahblite_matrix4x16.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input HRESP_S6 is unused.||u8.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/727||coreahblite_matrix4x16.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||u8.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/728||coreahblite_matrix4x16.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||u8.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/729||coreahblite_matrix4x16.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input HRESP_S7 is unused.||u8.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/730||coreahblite_matrix4x16.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||u8.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/731||coreahblite_matrix4x16.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/161
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||u8.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/732||coreahblite_matrix4x16.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input HRESP_S8 is unused.||u8.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/733||coreahblite_matrix4x16.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||u8.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/734||coreahblite_matrix4x16.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/172
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||u8.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/735||coreahblite_matrix4x16.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/173
Implementation;Synthesis||CL159||@N: Input HRESP_S9 is unused.||u8.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/736||coreahblite_matrix4x16.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||u8.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/737||coreahblite_matrix4x16.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/183
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||u8.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/738||coreahblite_matrix4x16.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/184
Implementation;Synthesis||CL159||@N: Input HRESP_S10 is unused.||u8.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/739||coreahblite_matrix4x16.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||u8.srr(740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/740||coreahblite_matrix4x16.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/194
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||u8.srr(741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/741||coreahblite_matrix4x16.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/195
Implementation;Synthesis||CL159||@N: Input HRESP_S11 is unused.||u8.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/742||coreahblite_matrix4x16.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/196
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||u8.srr(743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/743||coreahblite_matrix4x16.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/205
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||u8.srr(744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/744||coreahblite_matrix4x16.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/206
Implementation;Synthesis||CL159||@N: Input HRESP_S12 is unused.||u8.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/745||coreahblite_matrix4x16.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/207
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||u8.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/746||coreahblite_matrix4x16.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/216
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||u8.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/747||coreahblite_matrix4x16.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/217
Implementation;Synthesis||CL159||@N: Input HRESP_S13 is unused.||u8.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/748||coreahblite_matrix4x16.v(218);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/218
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||u8.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/749||coreahblite_matrix4x16.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/227
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||u8.srr(750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/750||coreahblite_matrix4x16.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/228
Implementation;Synthesis||CL159||@N: Input HRESP_S14 is unused.||u8.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/751||coreahblite_matrix4x16.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/229
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||u8.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/752||coreahblite_matrix4x16.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/238
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||u8.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/753||coreahblite_matrix4x16.v(239);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/239
Implementation;Synthesis||CL159||@N: Input HRESP_S15 is unused.||u8.srr(754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/754||coreahblite_matrix4x16.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/240
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||u8.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/757||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL159||@N: Input SDATAREADY is unused.||u8.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/777||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input SHRESP is unused.||u8.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/778||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||u8.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/779||coreahblite_masterstage.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||u8.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/780||coreahblite_masterstage.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||u8.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/781||coreahblite_masterstage.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||u8.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/782||coreahblite_masterstage.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||u8.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/783||coreahblite_masterstage.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/56
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/788||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/789||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||u8.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/799||sd.v(575);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/575
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register bus_state.||u8.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/815||sd.v(575);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/575
Implementation;Synthesis||CL156||@W:*Input read_data[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||u8.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/817||sd.v(152);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/152
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||u8.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/820||ram.v(116);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\ram.v'/linenumber/116
Implementation;Synthesis||CL246||@W:Input port bits 4 to 3 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/827||ram.v(30);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\ram.v'/linenumber/30
Implementation;Synthesis||CL190||@W:Optimizing register bit j[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/829||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL190||@W:Optimizing register bit j[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/830||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL190||@W:Optimizing register bit j[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/831||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL190||@W:Optimizing register bit j[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/832||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 4 of j[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/833||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||u8.srr(834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/834||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||CL190||@W:Optimizing register bit channel_status_shift[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/845||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of channel_status_shift[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/846||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL190||@W:Optimizing register bit channel_status_shift[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/847||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of channel_status_shift[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/848||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL190||@W:Optimizing register bit channel_status_shift[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/849||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of channel_status_shift[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/850||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL190||@W:Optimizing register bit channel_status_shift[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/851||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of channel_status_shift[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/852||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL190||@W:Optimizing register bit channel_status_shift[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/853||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of channel_status_shift[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/854||sound.v(859);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/859
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of source_left[31:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/855||sound.v(800);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/800
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of source_right[31:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/856||sound.v(801);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/801
Implementation;Synthesis||CL246||@W:Input port bits 35 to 18 of b6[35:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/861||sdm.v(411);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/411
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of b6[35:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/862||sdm.v(411);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/411
Implementation;Synthesis||CL246||@W:Input port bits 35 to 21 of a5[35:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/864||sdm.v(385);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/385
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of a5[35:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/865||sdm.v(385);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/385
Implementation;Synthesis||CL246||@W:Input port bits 35 to 25 of a4[35:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/867||sdm.v(359);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/359
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of a4[35:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/868||sdm.v(359);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/359
Implementation;Synthesis||CL246||@W:Input port bits 35 to 28 of a3[35:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/870||sdm.v(334);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/334
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of a3[35:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/871||sdm.v(334);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/334
Implementation;Synthesis||CL246||@W:Input port bits 35 to 30 of a2[35:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/873||sdm.v(308);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/308
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of a2[35:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/874||sdm.v(308);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/308
Implementation;Synthesis||CL246||@W:Input port bits 35 to 32 of a1[35:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/876||sdm.v(282);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/282
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of a1[35:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/877||sdm.v(282);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sdm.v'/linenumber/282
Implementation;Synthesis||CL190||@W:Optimizing register bit xx0[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/884||pipe_pcm.v(58);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\pipe_pcm.v'/linenumber/58
Implementation;Synthesis||CL190||@W:Optimizing register bit xx0[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/885||pipe_pcm.v(58);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\pipe_pcm.v'/linenumber/58
Implementation;Synthesis||CL279||@W:Pruning register bits 27 to 26 of xx0[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/886||pipe_pcm.v(58);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\pipe_pcm.v'/linenumber/58
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of minus[27:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/887||pipe_pcm.v(58);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\pipe_pcm.v'/linenumber/58
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of xx1[27:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/888||pipe_pcm.v(58);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\pipe_pcm.v'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of pcm[31:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/889||pipe_pcm.v(17);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\pipe_pcm.v'/linenumber/17
Implementation;Synthesis||CL135||@N: Found sequential shift fir_0 with address depth of 16 words and data bit width of 28.||u8.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/892||fir2.v(49);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\fir2.v'/linenumber/49
Implementation;Synthesis||CL135||@N: Found sequential shift fir_1 with address depth of 16 words and data bit width of 28.||u8.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/893||fir2.v(50);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\fir2.v'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 3 to 0 of x_0[31:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/894||fir2.v(8);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\fir2.v'/linenumber/8
Implementation;Synthesis||CL246||@W:Input port bits 3 to 0 of x_1[31:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/895||fir2.v(9);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\fir2.v'/linenumber/9
Implementation;Synthesis||CL135||@N: Found sequential shift fir_0 with address depth of 128 words and data bit width of 28.||u8.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/898||fir.v(70);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\fir.v'/linenumber/70
Implementation;Synthesis||CL135||@N: Found sequential shift fir_1 with address depth of 128 words and data bit width of 28.||u8.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/899||fir.v(71);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\fir.v'/linenumber/71
Implementation;Synthesis||CL246||@W:Input port bits 3 to 0 of x_0[31:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/900||fir.v(21);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\fir.v'/linenumber/21
Implementation;Synthesis||CL246||@W:Input port bits 3 to 0 of x_1[31:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/901||fir.v(22);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\fir.v'/linenumber/22
Implementation;Synthesis||CL246||@W:Input port bits 6 to 3 of ictrl[7:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/908||sound.v(498);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/498
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||u8.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/911||sd.v(1441);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/1441
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { gl0 }] -to test_0*||u8.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1017||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/23
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to u8_sb*||u8.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1018||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/24
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to *USPDIF_TX*||u8.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1019||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/25
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk }] -to test_0.u100*||u8.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1020||synthesis.fdc(26);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/26
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to test_0.u200*||u8.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1021||synthesis.fdc(27);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/27
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to test_0.mclk_d2*||u8.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1022||synthesis.fdc(28);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/28
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *usync*||u8.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1023||synthesis.fdc(29);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/29
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *usync*||u8.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1024||synthesis.fdc(30);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/30
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *ufifo*||u8.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1025||synthesis.fdc(31);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/31
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from test_0.u100.uctrl.sound_card_start*||u8.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1026||synthesis.fdc(32);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/32
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from test_0.u100.uctrl.use_dsd*||u8.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1027||synthesis.fdc(33);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/33
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to u8_sb*||u8.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1028||synthesis.fdc(34);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/34
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { clock138_bck }] -to test_0.u200*||u8.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1029||synthesis.fdc(35);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/35
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk }] -to test_0.u200*||u8.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1030||synthesis.fdc(36);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/36
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *uctrl*||u8.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1031||synthesis.fdc(37);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/37
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to *UDOP*||u8.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1032||synthesis.fdc(38);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/38
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { dop_clock }] -to *USPDIF_TX*||u8.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1033||synthesis.fdc(39);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/39
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { dsd_clk }] -to *dsd_lp*||u8.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1034||synthesis.fdc(40);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/40
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { dsd_clk }] -to *dsd_rp*||u8.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1035||synthesis.fdc(41);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/41
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { dsd_clk }] -to *dsd_ln*||u8.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1036||synthesis.fdc(42);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/42
Implementation;Synthesis||BN238||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { dsd_clk }] -to *dsd_rn*||u8.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1037||synthesis.fdc(43);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/43
Implementation;Synthesis||BN115||@N: Removing instance DUT500 (in view: work.sdtop(verilog)) of type view:work.pipe_sdm(verilog) because it does not drive other instances.||u8.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1053||sd.v(311);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/311
Implementation;Synthesis||BN115||@N: Removing instance DUT501 (in view: work.sdtop(verilog)) of type view:work.pipe_sdm(verilog) because it does not drive other instances.||u8.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1054||sd.v(322);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/322
Implementation;Synthesis||BN115||@N: Removing instance DUT400 (in view: work.sdtop(verilog)) of type view:work.pipe_pcm(verilog) because it does not drive other instances.||u8.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1055||sd.v(290);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/290
Implementation;Synthesis||BN115||@N: Removing instance DUT401 (in view: work.sdtop(verilog)) of type view:work.pipe_pcm(verilog) because it does not drive other instances.||u8.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1056||sd.v(298);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/298
Implementation;Synthesis||BN115||@N: Removing instance DUT300 (in view: work.sdtop(verilog)) of type view:work.fir_stage_2(verilog) because it does not drive other instances.||u8.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1057||sd.v(273);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/273
Implementation;Synthesis||BN115||@N: Removing instance DUT200 (in view: work.sdtop(verilog)) of type view:work.fir_stage_1(verilog) because it does not drive other instances.||u8.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1058||sd.v(258);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/258
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1059||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1060||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1061||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1062||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1063||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1064||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1065||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1066||coreahblite_matrix4x16.v(3212);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3212
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1067||coreahblite_matrix4x16.v(3166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3166
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1068||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1069||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1070||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1071||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1072||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis||BN132||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1073||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis||BN132||@W:Removing sequential instance u8_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance u8_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1074||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||u8.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1075||u8_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||u8.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1076||u8_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||u8.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1077||u8_sb_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||u8.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1078||u8_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||u8.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1079||u8_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1080||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1081||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1082||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1083||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1084||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||u8.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1085||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||u8.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1086||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||u8.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1087||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||u8.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1088||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||u8.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1089||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||u8.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1090||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||u8.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1091||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||u8.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1092||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||u8.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1093||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||u8.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1094||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance demo_mute (in view: work.sdtop(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1095||sd.v(575);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/575
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.||u8.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1096||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.||u8.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1097||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1098||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.||u8.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1099||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.||u8.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1100||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1101||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.||u8.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1102||coreahblite_masterstage.v(639);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/639
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.||u8.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1103||coreahblite_masterstage.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/209
Implementation;Synthesis||BN362||@N: Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1104||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog) because it does not drive other instances.||u8.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1105||coreahblite_matrix4x16.v(2703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2703
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.||u8.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1106||coreahblite_matrix4x16.v(2767);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2767
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.||u8.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1107||coreahblite_matrix4x16.v(2831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2831
Implementation;Synthesis||BN362||@N: Removing sequential instance read_en (in view: work.sd_data(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1108||sd.v(1441);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/1441
Implementation;Synthesis||BN362||@N: Removing sequential instance data (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1109||ram.v(116);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\ram.v'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1110||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1111||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1112||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1113||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1114||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1115||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1116||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1117||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1118||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1119||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1120||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1121||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.||u8.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1122||coreahblite_matrix4x16.v(2890);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2890
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||u8.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1123||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||u8.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1124||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||u8.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1125||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||u8.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1126||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance pcm[31:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1127||ram.v(116);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\ram.v'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||u8.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1128||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1129||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1130||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1131||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1132||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog) because it does not drive other instances.||u8.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1133||coreahblite_slavestage.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/87
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1134||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1135||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1136||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1137||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||u8.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1138||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist u8 ||u8.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1139||null;null
Implementation;Synthesis||MT548||@W:Source for clock gl0 not found in netlist.||u8.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1143||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/8
Implementation;Synthesis||MT548||@W:Source for clock dsd_clk not found in netlist.||u8.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1144||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT548||@W:Source for clock spdif_clock not found in netlist.||u8.srr(1145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1145||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT548||@W:Source for clock dop_clock not found in netlist.||u8.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1146||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT548||@W:Source for clock dem_clk not found in netlist.||u8.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1147||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT530||@W:Found inferred clock sdtop|dsd_clkr_inferred_clock which controls 86 sequential elements including test_0.u100.UDSDTX.i[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1226||sound.v(1227);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1227
Implementation;Synthesis||MT530||@W:Found inferred clock clock_divider|clk2_inferred_clock which controls 314 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk4. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1227||sound.v(59);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/59
Implementation;Synthesis||MT530||@W:Found inferred clock clock_divider|clk4_inferred_clock which controls 314 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk8. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1228||sound.v(62);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/62
Implementation;Synthesis||MT530||@W:Found inferred clock clock_divider|clk8_inferred_clock which controls 314 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk16. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1229||sound.v(65);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/65
Implementation;Synthesis||MT530||@W:Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 113 sequential elements including u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1230||coreahblite_defaultslavesm.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v'/linenumber/64
Implementation;Synthesis||MT530||@W:Found inferred clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1231||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||MT530||@W:Found inferred clock u8|sdclk which controls 5 sequential elements including test_0.u100.UD100.data0[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1232||sd.v(1436);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/1436
Implementation;Synthesis||MT530||@W:Found inferred clock sdtop|clk_d2_inferred_clock which controls 1 sequential elements including test_0.u100.clk_d4. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1233||sd.v(240);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/240
Implementation;Synthesis||MT530||@W:Found inferred clock sdtop|clk_d4_inferred_clock which controls 1 sequential elements including test_0.u100.clk_d8. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1234||sd.v(241);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/241
Implementation;Synthesis||MT530||@W:Found inferred clock clock_divider|clk16_inferred_clock which controls 314 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk32. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1235||sound.v(68);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/68
Implementation;Synthesis||MT530||@W:Found inferred clock inctrl|master_lrck_inferred_clock which controls 1 sequential elements including test_0.u100.master_lrckd2. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1236||sd.v(394);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/394
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||u8.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1238||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.||u8.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1267||ram.v(116);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\ram.v'/linenumber/116
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "E:\DAC\igloo\soc\sdio25\synthesis\u8_cck.rpt" .||u8.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1313||null;null
Implementation;Synthesis||MO111||@N: Tristate driver of_l_t (in view: work.sdtop(verilog)) on net of_l (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1367||null;null
Implementation;Synthesis||MO111||@N: Tristate driver of_r_t (in view: work.sdtop(verilog)) on net of_r (in view: work.sdtop(verilog)) has its enable tied to GND.||u8.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1368||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||u8.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1369||u8_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||u8.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1370||u8_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||u8.srr(1371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1371||u8_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||u8.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1372||u8_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||u8.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1373||u8_sb_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHMASTLOCK because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1374||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN132||@W:Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1375||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1376||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1377||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1378||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance demo[17:0] (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1379||sd.v(575);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/575
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_d8 (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1380||sd.v(241);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/241
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_d4 (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1381||sd.v(240);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_d2 (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1382||sd.v(239);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/239
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.sdtop(verilog) instance i[7:0]  ||u8.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1405||sd.v(575);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/575
Implementation;Synthesis||MO231||@N: Found counter in view:work.sdtop(verilog) instance buffer_under_run[7:0] ||u8.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1406||sd.v(575);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/575
Implementation;Synthesis||MO231||@N: Found counter in view:work.sdtop(verilog) instance wi[6:0] ||u8.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1407||sd.v(411);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/411
Implementation;Synthesis||MO231||@N: Found counter in view:work.sd_data(verilog) instance i[9:0] ||u8.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1418||sd.v(1441);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sd.v'/linenumber/1441
Implementation;Synthesis||MO231||@N: Found counter in view:work.inctrl(verilog) instance cnt[5:0] ||u8.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1419||sound.v(564);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/564
Implementation;Synthesis||MO231||@N: Found counter in view:work.dsd_tx(verilog) instance i[4:0] ||u8.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1420||sound.v(1227);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1227
Implementation;Synthesis||MO231||@N: Found counter in view:work.pcm_tx(verilog) instance i[5:0] ||u8.srr(1421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1421||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[1] is reduced to a combinational gate by constant propagation.||u8.srr(1422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1422||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[2] is reduced to a combinational gate by constant propagation.||u8.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1423||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[3] is reduced to a combinational gate by constant propagation.||u8.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1424||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[4] is reduced to a combinational gate by constant propagation.||u8.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1425||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[5] is reduced to a combinational gate by constant propagation.||u8.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1426||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[6] is reduced to a combinational gate by constant propagation.||u8.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1427||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[7] is reduced to a combinational gate by constant propagation.||u8.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1428||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[8] is reduced to a combinational gate by constant propagation.||u8.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1429||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[9] is reduced to a combinational gate by constant propagation.||u8.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1430||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[10] is reduced to a combinational gate by constant propagation.||u8.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1431||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[11] is reduced to a combinational gate by constant propagation.||u8.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1432||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[12] is reduced to a combinational gate by constant propagation.||u8.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1433||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[13] is reduced to a combinational gate by constant propagation.||u8.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1434||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[14] is reduced to a combinational gate by constant propagation.||u8.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1435||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[15] is reduced to a combinational gate by constant propagation.||u8.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1436||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[16] is reduced to a combinational gate by constant propagation.||u8.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1437||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[17] is reduced to a combinational gate by constant propagation.||u8.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1438||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[18] is reduced to a combinational gate by constant propagation.||u8.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1439||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[19] is reduced to a combinational gate by constant propagation.||u8.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1440||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[20] is reduced to a combinational gate by constant propagation.||u8.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1441||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[21] is reduced to a combinational gate by constant propagation.||u8.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1442||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[22] is reduced to a combinational gate by constant propagation.||u8.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1443||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[23] is reduced to a combinational gate by constant propagation.||u8.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1444||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[24] is reduced to a combinational gate by constant propagation.||u8.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1445||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[25] is reduced to a combinational gate by constant propagation.||u8.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1446||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[26] is reduced to a combinational gate by constant propagation.||u8.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1447||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[27] is reduced to a combinational gate by constant propagation.||u8.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1448||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[28] is reduced to a combinational gate by constant propagation.||u8.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1449||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[29] is reduced to a combinational gate by constant propagation.||u8.srr(1450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1450||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[30] is reduced to a combinational gate by constant propagation.||u8.srr(1451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1451||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO129||@W:Sequential instance test_0.u100.UPCMTX.t1[31] is reduced to a combinational gate by constant propagation.||u8.srr(1452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1452||sound.v(1190);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/1190
Implementation;Synthesis||MO231||@N: Found counter in view:work.spdif_tx(verilog) instance bit_counter[5:0] ||u8.srr(1453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1453||sound.v(824);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/824
Implementation;Synthesis||BN132||@W:Removing instance test_0.u100.USPDIF_TX.dop_fill[2] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1454||sound.v(824);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/824
Implementation;Synthesis||BN132||@W:Removing instance test_0.u100.USPDIF_TX.dop_fill[6] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1455||sound.v(824);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/824
Implementation;Synthesis||BN132||@W:Removing instance test_0.u100.USPDIF_TX.dop_fill[7] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1456||sound.v(824);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/824
Implementation;Synthesis||BN132||@W:Removing instance test_0.u100.USPDIF_TX.dop_fill[5] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1457||sound.v(824);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/824
Implementation;Synthesis||BN132||@W:Removing instance test_0.u100.USPDIF_TX.dop_fill[4] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1458||sound.v(824);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/824
Implementation;Synthesis||BN132||@W:Removing instance test_0.u100.USPDIF_TX.dop_fill[3] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1459||sound.v(824);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/824
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.||u8.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1466||ram.v(116);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\ram.v'/linenumber/116
Implementation;Synthesis||MO231||@N: Found counter in view:work.mem_controller(verilog) instance k[4:0] ||u8.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1467||ram.v(116);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\ram.v'/linenumber/116
Implementation;Synthesis||MO231||@N: Found counter in view:work.bigfifo(verilog) instance i[7:0] ||u8.srr(1475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1475||bigfifo.v(142);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\bigfifo.v'/linenumber/142
Implementation;Synthesis||MF179||@N: Found 14 by 14 bit equality operator ('==') next_read_addr (in view: work.bigfifo(verilog))||u8.srr(1476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1476||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.clock138master(verilog) instance i[14:0] ||u8.srr(1477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1477||test.v(413);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\test.v'/linenumber/413
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1478||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1479||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1480||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1481||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1482||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1483||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1484||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1485||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1486||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1487||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1488||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1489||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1490||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1491||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1492||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1493||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1494||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1495||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1496||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1497||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1498||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1499||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1500||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1501||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1502||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1503||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1504||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1505||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1506||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1507||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[3] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1508||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1509||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis||MO129||@W:Sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState is reduced to a combinational gate by constant propagation.||u8.srr(1510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1510||coreahblite_defaultslavesm.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v'/linenumber/64
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[1] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1511||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1512||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1513||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1514||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1515||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||u8.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1516||coreahblite_slavestage.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/79
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1535||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1536||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1537||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1550||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[6] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1551||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1555||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1556||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1557||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1558||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1559||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1560||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1564||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1565||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO106||@N: Found ROM test_0.u200.key_pmux_0[0:0] (in view: work.u8(verilog)) with 64 words by 1 bit.||u8.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1576||test.v(437);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\test.v'/linenumber/437
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1577||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1578||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1579||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1580||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1581||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1582||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1583||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1584||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1585||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1586||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1587||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1588||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1589||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1590||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1591||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1592||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1593||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1594||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1595||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1596||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1597||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1598||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1599||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1600||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1601||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1602||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1603||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1604||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1605||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[5] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1606||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[4] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1607||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[3] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1608||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[2] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1609||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[1] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1610||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[0] (in view: work.u8(verilog)) because it does not drive other instances.||u8.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1611||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX271||@N: Replicating instance test_0.u100.UDOP.n_tmp_left_0_sqmuxa (in view: work.u8(verilog)) with 64 loads 3 times to improve timing.||u8.srr(1624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1624||sound.v(782);liberoaction://cross_probe/hdl/file/'E:\DAC\igloo\work\sound.v'/linenumber/782
Implementation;Synthesis||FP130||@N: Promoting Net MSS_HPMS_READY_int_arst on CLKINT  I_400 ||u8.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1631||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.u100.uctrl.un1_reset_n_1 on CLKINT  I_401 ||u8.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1632||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.u100.reset_n_arst on CLKINT  I_402 ||u8.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1633||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.u100.N_1800_i on CLKINT  I_403 ||u8.srr(1634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1634||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.u100.USPDIF_TX.reset_n_arst on CLKINT  I_404 ||u8.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1635||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.u100.UDSDTX.reset_n on CLKINT  I_405 ||u8.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1636||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.u100.UD100.crc_clr on CLKINT  I_406 ||u8.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1637||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.u100.UPCMTX.reset_n on CLKINT  I_407 ||u8.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1638||null;null
Implementation;Synthesis||FP130||@N: Promoting Net mclk_c on CLKINT  I_408 ||u8.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1639||null;null
Implementation;Synthesis||FP130||@N: Promoting Net test_0.u200.reset_n on CLKINT  I_409 ||u8.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1640||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clock138_bck_c on CLKINT  I_410 ||u8.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1641||null;null
Implementation;Synthesis||MT611||@N: Automatically generated clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed||u8.srr(1653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1653||null;null
Implementation;Synthesis||MT611||@N: Automatically generated clock sdtop|clk_d2_inferred_clock is not used and is being removed||u8.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1654||null;null
Implementation;Synthesis||MT611||@N: Automatically generated clock sdtop|clk_d4_inferred_clock is not used and is being removed||u8.srr(1655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1655||null;null
Implementation;Synthesis||FX1056||@N: Writing EDF file: E:\DAC\igloo\soc\sdio25\synthesis\u8.edn||u8.srr(1704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1704||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1707||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1708||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1709||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1710||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1711||null;null
Implementation;Synthesis||BW150||@W:Clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||u8.srr(1712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1712||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1713||null;null
Implementation;Synthesis||BW150||@W:Clock sdtop|clk_d2_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||u8.srr(1714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1714||null;null
Implementation;Synthesis||BW150||@W:Clock sdtop|clk_d4_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||u8.srr(1715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1715||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1716||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||u8.srr(1717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1717||null;null
Implementation;Synthesis||MT615||@N: Found clock mclk with period 8.00ns ||u8.srr(1726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1726||null;null
Implementation;Synthesis||MT615||@N: Found clock sdclk_n with period 16.00ns ||u8.srr(1727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1727||null;null
Implementation;Synthesis||MT615||@N: Found clock clock138_bck with period 16.00ns ||u8.srr(1728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1728||null;null
Implementation;Synthesis||MT615||@N: Found clock mclk4549 with period 16.00ns ||u8.srr(1729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1729||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock sdtop|dsd_clkr_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.dsd_clkr.||u8.srr(1730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1730||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock clock_divider|clk2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.UCK0.clk2.||u8.srr(1731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1731||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock clock_divider|clk4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.UCK0.clk4.||u8.srr(1732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1732||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock clock_divider|clk8_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.UCK0.clk8.||u8.srr(1733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1733||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net u8_sb_0.CCC_0.GL0_net.||u8.srr(1734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1734||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock u8|sdclk with period 10.00ns. Please declare a user-defined clock on port sdclk.||u8.srr(1735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1735||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock clock_divider|clk16_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.UCK0.clk16.||u8.srr(1736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1736||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock inctrl|master_lrck_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.master_lrck.||u8.srr(1737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/1737||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_ports { DEVRST_N* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||u8.srr(2957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2957||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { gl0 }] to test_0*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(2958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2958||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/23
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { mclk4549 }] to u8_sb*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||u8.srr(2959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2959||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/24
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { mclk4549 }] to *USPDIF_TX*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||u8.srr(2960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2960||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/25
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { mclk }] to test_0.u100*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin ||u8.srr(2961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2961||synthesis.fdc(26);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/26
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { sdclk_n }] to test_0.u200*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin ||u8.srr(2962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2962||synthesis.fdc(27);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/27
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { mclk4549 }] to test_0.mclk_d2*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||u8.srr(2963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2963||synthesis.fdc(28);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/28
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { sdclk_n }] to *usync*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||u8.srr(2964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2964||synthesis.fdc(29);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/29
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { sdclk_n }] to *usync*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||u8.srr(2965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2965||synthesis.fdc(30);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/30
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { sdclk_n }] to *ufifo*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||u8.srr(2966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2966||synthesis.fdc(31);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/31
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { sdclk_n }] to u8_sb*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||u8.srr(2967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2967||synthesis.fdc(34);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/34
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { clock138_bck }] to test_0.u200*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin ||u8.srr(2968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2968||synthesis.fdc(35);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/35
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { mclk }] to test_0.u200*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin ||u8.srr(2969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2969||synthesis.fdc(36);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/36
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { sdclk_n }] to *uctrl*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||u8.srr(2970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2970||synthesis.fdc(37);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/37
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { mclk4549 }] to *UDOP*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||u8.srr(2971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2971||synthesis.fdc(38);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/38
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { dop_clock }] to *USPDIF_TX*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(2972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2972||synthesis.fdc(39);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/39
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { dsd_clk }] to *dsd_lp*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(2973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2973||synthesis.fdc(40);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/40
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { dsd_clk }] to *dsd_rp*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(2974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2974||synthesis.fdc(41);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/41
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { dsd_clk }] to *dsd_ln*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(2975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2975||synthesis.fdc(42);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/42
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_clocks { dsd_clk }] to *dsd_rn*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(2976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\u8.srr'/linenumber/2976||synthesis.fdc(43);liberoaction://cross_probe/hdl/file/'<project>\designer\u8\synthesis.fdc'/linenumber/43
Implementation;Place and Route;RootName:u8
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 11 Info(s)||u8_layout_log.log;liberoaction://open_report/file/u8_layout_log.log||(null);(null)
