{
    "DESIGN_NAME": "dctq_",
    "VERILOG_FILES": "dir::src/dctq_.v",
    "PNR_SDC_FILE": "dir::src/dctq_.sdc",
    "SIGNOFF_SDC_FILE": "dir::src/dctq_.sdc",
    "CLOCK_TREE_SYNTH": true,
    "CLOCK_PORT": "clk",
    "PL_RANDOM_GLB_PLACEMENT": false,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1500 2000", 
    "PL_TARGET_DENSITY": 0.75,
    "FP_PDN_AUTO_ADJUST": false,
    "FP_PDN_VPITCH": 25,
    "FP_PDN_HPITCH": 25,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "GRT_REPAIR_ANTENNAS": true,
    "DIODE_ON_PORTS": "both",
    "RUN_HEURISTIC_DIODE_INSERTION": true
}

