# âš¡ Energy-Adaptive Sensor Data Processing on Microwatt  
_A Reconfigurable SoC for Low-Power Edge Intelligence_  

---

## ğŸ“„ Problem Statement
The rapid growth of **edge computing** has created a demand for systems that can efficiently process **heterogeneous sensor data** while maintaining strict **energy** and **latency** constraints.  

Applications such as:  
- ğŸ©º **Continuous ECG monitoring**  
- âœ‹ **Gesture recognition in wearables**  
- ğŸŒ **Environmental sensing in IoT devices**  

all require a **balance** between:  
- ğŸ”‹ **Low-power streaming operations**  
- âš¡ **High-performance compute bursts**

---

## ğŸš§ Current Limitations
Existing solutions fall into two extremes:  
1. ğŸ› ï¸ **Fixed-function accelerators** â†’ Energy-efficient but rigid âŒ  
2. ğŸ–¥ï¸ **General-purpose CPUs** â†’ Flexible but inefficient âŒ  

This gap prevents **scalable, energy-adaptive edge intelligence**, especially in **medical & wearable domains** where:  
- Continuous operation is critical  
- Battery resources are limited  

---

## ğŸ’¡ Proposed Solution
We propose an **Energy-Adaptive Sensor Data Processor (EASDP)** tightly coupled with the **open-source Microwatt CPU core**.  

### ğŸ”€ Dual Operating Modes
1. **Streaming Mode** â†’ Continuous, low-power operations  
   - FIR/IIR filtering  
   - Feature extraction (e.g., R-peak detection for ECG)  

2. **Burst Mode** â†’ Compute-intensive tasks  
   - Gesture recognition  
   - Keyword spotting  
   - Compact **MAC (Multiply-Accumulate) array**  

---

## ğŸ§© Key Components
- âš™ï¸ **Reconfigurable Sensor Processing Unit (SPU)** â†’ Handles both streaming & burst workloads  
- ğŸ•¹ï¸ **Lightweight Control & Policy Unit** â†’ Dynamically switches modes based on:  
  - Workload activity  
  - Latency requirements  
  - Energy constraints  

Result ğŸ‘‰ Optimal **performance per watt** âœ…  

---

## ğŸ—ï¸ Implementation Details
- ğŸ–§ **Architecture** â†’ Modular & fully digital  
- ğŸ§± **Technology** â†’ SkyWater 130nm (**SKY130**)  
- ğŸ”“ **Open-Source Flows** â†’ Yosys, Verilator, OpenLane  
- ğŸ“¦ **Integration** â†’ Fits within **ChipFoundry OpenFrame** user project area  
- âœ… **Tapeout-Ready** â†’ Filters, MAC arrays & FSM control ensure feasibility  

---

## ğŸŒŸ Impact
âœ¨ First **open-source Microwatt-based SoC** with **runtime energy-adaptive sensor processing**.  
âœ¨ Bridges the gap between **CPU flexibility** and **accelerator efficiency**.  
âœ¨ Fabrication-ready design with novelty, adaptability, and real-world impact.  

---

## ğŸ‘¨â€ğŸ’» Contributors
- ğŸ“ Sankararayanan V
- ğŸ“ chezhiyan M
- ğŸ“ Ebinesh K

