head	1.5;
access;
symbols
	binutils-2_24-branch:1.5.0.10
	binutils-2_24-branchpoint:1.5
	binutils-2_21_1:1.5
	binutils-2_23_2:1.5
	binutils-2_23_1:1.5
	binutils-2_23:1.5
	binutils-2_23-branch:1.5.0.8
	binutils-2_23-branchpoint:1.5
	binutils-2_22_branch:1.5.0.6
	binutils-2_22:1.5
	binutils-2_22-branch:1.5.0.4
	binutils-2_22-branchpoint:1.5
	binutils-2_21:1.5
	binutils-2_21-branch:1.5.0.2
	binutils-2_21-branchpoint:1.5
	binutils-2_20_1:1.4
	binutils-2_20:1.4
	binutils-arc-20081103-branch:1.2.0.14
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.4.0.2
	binutils-2_20-branchpoint:1.4
	dje-cgen-play1-branch:1.2.0.12
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.10
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.8
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.6
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.2
	binutils-csl-sourcerygxx-4_1-32:1.2
	binutils-csl-innovasic-fido-3_4_4-33:1.2
	binutils-csl-coldfire-4_1-30:1.2
	binutils-csl-sourcerygxx-4_1-30:1.2
	binutils-csl-coldfire-4_1-28:1.2
	binutils-csl-sourcerygxx-4_1-29:1.2
	binutils-csl-sourcerygxx-4_1-28:1.2
	binutils-csl-arm-2006q3-27:1.2
	binutils-csl-sourcerygxx-4_1-27:1.2
	binutils-csl-arm-2006q3-26:1.2
	binutils-csl-sourcerygxx-4_1-26:1.2
	binutils-csl-sourcerygxx-4_1-25:1.2
	binutils-csl-sourcerygxx-4_1-24:1.2
	binutils-csl-sourcerygxx-4_1-23:1.2
	binutils-csl-sourcerygxx-4_1-21:1.2
	binutils-csl-arm-2006q3-21:1.2
	binutils-csl-sourcerygxx-4_1-22:1.2
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.2
	binutils-csl-sourcerygxx-4_1-20:1.2
	binutils-csl-arm-2006q3-19:1.2
	binutils-csl-sourcerygxx-4_1-19:1.2
	binutils-csl-sourcerygxx-4_1-18:1.2
	binutils-csl-renesas-4_1-9:1.2
	binutils-csl-renesas-4_1-8:1.2
	binutils-csl-renesas-4_1-7:1.2
	binutils-csl-renesas-4_1-6:1.2
	binutils-csl-sourcerygxx-4_1-17:1.2
	binutils-csl-sourcerygxx-4_1-14:1.2
	binutils-csl-sourcerygxx-4_1-15:1.2
	binutils-csl-sourcerygxx-4_1-13:1.2
	binutils-2_17:1.2
	binutils-csl-sourcerygxx-4_1-12:1.2
	binutils-csl-sourcerygxx-3_4_4-21:1.2
	binutils-csl-wrs-linux-3_4_4-24:1.1.2.1
	binutils-csl-wrs-linux-3_4_4-23:1.1.2.1
	binutils-csl-sourcerygxx-4_1-9:1.2
	binutils-csl-sourcerygxx-4_1-8:1.2
	binutils-csl-sourcerygxx-4_1-7:1.2
	binutils-csl-arm-2006q1-6:1.2
	binutils-csl-sourcerygxx-4_1-6:1.2
	binutils-csl-wrs-linux-3_4_4-22:1.1.2.1
	binutils-csl-coldfire-4_1-11:1.2
	binutils-csl-sourcerygxx-3_4_4-19:1.2
	binutils-csl-coldfire-4_1-10:1.2
	binutils-csl-sourcerygxx-4_1-5:1.2
	binutils-csl-sourcerygxx-4_1-4:1.2
	binutils-csl-wrs-linux-3_4_4-21:1.1.2.1
	binutils-csl-morpho-4_1-4:1.2
	binutils-csl-sourcerygxx-3_4_4-17:1.2
	binutils-csl-wrs-linux-3_4_4-20:1.1.2.1
	binutils-2_17-branch:1.2.0.4
	binutils-2_17-branchpoint:1.2
	binutils-csl-2_17-branch:1.2.0.2
	binutils-csl-2_17-branchpoint:1.2
	binutils_latest_snapshot:1.5
	binutils-csl-arm-2005q1b:1.1.2.1
	binutils-csl-arm-2005q1-branch:1.1.0.2;
locks; strict;
comment	@# @;


1.5
date	2009.11.12.14.49.44;	author drow;	state Exp;
branches;
next	1.4;

1.4
date	2009.06.30.11.57.05;	author nickc;	state Exp;
branches;
next	1.3;

1.3
date	2009.06.29.08.08.15;	author nickc;	state Exp;
branches;
next	1.2;

1.2
date	2005.05.18.05.40.09;	author zack;	state Exp;
branches;
next	1.1;

1.1
date	2005.04.26.05.31.42;	author zack;	state dead;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2005.04.26.05.31.42;	author zack;	state Exp;
branches;
next	;


desc
@@


1.5
log
@	gas/testsuite/
	* gas/arm/copro.d, gas/arm/fp-save.d, gas/arm/float.d,
	gas/arm/fpa-mem.d: Update for removed generic coprocessor instructions
	and expanded PC-relative offsets.

	opcodes/
	* arm-dis.c (coprocessor_opcodes): Use %A instead of %C.  Remove
	generic coprocessor instructions for FPA loads and stores.
	(print_insn_coprocessor): Remove %C support.  Display address for
	PC-relative offsets in %A.
@
text
@# name: Core floating point instructions
# as: -mcpu=arm7tdmi -mfpu=fpa
# objdump: -dr --prefix-addresses --show-raw-insn

.*: +file format .*arm.*

Disassembly of section .text:
0+000 <[^>]+> ee088101 ?	mvfe	f0, f1
0+004 <[^>]+> 0e08b105 ?	mvfeqe	f3, f5
0+008 <[^>]+> 0e00c189 ?	mvfeqd	f4, #1\.0
0+00c <[^>]+> ee00c107 ?	mvfs	f4, f7
0+010 <[^>]+> ee008121 ?	mvfsp	f0, f1
0+014 <[^>]+> ee00b1c4 ?	mvfdm	f3, f4
0+018 <[^>]+> ee08f167 ?	mvfez	f7, f7
0+01c <[^>]+> ee09010a ?	adfe	f0, f1, #2\.0
0+020 <[^>]+> 0e0a110e ?	adfeqe	f1, f2, #0\.5
0+024 <[^>]+> ee043145 ?	adfsm	f3, f4, f5
0+028 <[^>]+> ee20018a ?	sufd	f0, f0, #2\.0
0+02c <[^>]+> ee22110f ?	sufs	f1, f2, #10\.0
0+030 <[^>]+> 1e2c3165 ?	sufneez	f3, f4, f5
0+034 <[^>]+> ee311108 ?	rsfs	f1, f1, #0\.0
0+038 <[^>]+> ee3031ad ?	rsfdp	f3, f0, #5\.0
0+03c <[^>]+> de367180 ?	rsfled	f7, f6, f0
0+040 <[^>]+> ee100180 ?	mufd	f0, f0, f0
0+044 <[^>]+> ee1a116b ?	mufez	f1, f2, #3\.0
0+048 <[^>]+> ee10010c ?	mufs	f0, f0, #4\.0
0+04c <[^>]+> ee400189 ?	dvfd	f0, f0, #1\.0
0+050 <[^>]+> ee49016f ?	dvfez	f0, f1, #10\.0
0+054 <[^>]+> 4e443145 ?	dvfmism	f3, f4, f5
0+058 <[^>]+> ee59010f ?	rdfe	f0, f1, #10\.0
0+05c <[^>]+> ee573109 ?	rdfs	f3, f7, #1\.0
0+060 <[^>]+> 3e5441a3 ?	rdfccdp	f4, f4, f3
0+064 <[^>]+> ee620183 ?	powd	f0, f2, f3
0+068 <[^>]+> ee63110f ?	pows	f1, f3, #10\.0
0+06c <[^>]+> 2e6f4169 ?	powcsez	f4, f7, #1\.0
0+070 <[^>]+> ee767107 ?	rpws	f7, f6, f7
0+074 <[^>]+> 0e710182 ?	rpweqd	f0, f1, f2
0+078 <[^>]+> ee7a2143 ?	rpwem	f2, f2, f3
0+07c <[^>]+> ee82118b ?	rmfd	f1, f2, #3\.0
0+080 <[^>]+> 6e843104 ?	rmfvss	f3, f4, f4
0+084 <[^>]+> ee8f4120 ?	rmfep	f4, f7, f0
0+088 <[^>]+> ee910102 ?	fmls	f0, f1, f2
0+08c <[^>]+> 0e931105 ?	fmleqs	f1, f3, f5
0+090 <[^>]+> 5e964160 ?	fmlplsz	f4, f6, f0
0+094 <[^>]+> eea3110f ?	fdvs	f1, f3, #10\.0
0+098 <[^>]+> eea10122 ?	fdvsp	f0, f1, f2
0+09c <[^>]+> 2ea44144 ?	fdvcssm	f4, f4, f4
0+0a0 <[^>]+> eeb11109 ?	frds	f1, f1, #1\.0
0+0a4 <[^>]+> ceb12100 ?	frdgts	f2, f1, f0
0+0a8 <[^>]+> ceb44165 ?	frdgtsz	f4, f4, f5
0+0ac <[^>]+> eec10182 ?	pold	f0, f1, f2
0+0b0 <[^>]+> eec6416b ?	polsz	f4, f6, #3\.0
0+0b4 <[^>]+> 0ece5107 ?	poleqe	f5, f6, f7
0+0b8 <[^>]+> ee108101 ?	mnfs	f0, f1
0+0bc <[^>]+> ee10818b ?	mnfd	f0, #3\.0
0+0c0 <[^>]+> ee18816c ?	mnfez	f0, #4\.0
0+0c4 <[^>]+> 0e188165 ?	mnfeqez	f0, f5
0+0c8 <[^>]+> ee108124 ?	mnfsp	f0, f4
0+0cc <[^>]+> ee1091c7 ?	mnfdm	f1, f7
0+0d0 <[^>]+> ee208181 ?	absd	f0, f1
0+0d4 <[^>]+> ee20912b ?	abssp	f1, #3\.0
0+0d8 <[^>]+> 0e28c105 ?	abseqe	f4, f5
0+0dc <[^>]+> ee309102 ?	rnds	f1, f2
0+0e0 <[^>]+> ee30b184 ?	rndd	f3, f4
0+0e4 <[^>]+> 0e38e16c ?	rndeqez	f6, #4\.0
0+0e8 <[^>]+> ee40d105 ?	sqts	f5, f5
0+0ec <[^>]+> ee40e1a6 ?	sqtdp	f6, f6
0+0f0 <[^>]+> 5e48f166 ?	sqtplez	f7, f6
0+0f4 <[^>]+> ee50810f ?	logs	f0, #10\.0
0+0f8 <[^>]+> ee58810f ?	loge	f0, #10\.0
0+0fc <[^>]+> 1e5081e1 ?	lognedz	f0, f1
0+100 <[^>]+> ee689102 ?	lgne	f1, f2
0+104 <[^>]+> ee6091e3 ?	lgndz	f1, f3
0+108 <[^>]+> 7e60b104 ?	lgnvcs	f3, f4
0+10c <[^>]+> ee709103 ?	exps	f1, f3
0+110 <[^>]+> ee78b14f ?	expem	f3, #10\.0
0+114 <[^>]+> 5e70e187 ?	exppld	f6, f7
0+118 <[^>]+> ee808181 ?	sind	f0, f1
0+11c <[^>]+> ee809142 ?	sinsm	f1, f2
0+120 <[^>]+> ce88c10d ?	singte	f4, #5\.0
0+124 <[^>]+> ee909183 ?	cosd	f1, f3
0+128 <[^>]+> ee98c145 ?	cosem	f4, f5
0+12c <[^>]+> 1e90e1a1 ?	cosnedp	f6, f1
0+130 <[^>]+> eea89105 ?	tane	f1, f5
0+134 <[^>]+> eea0c167 ?	tansz	f4, f7
0+138 <[^>]+> aea091ec ?	tangedz	f1, #4\.0
0+13c <[^>]+> eeb8c105 ?	asne	f4, f5
0+140 <[^>]+> eeb0e12e ?	asnsp	f6, #0\.5
0+144 <[^>]+> 4eb0d1e5 ?	asnmidz	f5, f5
0+148 <[^>]+> eec0d106 ?	acss	f5, f6
0+14c <[^>]+> eec0e180 ?	acsd	f6, f0
0+150 <[^>]+> 2ec8914e ?	acscsem	f1, #0\.5
0+154 <[^>]+> eed88105 ?	atne	f0, f5
0+158 <[^>]+> eed0916d ?	atnsz	f1, #5\.0
0+15c <[^>]+> bed0b182 ?	atnltd	f3, f2
0+160 <[^>]+> eee8d104 ?	urde	f5, f4
0+164 <[^>]+> eef8e105 ?	nrme	f6, f5
0+168 <[^>]+> 5ef0f1e5 ?	nrmpldz	f7, f5
0+16c <[^>]+> ee008130 ?	fltsp	f0, r8
0+170 <[^>]+> ee090110 ?	flte	f1, r0
0+174 <[^>]+> 0e0571f0 ?	flteqdz	f5, r7
0+178 <[^>]+> ee100111 ?	fix	r0, f1
0+17c <[^>]+> ee101177 ?	fixz	r1, f7
0+180 <[^>]+> 2e105155 ?	fixcsm	r5, f5
0+184 <[^>]+> ee400110 ?	wfc	r0
0+188 <[^>]+> ee201110 ?	wfs	r1
0+18c <[^>]+> 0e302110 ?	rfseq	r2
0+190 <[^>]+> ee504110 ?	rfc	r4
0+194 <[^>]+> ee90f119 ?	cmf	f0, #1\.0
0+198 <[^>]+> ee91f112 ?	cmf	f1, f2
0+19c <[^>]+> 0e90f111 ?	cmfeq	f0, f1
0+1a0 <[^>]+> eeb0f11b ?	cnf	f0, #3\.0
0+1a4 <[^>]+> eeb1f11e ?	cnf	f1, #0\.5
0+1a8 <[^>]+> 6eb3f114 ?	cnfvs	f3, f4
0+1ac <[^>]+> eed0f111 ?	cmfe	f0, f1
0+1b0 <[^>]+> 0ed1f112 ?	cmfeeq	f1, f2
0+1b4 <[^>]+> 0ed3f11d ?	cmfeeq	f3, #5\.0
0+1b8 <[^>]+> eef1f113 ?	cnfe	f1, f3
0+1bc <[^>]+> 0ef3f114 ?	cnfeeq	f3, f4
0+1c0 <[^>]+> 0ef4f117 ?	cnfeeq	f4, f7
0+1c4 <[^>]+> eef4f11d ?	cnfe	f4, #5\.0
0+1c8 <[^>]+> ed900200 ?	lfm	f0, 4, \[r0\]
0+1cc <[^>]+> ed900200 ?	lfm	f0, 4, \[r0\]
0+1d0 <[^>]+> ed911210 ?	lfm	f1, 4, \[r1, #64\].*
0+1d4 <[^>]+> edae22ff ?	sfm	f2, 4, \[lr, #1020\]!.*
0+1d8 <[^>]+> 0c68f2ff ?	sfmeq	f7, 3, \[r8\], #-1020.*
0+1dc <[^>]+> eddf6200 ?	lfm	f6, 2, \[pc\]	; .* <l\+.*>
0+1e0 <[^>]+> eca8f203 ?	sfm	f7, 1, \[r8\], #12
0+1e4 <[^>]+> 0d16520c ?	lfmeq	f5, 4, \[r6, #-48\].*
0+1e8 <[^>]+> 1d42c209 ?	sfmne	f4, 3, \[r2, #-36\].*
0+1ec <[^>]+> 1d62c209 ?	sfmne	f4, 3, \[r2, #-36\]!.*
@


1.4
log
@        PR 10288
        * arm-dis.c (coprocessor): Print the LDC and STC versions of the
        LFM and SFM instructions as comments,.
        Improve consistency of formatting for instructions displayed as
        comments and decimal values displayed with their hexadecimal
        equivalents.
        Formatting tidy ups.

        Updated expected disassembler regexps.
@
text
@d122 2
a123 2
0+1c8 <[^>]+> ed900200 ?	lfm	f0, 4, \[r0\]	; \(ldc 2, cr0, \[r0\]\)
0+1cc <[^>]+> ed900200 ?	lfm	f0, 4, \[r0\]	; \(ldc 2, cr0, \[r0\]\)
d127 2
a128 2
0+1dc <[^>]+> eddf6200 ?	lfm	f6, 2, \[pc\]	; \(ldcl 2, cr6, \[pc\]\)
0+1e0 <[^>]+> eca8f203 ?	sfm	f7, 1, \[r8\], #12	; \(stc 2, cr15, \[r8\], #12\)
@


1.3
log
@        PR 10288
        * arm-dis.c (enum opcode_sentinels): New:  Used to mark the
        boundary between variaant and generic coprocessor instuctions.
        (coprocessor): Use it.
        Fix architecture version of MCRR and MRRC instructions.
        (arm_opcdes): Fix patterns for STRB and STRH instructions.
        (print_insn_coprocessor): Check architecture and extension masks.
        Print a hexadecimal version of any decimal constant that is
        outside of the range of -16 to +32.
        (print_arm_address): Add a return value of the offset used in the
        adress, if it is worth printing a hexadecimal version of it.
        (print_insn_neon): Print a hexadecimal version of any decimal
        constant that is outside of the range of -16 to +32.
        (print_insn_arm): Likewise.
        (print_insn_thumb16): Likewise.
        (print_insn_thumb32): Likewise.

        PR 10297
        * arm-dis.c (UNDEFINED_INSTRUCTION): New macro for a description
        of an undefined instruction.
        (arm_opcodes): Use it.
        (thumb_opcod): Use it.
        (thumb32_opc): Use it.

        Update expected disassembly regrexps in GAS and LD testsuites.
@
text
@d122 2
a123 2
0+1c8 <[^>]+> ed900200 ?	lfm	f0, 4, \[r0\]
0+1cc <[^>]+> ed900200 ?	lfm	f0, 4, \[r0\]
d127 2
a128 2
0+1dc <[^>]+> eddf6200 ?	lfm	f6, 2, \[pc\]
0+1e0 <[^>]+> eca8f203 ?	sfm	f7, 1, \[r8\], #12
@


1.2
log
@include/elf:
	* arm.h: Import complete list of official relocation names
	and numbers from AAELF.  Define FAKE_RELOCs for old names.
	Remove a few old names no longer used anywhere.

bfd:
	* elf32-arm.c: Wherever possible, use official reloc names
	from AAELF.
	(elf32_arm_howto_table, elf32_arm_tls_gd32_howto)
	(elf32_arm_tls_ldo32_howto, elf32_arm_tls_ldm32_howto)
	(elf32_arm_tls_le32_howto, elf32_arm_tls_ie32_howto)
	(elf32_arm_vtinherit_howto, elf32_arm_vtentry_howto)
	(elf32_arm_pc11_howto, elf32_arm_thm_pc9_howto, elf32_arm_got_prel)
	(elf32_arm_r_howto): Replace with elf32_arm_howto_table_1,
	elf32_arm_howto_table_2, and elf32_arm_howto_table_3.
	Add many new relocations from AAELF.
	(elf32_arm_howto_from_type): Update to match.
	(elf32_arm_reloc_map): Add entries for R_ARM_THM_JUMP24,
	R_ARM_THM_JUMP11, R_ARM_THM_JUMP19, R_ARM_THM_JUMP8,
	R_ARM_THM_JUMP6, R_ARM_GNU_VTINHERIT, and R_ARM_GNU_VTENTRY.
	(elf32_arm_reloc_type_lookup): Use elf32_arm_howto_from_type.
	(elf32_arm_final_link_relocate): Add support for
	R_ARM_THM_JUMP24, R_ARM_THM_JUMP19, R_ARM_THM_JUMP6.  Remove
	case entries redundant with default.

	* reloc.c: Reorganize ARM relocations.  Add Thumb
	assembler-internal relocations BFD_RELOC_ARM_T32_OFFSET_U8,
	BFD_RELOC_ARM_T32_OFFSET_IMM, BFD_RELOC_ARM_T32_IMMEDIATE.
	Add visible relocations BFD_RELOC_THUMB_PCREL_BRANCH7,
	BFD_RELOC_THUMB_BRANCH20, BFD_RELOC_THUMB_BRANCH25.
	Delete unused relocations BFD_RELOC_ARM_GOT12, BFD_RELOC_ARM_COPY.
	* bfd-in2.h, libbfd.h: Regenerate.

opcodes:
	* arm-dis.c (thumb_opcodes): Add disassembly for V6T2 16-bit
	instructions.  Adjust disassembly of some opcodes to match
	unified syntax.
	(thumb32_opcodes): New table.
	(print_insn_thumb): Rename print_insn_thumb16; don't handle
	two-halfword branches here.
	(print_insn_thumb32): New function.
	(print_insn): Choose among print_insn_arm, print_insn_thumb16,
	and print_insn_thumb32.  Be consistent about order of
	halfwords when printing 32-bit instructions.

gas:
	* hash.c (hash_lookup): Add len parameter.  All callers changed.
	(hash_find_n): New interface.
	* hash.h: Prototype hash_find_n.
	* sb.c: Include as.h.
	(scrub_from_sb, sb_to_scrub, scrub_position): New statics.
	(sb_scrub_and_add_sb): New interface.
	* sb.h: Prototype sb_scrub_and_add_sb.
	* input-scrub.c (input_scrub_include_sb): Use sb_scrub_and_add_sb.

	* config/tc-arm.h (TC_FORCE_RELOCATION_LOCAL): Remove
	reference to BFD_RELOC_ARM_GOT12 which is never generated.
	* config/tc-arm.c: Rewrite, adding Thumb-2 support.

gas/testsuite:
	* gas/arm/arm.exp: Convert all existing "gas_test" tests to
	"run_dump_test" tests.  Run more tests unconditionally.  Run new tests.
	* gas/arm/arch4t.s, gas/arm/arch6zk.s, gas/arm/arm3.s, gas/arm/arm6.s
	* gas/arm/arm7dm.s, gas/arm/bignum1.s, gas/arm/float.s
	* gas/arm/immed.s, gas/arm/iwmmxt.s, gas/arm/offset.s, gas/arm/thumb.s:
	Adjust to work as a dump test.
	* gas/arm/arch4t.d, gas/arm/arch6zk.d, gas/arm/arm3.d, gas/arm/arm6.d
	* gas/arm/arm7dm.d, gas/arm/bignum1.d, gas/arm/float.d
	* gas/arm/immed.d, gas/arm/iwmmxt.d, gas/arm/offset.d, gas/arm/thumb.d:
	New files.

	* gas/arm/armv1-bad.l, gas/arm/armv1-bad.s: Remove tests for
	diagnostics that don't happen in the first pass anymore.

	* gas/arm/iwmmxt-bad.l, gas/arm/r15-bad.l, gas/arm/req.l
	* gas/arm/vfp-bad.l:
	Update expected diagnostics.
	* gas/arm/pic.d: Update expected reloc name.
	* gas/arm/thumbv6.d: CPY no longer appears in disassembly.
	* gas/arm/r15-bad.s: Avoid two-argument mul.
	* gas/arm/req.s: Adjust comments.
	* gas/arm/maverick.d, gas/arm/maverick.s: Avoid inappropriate
	use of PC.

	* gas/arm/macro-1.d, gas/arm/macro1.s
	* gas/arm/t16-bad.l, gas/arm/t16-bad.s
	* gas/arm/tcompat.d, gas/arm/tcompat.s
	* gas/arm/tcompat2.d, gas/arm/tcompat2.s
	* gas/arm/thumb32.d, gas/arm/thumb32.s
	New test pair.

ld/testsuite:
	* ld-arm/mixed-app.d: Adjust expected disassembly a little.
@
text
@d124 3
a126 3
0+1d0 <[^>]+> ed911210 ?	lfm	f1, 4, \[r1, #64\]
0+1d4 <[^>]+> edae22ff ?	sfm	f2, 4, \[lr, #1020\]!
0+1d8 <[^>]+> 0c68f2ff ?	sfmeq	f7, 3, \[r8\], #-1020
d129 3
a131 3
0+1e4 <[^>]+> 0d16520c ?	lfmeq	f5, 4, \[r6, #-48\]
0+1e8 <[^>]+> 1d42c209 ?	sfmne	f4, 3, \[r2, #-36\]
0+1ec <[^>]+> 1d62c209 ?	sfmne	f4, 3, \[r2, #-36\]!
@


1.1
log
@file float.d was initially added on branch binutils-csl-arm-2005q1-branch.
@
text
@d1 131
@


1.1.2.1
log
@	Thumb32 assembler.

	* include/elf/arm.h: Import full set of relocation names from
	latest AAELF.  Make the primary name of all relocations be the one
	AAELF specifies.  Provide aliases under the traditional names.
	Kill FIRST_INVALID_RELOC_* and LAST_INVALID_RELOC_*.
	* bfd/reloc.c: Reorganize ARM relocations.  Remove ARM relocations
	that are never generated.  Document more of the relocations.  Add
	relocations for Thumb32.
	* bfd/libbfd.h, bfd/bfd-in2.h: Regenerate.
	* bfd/elf32-arm.c: Reorganize howto tables.  Implement Thumb32
	relocations.
	* ld/testsuite/ld-arm/mixed-app.d: Adjust expectations for
	renamed relocations.

	* gas/hash.c (hash_find_n): New interface.
	* gas/hash.h: Prototype it.

	* gas/config/tc-arm.c: Rewrite and reorganize.  Implement 32-bit
	Thumb instructions.
	* gas/testsuite/gas/arm: Convert all "gas_test" style tests to
	"run_dump_test" style tests, for more thorough testing.  Make
	adjustments to expectations where necessary.
	* gas/testsuite/gas/arm/t16-bad.s, gas/testsuite/gas/arm/tcompat.s
	* gas/testsuite/gas/arm/tcompat2.s, gas/testsuite/gas/arm/thumb32.s:
	New test cases.

	* opcodes/arm-dis.c: Add support for Thumb32 instructions and
	16-bit V6T2 instructions.
@
text
@a0 131
# name: Core floating point instructions
# as: -mcpu=arm7tdmi -mfpu=fpa
# objdump: -dr --prefix-addresses --show-raw-insn

.*: +file format .*arm.*

Disassembly of section .text:
0+000 <[^>]+> ee088101 ?	mvfe	f0, f1
0+004 <[^>]+> 0e08b105 ?	mvfeqe	f3, f5
0+008 <[^>]+> 0e00c189 ?	mvfeqd	f4, #1\.0
0+00c <[^>]+> ee00c107 ?	mvfs	f4, f7
0+010 <[^>]+> ee008121 ?	mvfsp	f0, f1
0+014 <[^>]+> ee00b1c4 ?	mvfdm	f3, f4
0+018 <[^>]+> ee08f167 ?	mvfez	f7, f7
0+01c <[^>]+> ee09010a ?	adfe	f0, f1, #2\.0
0+020 <[^>]+> 0e0a110e ?	adfeqe	f1, f2, #0\.5
0+024 <[^>]+> ee043145 ?	adfsm	f3, f4, f5
0+028 <[^>]+> ee20018a ?	sufd	f0, f0, #2\.0
0+02c <[^>]+> ee22110f ?	sufs	f1, f2, #10\.0
0+030 <[^>]+> 1e2c3165 ?	sufneez	f3, f4, f5
0+034 <[^>]+> ee311108 ?	rsfs	f1, f1, #0\.0
0+038 <[^>]+> ee3031ad ?	rsfdp	f3, f0, #5\.0
0+03c <[^>]+> de367180 ?	rsfled	f7, f6, f0
0+040 <[^>]+> ee100180 ?	mufd	f0, f0, f0
0+044 <[^>]+> ee1a116b ?	mufez	f1, f2, #3\.0
0+048 <[^>]+> ee10010c ?	mufs	f0, f0, #4\.0
0+04c <[^>]+> ee400189 ?	dvfd	f0, f0, #1\.0
0+050 <[^>]+> ee49016f ?	dvfez	f0, f1, #10\.0
0+054 <[^>]+> 4e443145 ?	dvfmism	f3, f4, f5
0+058 <[^>]+> ee59010f ?	rdfe	f0, f1, #10\.0
0+05c <[^>]+> ee573109 ?	rdfs	f3, f7, #1\.0
0+060 <[^>]+> 3e5441a3 ?	rdfccdp	f4, f4, f3
0+064 <[^>]+> ee620183 ?	powd	f0, f2, f3
0+068 <[^>]+> ee63110f ?	pows	f1, f3, #10\.0
0+06c <[^>]+> 2e6f4169 ?	powcsez	f4, f7, #1\.0
0+070 <[^>]+> ee767107 ?	rpws	f7, f6, f7
0+074 <[^>]+> 0e710182 ?	rpweqd	f0, f1, f2
0+078 <[^>]+> ee7a2143 ?	rpwem	f2, f2, f3
0+07c <[^>]+> ee82118b ?	rmfd	f1, f2, #3\.0
0+080 <[^>]+> 6e843104 ?	rmfvss	f3, f4, f4
0+084 <[^>]+> ee8f4120 ?	rmfep	f4, f7, f0
0+088 <[^>]+> ee910102 ?	fmls	f0, f1, f2
0+08c <[^>]+> 0e931105 ?	fmleqs	f1, f3, f5
0+090 <[^>]+> 5e964160 ?	fmlplsz	f4, f6, f0
0+094 <[^>]+> eea3110f ?	fdvs	f1, f3, #10\.0
0+098 <[^>]+> eea10122 ?	fdvsp	f0, f1, f2
0+09c <[^>]+> 2ea44144 ?	fdvcssm	f4, f4, f4
0+0a0 <[^>]+> eeb11109 ?	frds	f1, f1, #1\.0
0+0a4 <[^>]+> ceb12100 ?	frdgts	f2, f1, f0
0+0a8 <[^>]+> ceb44165 ?	frdgtsz	f4, f4, f5
0+0ac <[^>]+> eec10182 ?	pold	f0, f1, f2
0+0b0 <[^>]+> eec6416b ?	polsz	f4, f6, #3\.0
0+0b4 <[^>]+> 0ece5107 ?	poleqe	f5, f6, f7
0+0b8 <[^>]+> ee108101 ?	mnfs	f0, f1
0+0bc <[^>]+> ee10818b ?	mnfd	f0, #3\.0
0+0c0 <[^>]+> ee18816c ?	mnfez	f0, #4\.0
0+0c4 <[^>]+> 0e188165 ?	mnfeqez	f0, f5
0+0c8 <[^>]+> ee108124 ?	mnfsp	f0, f4
0+0cc <[^>]+> ee1091c7 ?	mnfdm	f1, f7
0+0d0 <[^>]+> ee208181 ?	absd	f0, f1
0+0d4 <[^>]+> ee20912b ?	abssp	f1, #3\.0
0+0d8 <[^>]+> 0e28c105 ?	abseqe	f4, f5
0+0dc <[^>]+> ee309102 ?	rnds	f1, f2
0+0e0 <[^>]+> ee30b184 ?	rndd	f3, f4
0+0e4 <[^>]+> 0e38e16c ?	rndeqez	f6, #4\.0
0+0e8 <[^>]+> ee40d105 ?	sqts	f5, f5
0+0ec <[^>]+> ee40e1a6 ?	sqtdp	f6, f6
0+0f0 <[^>]+> 5e48f166 ?	sqtplez	f7, f6
0+0f4 <[^>]+> ee50810f ?	logs	f0, #10\.0
0+0f8 <[^>]+> ee58810f ?	loge	f0, #10\.0
0+0fc <[^>]+> 1e5081e1 ?	lognedz	f0, f1
0+100 <[^>]+> ee689102 ?	lgne	f1, f2
0+104 <[^>]+> ee6091e3 ?	lgndz	f1, f3
0+108 <[^>]+> 7e60b104 ?	lgnvcs	f3, f4
0+10c <[^>]+> ee709103 ?	exps	f1, f3
0+110 <[^>]+> ee78b14f ?	expem	f3, #10\.0
0+114 <[^>]+> 5e70e187 ?	exppld	f6, f7
0+118 <[^>]+> ee808181 ?	sind	f0, f1
0+11c <[^>]+> ee809142 ?	sinsm	f1, f2
0+120 <[^>]+> ce88c10d ?	singte	f4, #5\.0
0+124 <[^>]+> ee909183 ?	cosd	f1, f3
0+128 <[^>]+> ee98c145 ?	cosem	f4, f5
0+12c <[^>]+> 1e90e1a1 ?	cosnedp	f6, f1
0+130 <[^>]+> eea89105 ?	tane	f1, f5
0+134 <[^>]+> eea0c167 ?	tansz	f4, f7
0+138 <[^>]+> aea091ec ?	tangedz	f1, #4\.0
0+13c <[^>]+> eeb8c105 ?	asne	f4, f5
0+140 <[^>]+> eeb0e12e ?	asnsp	f6, #0\.5
0+144 <[^>]+> 4eb0d1e5 ?	asnmidz	f5, f5
0+148 <[^>]+> eec0d106 ?	acss	f5, f6
0+14c <[^>]+> eec0e180 ?	acsd	f6, f0
0+150 <[^>]+> 2ec8914e ?	acscsem	f1, #0\.5
0+154 <[^>]+> eed88105 ?	atne	f0, f5
0+158 <[^>]+> eed0916d ?	atnsz	f1, #5\.0
0+15c <[^>]+> bed0b182 ?	atnltd	f3, f2
0+160 <[^>]+> eee8d104 ?	urde	f5, f4
0+164 <[^>]+> eef8e105 ?	nrme	f6, f5
0+168 <[^>]+> 5ef0f1e5 ?	nrmpldz	f7, f5
0+16c <[^>]+> ee008130 ?	fltsp	f0, r8
0+170 <[^>]+> ee090110 ?	flte	f1, r0
0+174 <[^>]+> 0e0571f0 ?	flteqdz	f5, r7
0+178 <[^>]+> ee100111 ?	fix	r0, f1
0+17c <[^>]+> ee101177 ?	fixz	r1, f7
0+180 <[^>]+> 2e105155 ?	fixcsm	r5, f5
0+184 <[^>]+> ee400110 ?	wfc	r0
0+188 <[^>]+> ee201110 ?	wfs	r1
0+18c <[^>]+> 0e302110 ?	rfseq	r2
0+190 <[^>]+> ee504110 ?	rfc	r4
0+194 <[^>]+> ee90f119 ?	cmf	f0, #1\.0
0+198 <[^>]+> ee91f112 ?	cmf	f1, f2
0+19c <[^>]+> 0e90f111 ?	cmfeq	f0, f1
0+1a0 <[^>]+> eeb0f11b ?	cnf	f0, #3\.0
0+1a4 <[^>]+> eeb1f11e ?	cnf	f1, #0\.5
0+1a8 <[^>]+> 6eb3f114 ?	cnfvs	f3, f4
0+1ac <[^>]+> eed0f111 ?	cmfe	f0, f1
0+1b0 <[^>]+> 0ed1f112 ?	cmfeeq	f1, f2
0+1b4 <[^>]+> 0ed3f11d ?	cmfeeq	f3, #5\.0
0+1b8 <[^>]+> eef1f113 ?	cnfe	f1, f3
0+1bc <[^>]+> 0ef3f114 ?	cnfeeq	f3, f4
0+1c0 <[^>]+> 0ef4f117 ?	cnfeeq	f4, f7
0+1c4 <[^>]+> eef4f11d ?	cnfe	f4, #5\.0
0+1c8 <[^>]+> ed900200 ?	lfm	f0, 4, \[r0\]
0+1cc <[^>]+> ed900200 ?	lfm	f0, 4, \[r0\]
0+1d0 <[^>]+> ed911210 ?	lfm	f1, 4, \[r1, #64\]
0+1d4 <[^>]+> edae22ff ?	sfm	f2, 4, \[lr, #1020\]!
0+1d8 <[^>]+> 0c68f2ff ?	sfmeq	f7, 3, \[r8\], #-1020
0+1dc <[^>]+> eddf6200 ?	lfm	f6, 2, \[pc\]
0+1e0 <[^>]+> eca8f203 ?	sfm	f7, 1, \[r8\], #12
0+1e4 <[^>]+> 0d16520c ?	lfmeq	f5, 4, \[r6, #-48\]
0+1e8 <[^>]+> 1d42c209 ?	sfmne	f4, 3, \[r2, #-36\]
0+1ec <[^>]+> 1d62c209 ?	sfmne	f4, 3, \[r2, #-36\]!
@

