
---------- Begin Simulation Statistics ----------
final_tick                                26370264375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    282                       # Simulator instruction rate (inst/s)
host_mem_usage                                9027360                       # Number of bytes of host memory used
host_op_rate                                      290                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26739.87                       # Real time elapsed on the host
host_tick_rate                                 837831                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7549306                       # Number of instructions simulated
sim_ops                                       7749402                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022403                       # Number of seconds simulated
sim_ticks                                 22403499375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.528937                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  273452                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               283285                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5263                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            285871                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3738                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4494                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              756                       # Number of indirect misses.
system.cpu.branchPred.lookups                  323681                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13616                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          760                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1907557                       # Number of instructions committed
system.cpu.committedOps                       1941652                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.219721                       # CPI: cycles per instruction
system.cpu.discardedOps                         12222                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1051704                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            100300                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           511134                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2026499                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.310586                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      393                       # number of quiesce instructions executed
system.cpu.numCycles                          6141802                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       393                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1316228     67.79%     67.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2147      0.11%     67.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::MemRead                  98768      5.09%     72.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                524509     27.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1941652                       # Class of committed instruction
system.cpu.quiesceCycles                     29703797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4115303                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          484                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4099                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        469668                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              166635                       # Transaction distribution
system.membus.trans_dist::ReadResp             170716                       # Transaction distribution
system.membus.trans_dist::WriteReq              68594                       # Transaction distribution
system.membus.trans_dist::WriteResp             68594                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          369                       # Transaction distribution
system.membus.trans_dist::WriteClean               70                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3648                       # Transaction distribution
system.membus.trans_dist::ReadExReq               160                       # Transaction distribution
system.membus.trans_dist::ReadExResp              161                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           412                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       230703                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        230703                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       463128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       472226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       461406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       461406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 944434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       234816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       234816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        63488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9815                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        78135                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14764392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14764392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15077343                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            700972                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000708                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026591                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  700476     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     496      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              700972                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1107486351                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9255875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10540312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1795000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8231790                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          982146205                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           18708750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2925257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       731314                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3656572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       731314                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2925257                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3656572                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3656572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3656572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7313143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368273                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368273                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7276                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       872450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       909314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1059106                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9815                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13959172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14548996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16838591                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1762771750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1456958417                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    853649000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2925257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4387886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5850515                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13163658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5850515                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4387886                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10238401                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2925257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10238401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10238401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23402058                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2193943                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10238401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2193943                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14626286                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4387886                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1508693                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5896579                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2193943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14626286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3702636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20522865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       166191                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       166191                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        64512                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        64512                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        34872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       417794                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       461406                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     13369348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14764392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       273733                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       273733    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       273733                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    583641500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    895443000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1970147934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20476801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26327316                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2016952050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43878859                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43940100                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87818959                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2014026793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64416901                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26327316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2104771010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22347780                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4755457                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11701029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    827847993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    155038637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2925257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    997512916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    479742197                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    468041346                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    947783542                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11701029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1307590190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    623079983                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2925257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1945296459                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       234816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       236096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       234816                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       234816                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3669                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3689                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10481220                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        57134                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10538354                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10481220                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10481220                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10481220                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        57134                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10538354                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9895940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          35392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10671016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4156864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       154625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              166744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          439                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64951                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29313813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    441714030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2193943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1508693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1579753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             476310233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1254090                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20476801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    155038637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5850515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       731314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2193943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185545299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1254090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     49790614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    596752667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8044458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       731314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3702636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1579753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            661855532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     17420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    208591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006460237250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              304952                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68631                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      166743                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      64951                       # Number of write requests accepted
system.mem_ctrls.readBursts                    166743                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    64951                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    348                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4087                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5377199675                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  831975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9745068425                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32315.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58565.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        92                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   155093                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60300                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                166740                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                64951                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  145530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    195                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.146506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.354537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.202367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          506      3.17%      3.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          555      3.47%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          244      1.53%      8.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          197      1.23%      9.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          253      1.58%     10.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          223      1.40%     12.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          201      1.26%     13.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          306      1.92%     15.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13487     84.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15972                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     950.925714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1613.690266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           119     68.00%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.57%     68.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.57%     69.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      4.57%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.57%     74.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      1.14%     75.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           10      5.71%     81.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.57%     81.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.57%     82.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           15      8.57%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      1.71%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            9      5.14%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      2.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           175                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     371.222857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    109.551570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    456.790303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             82     46.86%     46.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      5.14%     52.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      7.43%     59.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.71%     61.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.14%     62.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.14%     63.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.14%     64.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.14%     65.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.57%     66.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.57%     66.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.57%     67.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.57%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.57%     68.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.57%     69.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.57%     69.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           53     30.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           175                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10649280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4157696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10670952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4156864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       475.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    476.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22403357500                       # Total gap between requests
system.mem_ctrls.avgGap                      96693.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9876356                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        35264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29268106.246459990740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 440839881.068802893162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2122525.557461042888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1508692.880261256127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1574039.814483222784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1336933.998508436140                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20476801.071171943098                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 154992929.536482274532                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5850514.591763412580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 731314.323970426572                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2193942.971911279950                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       154625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          439                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    590467810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9049508720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43112090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     38884095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     23095710                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24916677125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31720589750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 301237634875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1561047625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23766846750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1539661125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57505.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58525.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56135.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     73366.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41840.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  56757806.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4425305.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5550516.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    762230.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  92839245.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   2004767.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18086230570                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1211910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3108281305                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 786                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     47239258.269720                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    232376088.659026                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          393    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        16375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545306750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7805235875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18565028500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       942262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           942262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       942262                       # number of overall hits
system.cpu.icache.overall_hits::total          942262                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3669                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3669                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3669                       # number of overall misses
system.cpu.icache.overall_misses::total          3669                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    159801250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    159801250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    159801250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    159801250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       945931                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       945931                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       945931                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       945931                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003879                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003879                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003879                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003879                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43554.442627                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43554.442627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43554.442627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43554.442627                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3669                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3669                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3669                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3669                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154117375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154117375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154117375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154117375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003879                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003879                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003879                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003879                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42005.280730                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42005.280730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42005.280730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42005.280730                       # average overall mshr miss latency
system.cpu.icache.replacements                   3464                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       942262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          942262                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3669                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3669                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    159801250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    159801250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       945931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       945931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003879                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003879                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43554.442627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43554.442627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3669                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3669                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154117375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154117375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003879                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003879                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42005.280730                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42005.280730                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.729784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1225062                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3464                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            353.655312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.729784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.852988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1895531                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1895531                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       157443                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           157443                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       157443                       # number of overall hits
system.cpu.dcache.overall_hits::total          157443                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          738                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          738                       # number of overall misses
system.cpu.dcache.overall_misses::total           738                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     55645875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     55645875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     55645875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     55645875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       158181                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       158181                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       158181                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       158181                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004666                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004666                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004666                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004666                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75400.914634                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75400.914634                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75400.914634                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75400.914634                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          369                       # number of writebacks
system.cpu.dcache.writebacks::total               369                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          166                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          166                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          572                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          572                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4526                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4526                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     42095625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     42095625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     42095625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     42095625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9679375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9679375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003616                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003616                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003616                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003616                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73593.750000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73593.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73593.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73593.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2138.615776                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2138.615776                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    553                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        99228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           99228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32098875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32098875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        99663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        99663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73790.517241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73790.517241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          444                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          444                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29881125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29881125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9679375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9679375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004134                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004134                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72527.002427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72527.002427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21800.394144                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21800.394144                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23547000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23547000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77712.871287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77712.871287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          160                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4082                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4082                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12214500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12214500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76340.625000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76340.625000                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       230703                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       230703                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2411778875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2411778875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.042102                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.042102                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        39097                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        39097                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       191606                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       191606                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2325555851                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2325555851                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12137.176555                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12137.176555                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           467.496857                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9084                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.581059                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   467.496857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.913080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.913080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2478921                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2478921                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26370264375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26370413750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    282                       # Simulator instruction rate (inst/s)
host_mem_usage                                9027360                       # Number of bytes of host memory used
host_op_rate                                      290                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26739.97                       # Real time elapsed on the host
host_tick_rate                                 837834                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7549315                       # Number of instructions simulated
sim_ops                                       7749417                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022404                       # Number of seconds simulated
sim_ticks                                 22403648750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.527599                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  273454                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               283291                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                469                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5265                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            285872                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3738                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4495                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              757                       # Number of indirect misses.
system.cpu.branchPred.lookups                  323689                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13618                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          760                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1907566                       # Number of instructions committed
system.cpu.committedOps                       1941667                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.219831                       # CPI: cycles per instruction
system.cpu.discardedOps                         12229                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1051723                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            100301                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           511135                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2026690                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.310575                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      393                       # number of quiesce instructions executed
system.cpu.numCycles                          6142041                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       393                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1316236     67.79%     67.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2147      0.11%     67.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.90% # Class of committed instruction
system.cpu.op_class_0::MemRead                  98774      5.09%     72.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                524509     27.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1941667                       # Class of committed instruction
system.cpu.quiesceCycles                     29703797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4115351                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          484                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        469672                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              166635                       # Transaction distribution
system.membus.trans_dist::ReadResp             170718                       # Transaction distribution
system.membus.trans_dist::WriteReq              68594                       # Transaction distribution
system.membus.trans_dist::WriteResp             68594                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          370                       # Transaction distribution
system.membus.trans_dist::WriteClean               70                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3649                       # Transaction distribution
system.membus.trans_dist::ReadExReq               160                       # Transaction distribution
system.membus.trans_dist::ReadExResp              161                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           414                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       230703                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        230703                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       463134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       472232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       461406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       461406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 944440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       234816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       234816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        63680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9815                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        78327                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14764392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14764392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15077535                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            700974                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000708                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026591                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  700478     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     496      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              700974                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1107496476                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9255875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10540312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1795000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8243290                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          982146205                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           18708750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2925238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       731309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3656547                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       731309                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2925238                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3656547                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3656547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3656547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7313094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368273                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368273                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7276                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       872450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       909314                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1059106                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9815                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1770844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13959172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14548996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16838591                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1762771750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1456958417                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    853649000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2925238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4387857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5850476                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13163570                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5850476                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4387857                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10238332                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2925238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10238332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10238332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23401902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2193928                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10238332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2193928                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14626189                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4387857                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1508683                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5896540                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2193928                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14626189                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3702611                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20522728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       166191                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       166191                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        64512                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        64512                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        34872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       417794                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       461406                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1115484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     13369348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14764392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       273733                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       273733    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       273733                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    583641500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    895443000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1970134798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20476665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     26327140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2016938602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43878567                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43939807                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87818374                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2014013365                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64416471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     26327140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2104756976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22347780                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4755457                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11700951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    827842474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    155037603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2925238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    997506266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    479738998                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    468038225                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    947777223                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11700951                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1307581472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    623075828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2925238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1945283489                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       234816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       236096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       234816                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       234816                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3669                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3689                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10481150                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        57134                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10538283                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10481150                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10481150                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10481150                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        57134                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10538283                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9895940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          35520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10671144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4156928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       154625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              166746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64952                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29313618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    441711085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2193928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1508683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1585456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             476312770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1256938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20476665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    155037603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5850476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       731309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2193928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185546919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1256938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     49790282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    596748688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8044404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       731309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3702611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1585456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            661859689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     17420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    208591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006460237250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              304957                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68631                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      166745                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      64952                       # Number of write requests accepted
system.mem_ctrls.readBursts                    166745                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    64952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    348                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4087                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5377199675                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  831985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9745120925                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32315.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58565.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        92                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   155095                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60300                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                166742                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                64952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  145530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    195                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.146506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.354537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.202367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          506      3.17%      3.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          555      3.47%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          244      1.53%      8.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          197      1.23%      9.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          253      1.58%     10.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          223      1.40%     12.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          201      1.26%     13.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          306      1.92%     15.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13487     84.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15972                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     950.925714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1613.690266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           119     68.00%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.57%     68.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.57%     69.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      4.57%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.57%     74.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      1.14%     75.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           10      5.71%     81.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.57%     81.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.57%     82.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           15      8.57%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      1.71%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            9      5.14%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      2.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           175                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     371.222857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    109.551570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    456.790303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             82     46.86%     46.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      5.14%     52.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      7.43%     59.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.71%     61.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.14%     62.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.14%     63.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.14%     64.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.14%     65.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.57%     66.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.57%     66.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.57%     67.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.57%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.57%     68.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.57%     69.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.57%     69.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           53     30.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           175                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10649408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4157696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10671080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4156928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       475.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    476.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22403621875                       # Total gap between requests
system.mem_ctrls.avgGap                      96693.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9876356                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        35392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29267911.103096541017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 440836941.795027911663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2122511.405647707172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1508682.821140908869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1579742.674728374230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1336925.084580251714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20476664.543314624578                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 154991896.130312234163                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5850475.583804178052                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 731309.447975522256                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2193928.343926566653                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       154625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          440                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    590467810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9049508720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43112090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     38884095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     23148210                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24916677125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31720589750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 301237634875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1561047625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23766846750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1539661125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57505.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58525.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56135.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     73366.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41783.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  56628811.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4425305.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5550516.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    762230.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  92839245.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   2004767.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18086230570                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1211910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3108430680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 786                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     47239258.269720                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    232376088.659026                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          393    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        16375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545306750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             393                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7805385250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18565028500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       942275                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           942275                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       942275                       # number of overall hits
system.cpu.icache.overall_hits::total          942275                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3669                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3669                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3669                       # number of overall misses
system.cpu.icache.overall_misses::total          3669                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    159801250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    159801250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    159801250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    159801250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       945944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       945944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       945944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       945944                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003879                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003879                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003879                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003879                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43554.442627                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43554.442627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43554.442627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43554.442627                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3669                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3669                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3669                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3669                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154117375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154117375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154117375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154117375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003879                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003879                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003879                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003879                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42005.280730                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42005.280730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42005.280730                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42005.280730                       # average overall mshr miss latency
system.cpu.icache.replacements                   3464                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       942275                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          942275                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3669                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3669                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    159801250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    159801250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       945944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       945944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003879                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003879                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43554.442627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43554.442627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3669                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3669                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154117375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154117375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003879                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003879                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42005.280730                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42005.280730                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.729819                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2690624                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3906                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            688.843830                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.729819                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.852988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1895557                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1895557                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       157447                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           157447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       157447                       # number of overall hits
system.cpu.dcache.overall_hits::total          157447                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          740                       # number of overall misses
system.cpu.dcache.overall_misses::total           740                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     55766500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     55766500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     55766500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     55766500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       158187                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       158187                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       158187                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       158187                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004678                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004678                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004678                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004678                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75360.135135                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75360.135135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75360.135135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75360.135135                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          370                       # number of writebacks
system.cpu.dcache.writebacks::total               370                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          166                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          166                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          574                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          574                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          574                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4526                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4526                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     42213250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     42213250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     42213250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     42213250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9679375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9679375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003629                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003629                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73542.247387                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73542.247387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73542.247387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73542.247387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2138.615776                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2138.615776                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    555                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        99232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           99232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          437                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           437                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32219500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32219500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        99669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        99669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004385                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004385                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73728.832952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73728.832952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          444                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          444                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29998750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29998750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9679375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9679375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004154                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004154                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72460.748792                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72460.748792                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21800.394144                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21800.394144                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23547000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23547000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77712.871287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77712.871287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          160                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4082                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4082                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12214500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12214500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76340.625000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76340.625000                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       230703                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       230703                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2411778875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2411778875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.042102                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.042102                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        39097                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        39097                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       191606                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       191606                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2325555851                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2325555851                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12137.176555                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12137.176555                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           467.496821                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              161062                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1087                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            148.171113                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   467.496821                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.913080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.913080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2478947                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2478947                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26370413750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
