

================================================================
== Vivado HLS Report for 'calc'
================================================================
* Date:           Thu Jan  9 23:44:23 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.00|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   44|  50000042|   44|  50000042|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+----------+----------+-----------+-----------+--------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name| min |    max   |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-----+----------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |   36|  50000034|        37|          2|          2| 1 ~ 25000000 |    yes   |
        +----------+-----+----------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 45
* Pipeline: 1
  Pipeline-0: II = 2, D = 37, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	45  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	8  / true
45 --> 
* FSM state operations: 

 <State 1>: 6.00ns
ST_1: simConfig_rowsToSimu (35)  [1/1] 3.00ns
entry:16  %simConfig_rowsToSimu = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V)

ST_1: simConfig_BLOCK_NUMB (36)  [1/1] 3.00ns
entry:17  %simConfig_BLOCK_NUMB = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V)

ST_1: StgValue_48 (38)  [1/1] 3.00ns
entry:19  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V_out, i27 %simConfig_rowsToSimu)

ST_1: StgValue_49 (40)  [1/1] 3.00ns
entry:21  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V_out, i27 %simConfig_BLOCK_NUMB)

ST_1: r_V (55)  [1/1] 0.00ns  loc: modules/calc/calc.cpp:40
entry:36  %r_V = call i29 @_ssdm_op_BitConcatenate.i29.i27.i2(i27 %simConfig_BLOCK_NUMB, i2 0)

ST_1: cast (56)  [1/1] 0.00ns
entry:37  %cast = zext i27 %simConfig_rowsToSimu to i56

ST_1: cast1 (57)  [1/1] 0.00ns  loc: modules/calc/calc.cpp:40
entry:38  %cast1 = zext i29 %r_V to i56

ST_1: bound (58)  [7/7] 2.15ns  loc: modules/calc/calc.cpp:40
entry:39  %bound = mul i56 %cast, %cast1


 <State 2>: 2.15ns
ST_2: bound (58)  [6/7] 2.15ns  loc: modules/calc/calc.cpp:40
entry:39  %bound = mul i56 %cast, %cast1


 <State 3>: 2.15ns
ST_3: bound (58)  [5/7] 2.15ns  loc: modules/calc/calc.cpp:40
entry:39  %bound = mul i56 %cast, %cast1


 <State 4>: 2.15ns
ST_4: bound (58)  [4/7] 2.15ns  loc: modules/calc/calc.cpp:40
entry:39  %bound = mul i56 %cast, %cast1


 <State 5>: 2.15ns
ST_5: bound (58)  [3/7] 2.15ns  loc: modules/calc/calc.cpp:40
entry:39  %bound = mul i56 %cast, %cast1


 <State 6>: 2.15ns
ST_6: bound (58)  [2/7] 2.15ns  loc: modules/calc/calc.cpp:40
entry:39  %bound = mul i56 %cast, %cast1


 <State 7>: 2.15ns
ST_7: StgValue_59 (19)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_60 (20)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_61 (21)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_62 (22)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_63 (23)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_64 (24)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_65 (25)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_66 (26)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_67 (27)  [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_68 (28)  [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_69 (29)  [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_70 (30)  [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_71 (31)  [1/1] 0.00ns
entry:12  call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_72 (32)  [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_73 (33)  [1/1] 0.00ns
entry:14  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_74 (34)  [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_75 (37)  [1/1] 0.00ns
entry:18  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_76 (39)  [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_77 (41)  [1/1] 0.00ns
entry:22  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_78 (42)  [1/1] 0.00ns
entry:23  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_79 (43)  [1/1] 0.00ns
entry:24  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_80 (44)  [1/1] 0.00ns
entry:25  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_81 (45)  [1/1] 0.00ns
entry:26  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_82 (46)  [1/1] 0.00ns
entry:27  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_83 (47)  [1/1] 0.00ns
entry:28  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_84 (48)  [1/1] 0.00ns
entry:29  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_85 (49)  [1/1] 0.00ns
entry:30  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_86 (50)  [1/1] 0.00ns
entry:31  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_87 (51)  [1/1] 0.00ns
entry:32  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_88 (52)  [1/1] 0.00ns
entry:33  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_89 (53)  [1/1] 0.00ns
entry:34  call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: StgValue_90 (54)  [1/1] 0.00ns
entry:35  call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: bound (58)  [1/7] 2.15ns  loc: modules/calc/calc.cpp:40
entry:39  %bound = mul i56 %cast, %cast1

ST_7: StgValue_92 (59)  [1/1] 1.57ns  loc: modules/calc/calc.cpp:36
entry:40  br label %.preheader.i.i


 <State 8>: 3.16ns
ST_8: indvar_flatten (61)  [1/1] 0.00ns
.preheader.i.i:0  %indvar_flatten = phi i56 [ 0, %entry ], [ %indvar_flatten_next, %.preheader116.i.i ]

ST_8: exitcond_flatten (62)  [1/1] 2.66ns  loc: modules/calc/calc.cpp:40
.preheader.i.i:1  %exitcond_flatten = icmp eq i56 %indvar_flatten, %bound

ST_8: indvar_flatten_next (63)  [1/1] 3.16ns
.preheader.i.i:2  %indvar_flatten_next = add i56 %indvar_flatten, 1

ST_8: StgValue_96 (64)  [1/1] 0.00ns  loc: modules/calc/calc.cpp:40
.preheader.i.i:3  br i1 %exitcond_flatten, label %.exit, label %.preheader116.i.i


 <State 9>: 3.00ns
ST_9: empty (69)  [1/1] 3.00ns  loc: modules/calc/calc.cpp:5->modules/calc/calc.cpp:43
.preheader116.i.i:3  %empty = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @processedData_V_data, float* @processedData_V_data_1, float* @processedData_V_data_2, float* @processedData_V_data_3)

ST_9: tmp_data_0_2 (70)  [1/1] 0.00ns  loc: modules/calc/calc.cpp:5->modules/calc/calc.cpp:43
.preheader116.i.i:4  %tmp_data_0_2 = extractvalue { float, float, float, float } %empty, 0

ST_9: tmp_data_1_2 (71)  [1/1] 0.00ns  loc: modules/calc/calc.cpp:5->modules/calc/calc.cpp:43
.preheader116.i.i:5  %tmp_data_1_2 = extractvalue { float, float, float, float } %empty, 1

ST_9: tmp_data_2_2 (72)  [1/1] 0.00ns  loc: modules/calc/calc.cpp:5->modules/calc/calc.cpp:43
.preheader116.i.i:6  %tmp_data_2_2 = extractvalue { float, float, float, float } %empty, 2

ST_9: tmp_data_3_2 (73)  [1/1] 0.00ns  loc: modules/calc/calc.cpp:5->modules/calc/calc.cpp:43
.preheader116.i.i:7  %tmp_data_3_2 = extractvalue { float, float, float, float } %empty, 3

ST_9: empty_65 (74)  [1/1] 3.00ns  loc: modules/calc/calc.cpp:10->modules/calc/calc.cpp:44
.preheader116.i.i:8  %empty_65 = call { float, i1 } @_ssdm_op_Read.ap_fifo.volatile.floatP.i1P(float* @fixedData_V_data, i1* @fixedData_V_tlast_V)

ST_9: tmp_data (75)  [1/1] 0.00ns  loc: modules/calc/calc.cpp:10->modules/calc/calc.cpp:44
.preheader116.i.i:9  %tmp_data = extractvalue { float, i1 } %empty_65, 0


 <State 10>: 5.39ns
ST_10: tmp_data_0_3 (76)  [8/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:10  %tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2

ST_10: tmp_data_1_3 (77)  [8/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:11  %tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2


 <State 11>: 5.39ns
ST_11: tmp_data_0_3 (76)  [7/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:10  %tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2

ST_11: tmp_data_1_3 (77)  [7/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:11  %tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2

ST_11: tmp_data_2_3 (78)  [8/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:12  %tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2

ST_11: tmp_data_3_3 (79)  [8/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:13  %tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2


 <State 12>: 5.39ns
ST_12: tmp_data_0_3 (76)  [6/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:10  %tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2

ST_12: tmp_data_1_3 (77)  [6/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:11  %tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2

ST_12: tmp_data_2_3 (78)  [7/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:12  %tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2

ST_12: tmp_data_3_3 (79)  [7/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:13  %tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2


 <State 13>: 5.39ns
ST_13: tmp_data_0_3 (76)  [5/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:10  %tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2

ST_13: tmp_data_1_3 (77)  [5/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:11  %tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2

ST_13: tmp_data_2_3 (78)  [6/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:12  %tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2

ST_13: tmp_data_3_3 (79)  [6/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:13  %tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2


 <State 14>: 5.39ns
ST_14: tmp_data_0_3 (76)  [4/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:10  %tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2

ST_14: tmp_data_1_3 (77)  [4/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:11  %tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2

ST_14: tmp_data_2_3 (78)  [5/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:12  %tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2

ST_14: tmp_data_3_3 (79)  [5/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:13  %tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2


 <State 15>: 5.39ns
ST_15: tmp_data_0_3 (76)  [3/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:10  %tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2

ST_15: tmp_data_1_3 (77)  [3/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:11  %tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2

ST_15: tmp_data_2_3 (78)  [4/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:12  %tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2

ST_15: tmp_data_3_3 (79)  [4/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:13  %tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2


 <State 16>: 5.39ns
ST_16: tmp_data_0_3 (76)  [2/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:10  %tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2

ST_16: tmp_data_1_3 (77)  [2/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:11  %tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2

ST_16: tmp_data_2_3 (78)  [3/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:12  %tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2

ST_16: tmp_data_3_3 (79)  [3/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:13  %tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2


 <State 17>: 5.39ns
ST_17: tmp_data_0_3 (76)  [1/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:10  %tmp_data_0_3 = fsub float %tmp_data, %tmp_data_0_2

ST_17: tmp_data_1_3 (77)  [1/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:11  %tmp_data_1_3 = fsub float %tmp_data, %tmp_data_1_2

ST_17: tmp_data_2_3 (78)  [2/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:12  %tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2

ST_17: tmp_data_3_3 (79)  [2/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:13  %tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2


 <State 18>: 5.70ns
ST_18: tmp_data_2_3 (78)  [1/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:12  %tmp_data_2_3 = fsub float %tmp_data, %tmp_data_2_2

ST_18: tmp_data_3_3 (79)  [1/8] 5.39ns  loc: modules/calc/calc.cpp:16->modules/calc/calc.cpp:45
.preheader116.i.i:13  %tmp_data_3_3 = fsub float %tmp_data, %tmp_data_3_2

ST_18: tmp_60_i_i_i (81)  [4/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:15  %tmp_60_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3

ST_18: tmp_60_1_i_i_i (85)  [4/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:19  %tmp_60_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3


 <State 19>: 5.70ns
ST_19: tmp_60_i_i_i (81)  [3/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:15  %tmp_60_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3

ST_19: tmp_60_1_i_i_i (85)  [3/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:19  %tmp_60_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3

ST_19: tmp_60_2_i_i_i (89)  [4/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:23  %tmp_60_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3

ST_19: tmp_60_3_i_i_i (93)  [4/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:27  %tmp_60_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3


 <State 20>: 5.70ns
ST_20: tmp_60_i_i_i (81)  [2/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:15  %tmp_60_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3

ST_20: tmp_60_1_i_i_i (85)  [2/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:19  %tmp_60_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3

ST_20: tmp_60_2_i_i_i (89)  [3/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:23  %tmp_60_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3

ST_20: tmp_60_3_i_i_i (93)  [3/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:27  %tmp_60_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3


 <State 21>: 5.70ns
ST_21: tmp_60_i_i_i (81)  [1/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:15  %tmp_60_i_i_i = fmul float %tmp_data_0_3, %tmp_data_0_3

ST_21: tmp_60_1_i_i_i (85)  [1/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:19  %tmp_60_1_i_i_i = fmul float %tmp_data_1_3, %tmp_data_1_3

ST_21: tmp_60_2_i_i_i (89)  [2/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:23  %tmp_60_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3

ST_21: tmp_60_3_i_i_i (93)  [2/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:27  %tmp_60_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3


 <State 22>: 5.70ns
ST_22: tmp_61_i_i_i (82)  [4/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:16  %tmp_61_i_i_i = fmul float %tmp_60_i_i_i, 0xBF847AE140000000

ST_22: tmp_61_1_i_i_i (86)  [4/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:20  %tmp_61_1_i_i_i = fmul float %tmp_60_1_i_i_i, 0xBF847AE140000000

ST_22: tmp_60_2_i_i_i (89)  [1/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:23  %tmp_60_2_i_i_i = fmul float %tmp_data_2_3, %tmp_data_2_3

ST_22: tmp_60_3_i_i_i (93)  [1/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:27  %tmp_60_3_i_i_i = fmul float %tmp_data_3_3, %tmp_data_3_3


 <State 23>: 5.70ns
ST_23: tmp_61_i_i_i (82)  [3/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:16  %tmp_61_i_i_i = fmul float %tmp_60_i_i_i, 0xBF847AE140000000

ST_23: tmp_61_1_i_i_i (86)  [3/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:20  %tmp_61_1_i_i_i = fmul float %tmp_60_1_i_i_i, 0xBF847AE140000000

ST_23: tmp_61_2_i_i_i (90)  [4/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:24  %tmp_61_2_i_i_i = fmul float %tmp_60_2_i_i_i, 0xBF847AE140000000

ST_23: tmp_61_3_i_i_i (94)  [4/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:28  %tmp_61_3_i_i_i = fmul float %tmp_60_3_i_i_i, 0xBF847AE140000000


 <State 24>: 5.70ns
ST_24: tmp_61_i_i_i (82)  [2/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:16  %tmp_61_i_i_i = fmul float %tmp_60_i_i_i, 0xBF847AE140000000

ST_24: tmp_61_1_i_i_i (86)  [2/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:20  %tmp_61_1_i_i_i = fmul float %tmp_60_1_i_i_i, 0xBF847AE140000000

ST_24: tmp_61_2_i_i_i (90)  [3/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:24  %tmp_61_2_i_i_i = fmul float %tmp_60_2_i_i_i, 0xBF847AE140000000

ST_24: tmp_61_3_i_i_i (94)  [3/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:28  %tmp_61_3_i_i_i = fmul float %tmp_60_3_i_i_i, 0xBF847AE140000000


 <State 25>: 5.70ns
ST_25: tmp_61_i_i_i (82)  [1/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:16  %tmp_61_i_i_i = fmul float %tmp_60_i_i_i, 0xBF847AE140000000

ST_25: tmp_61_1_i_i_i (86)  [1/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:20  %tmp_61_1_i_i_i = fmul float %tmp_60_1_i_i_i, 0xBF847AE140000000

ST_25: tmp_61_2_i_i_i (90)  [2/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:24  %tmp_61_2_i_i_i = fmul float %tmp_60_2_i_i_i, 0xBF847AE140000000

ST_25: tmp_61_3_i_i_i (94)  [2/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:28  %tmp_61_3_i_i_i = fmul float %tmp_60_3_i_i_i, 0xBF847AE140000000


 <State 26>: 5.89ns
ST_26: tmp_62_i_i_i (83)  [13/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_26: tmp_62_1_i_i_i (87)  [13/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_26: tmp_61_2_i_i_i (90)  [1/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:24  %tmp_61_2_i_i_i = fmul float %tmp_60_2_i_i_i, 0xBF847AE140000000

ST_26: tmp_61_3_i_i_i (94)  [1/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:28  %tmp_61_3_i_i_i = fmul float %tmp_60_3_i_i_i, 0xBF847AE140000000


 <State 27>: 5.89ns
ST_27: tmp_62_i_i_i (83)  [12/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_27: tmp_62_1_i_i_i (87)  [12/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_27: tmp_62_2_i_i_i (91)  [13/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_27: tmp_62_3_i_i_i (95)  [13/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 28>: 5.89ns
ST_28: tmp_62_i_i_i (83)  [11/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_28: tmp_62_1_i_i_i (87)  [11/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_28: tmp_62_2_i_i_i (91)  [12/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_28: tmp_62_3_i_i_i (95)  [12/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 29>: 5.89ns
ST_29: tmp_62_i_i_i (83)  [10/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_29: tmp_62_1_i_i_i (87)  [10/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_29: tmp_62_2_i_i_i (91)  [11/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_29: tmp_62_3_i_i_i (95)  [11/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 30>: 5.89ns
ST_30: tmp_62_i_i_i (83)  [9/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_30: tmp_62_1_i_i_i (87)  [9/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_30: tmp_62_2_i_i_i (91)  [10/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_30: tmp_62_3_i_i_i (95)  [10/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 31>: 5.89ns
ST_31: tmp_62_i_i_i (83)  [8/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_31: tmp_62_1_i_i_i (87)  [8/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_31: tmp_62_2_i_i_i (91)  [9/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_31: tmp_62_3_i_i_i (95)  [9/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 32>: 5.89ns
ST_32: tmp_62_i_i_i (83)  [7/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_32: tmp_62_1_i_i_i (87)  [7/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_32: tmp_62_2_i_i_i (91)  [8/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_32: tmp_62_3_i_i_i (95)  [8/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 33>: 5.89ns
ST_33: tmp_62_i_i_i (83)  [6/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_33: tmp_62_1_i_i_i (87)  [6/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_33: tmp_62_2_i_i_i (91)  [7/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_33: tmp_62_3_i_i_i (95)  [7/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 34>: 5.89ns
ST_34: tmp_62_i_i_i (83)  [5/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_34: tmp_62_1_i_i_i (87)  [5/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_34: tmp_62_2_i_i_i (91)  [6/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_34: tmp_62_3_i_i_i (95)  [6/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 35>: 5.89ns
ST_35: tmp_62_i_i_i (83)  [4/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_35: tmp_62_1_i_i_i (87)  [4/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_35: tmp_62_2_i_i_i (91)  [5/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_35: tmp_62_3_i_i_i (95)  [5/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 36>: 5.89ns
ST_36: tmp_62_i_i_i (83)  [3/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_36: tmp_62_1_i_i_i (87)  [3/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_36: tmp_62_2_i_i_i (91)  [4/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_36: tmp_62_3_i_i_i (95)  [4/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 37>: 5.89ns
ST_37: tmp_62_i_i_i (83)  [2/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_37: tmp_62_1_i_i_i (87)  [2/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_37: tmp_62_2_i_i_i (91)  [3/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_37: tmp_62_3_i_i_i (95)  [3/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 38>: 5.89ns
ST_38: tmp_62_i_i_i (83)  [1/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:17  %tmp_62_i_i_i = call float @llvm.exp.f32(float %tmp_61_i_i_i)

ST_38: tmp_62_1_i_i_i (87)  [1/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:21  %tmp_62_1_i_i_i = call float @llvm.exp.f32(float %tmp_61_1_i_i_i)

ST_38: tmp_62_2_i_i_i (91)  [2/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_38: tmp_62_3_i_i_i (95)  [2/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 39>: 5.89ns
ST_39: tmp_data_0 (84)  [4/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:18  %tmp_data_0 = fmul float %tmp_62_i_i_i, %tmp_data_0_3

ST_39: tmp_data_1 (88)  [4/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:22  %tmp_data_1 = fmul float %tmp_62_1_i_i_i, %tmp_data_1_3

ST_39: tmp_62_2_i_i_i (91)  [1/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:25  %tmp_62_2_i_i_i = call float @llvm.exp.f32(float %tmp_61_2_i_i_i)

ST_39: tmp_62_3_i_i_i (95)  [1/13] 5.89ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:29  %tmp_62_3_i_i_i = call float @llvm.exp.f32(float %tmp_61_3_i_i_i)


 <State 40>: 5.70ns
ST_40: tmp_data_0 (84)  [3/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:18  %tmp_data_0 = fmul float %tmp_62_i_i_i, %tmp_data_0_3

ST_40: tmp_data_1 (88)  [3/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:22  %tmp_data_1 = fmul float %tmp_62_1_i_i_i, %tmp_data_1_3

ST_40: tmp_data_2 (92)  [4/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:26  %tmp_data_2 = fmul float %tmp_62_2_i_i_i, %tmp_data_2_3

ST_40: tmp_data_3 (96)  [4/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:30  %tmp_data_3 = fmul float %tmp_62_3_i_i_i, %tmp_data_3_3


 <State 41>: 5.70ns
ST_41: tmp_data_0 (84)  [2/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:18  %tmp_data_0 = fmul float %tmp_62_i_i_i, %tmp_data_0_3

ST_41: tmp_data_1 (88)  [2/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:22  %tmp_data_1 = fmul float %tmp_62_1_i_i_i, %tmp_data_1_3

ST_41: tmp_data_2 (92)  [3/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:26  %tmp_data_2 = fmul float %tmp_62_2_i_i_i, %tmp_data_2_3

ST_41: tmp_data_3 (96)  [3/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:30  %tmp_data_3 = fmul float %tmp_62_3_i_i_i, %tmp_data_3_3


 <State 42>: 5.70ns
ST_42: tmp_data_0 (84)  [1/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:18  %tmp_data_0 = fmul float %tmp_62_i_i_i, %tmp_data_0_3

ST_42: tmp_data_1 (88)  [1/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:22  %tmp_data_1 = fmul float %tmp_62_1_i_i_i, %tmp_data_1_3

ST_42: tmp_data_2 (92)  [2/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:26  %tmp_data_2 = fmul float %tmp_62_2_i_i_i, %tmp_data_2_3

ST_42: tmp_data_3 (96)  [2/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:30  %tmp_data_3 = fmul float %tmp_62_3_i_i_i, %tmp_data_3_3


 <State 43>: 5.70ns
ST_43: tmp_data_2 (92)  [1/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:26  %tmp_data_2 = fmul float %tmp_62_2_i_i_i, %tmp_data_2_3

ST_43: tmp_data_3 (96)  [1/4] 5.70ns  loc: modules/calc/calc.cpp:24->modules/calc/calc.cpp:46
.preheader116.i.i:30  %tmp_data_3 = fmul float %tmp_62_3_i_i_i, %tmp_data_3_3


 <State 44>: 3.00ns
ST_44: StgValue_236 (66)  [1/1] 0.00ns
.preheader116.i.i:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 25000000, i64 0)

ST_44: tmp_18_i_i (67)  [1/1] 0.00ns  loc: modules/calc/calc.cpp:40
.preheader116.i.i:1  %tmp_18_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_44: StgValue_238 (68)  [1/1] 0.00ns  loc: modules/calc/calc.cpp:42
.preheader116.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_44: StgValue_239 (80)  [1/1] 3.00ns  loc: modules/calc/calc.cpp:18->modules/calc/calc.cpp:45
.preheader116.i.i:14  call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @V_V_data_0, float* @V_V_data_1, float* @V_V_data_2, float* @V_V_data_3, float %tmp_data_0_3, float %tmp_data_1_3, float %tmp_data_2_3, float %tmp_data_3_3)

ST_44: StgValue_240 (97)  [1/1] 3.00ns  loc: modules/calc/calc.cpp:26->modules/calc/calc.cpp:46
.preheader116.i.i:31  call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @F_V_data_0, float* @F_V_data_1, float* @F_V_data_2, float* @F_V_data_3, float %tmp_data_0, float %tmp_data_1, float %tmp_data_2, float %tmp_data_3)

ST_44: empty_66 (98)  [1/1] 0.00ns  loc: modules/calc/calc.cpp:47
.preheader116.i.i:32  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_18_i_i)

ST_44: StgValue_242 (99)  [1/1] 0.00ns  loc: modules/calc/calc.cpp:40
.preheader116.i.i:33  br label %.preheader.i.i


 <State 45>: 0.00ns
ST_45: StgValue_243 (101)  [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ simConfig_rowsToSimulate_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowsToSimulate_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ processedData_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fixedData_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fixedData_V_tlast_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
simConfig_rowsToSimu (read             ) [ 0000000000000000000000000000000000000000000000]
simConfig_BLOCK_NUMB (read             ) [ 0000000000000000000000000000000000000000000000]
StgValue_48          (write            ) [ 0000000000000000000000000000000000000000000000]
StgValue_49          (write            ) [ 0000000000000000000000000000000000000000000000]
r_V                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000]
cast                 (zext             ) [ 0011111100000000000000000000000000000000000000]
cast1                (zext             ) [ 0011111100000000000000000000000000000000000000]
StgValue_59          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_60          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_61          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_62          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_63          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_64          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_65          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_66          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_67          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_68          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_69          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_70          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_71          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_72          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_73          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_74          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_75          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_76          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_77          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_78          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_79          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_80          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_81          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_82          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_83          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_84          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_85          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_86          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_87          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_88          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_89          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
StgValue_90          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
bound                (mul              ) [ 0000000011111111111111111111111111111111111110]
StgValue_92          (br               ) [ 0000000111111111111111111111111111111111111110]
indvar_flatten       (phi              ) [ 0000000010000000000000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 0000000011111111111111111111111111111111111110]
indvar_flatten_next  (add              ) [ 0000000111111111111111111111111111111111111110]
StgValue_96          (br               ) [ 0000000000000000000000000000000000000000000000]
empty                (read             ) [ 0000000000000000000000000000000000000000000000]
tmp_data_0_2         (extractvalue     ) [ 0000000011111111110000000000000000000000000000]
tmp_data_1_2         (extractvalue     ) [ 0000000011111111110000000000000000000000000000]
tmp_data_2_2         (extractvalue     ) [ 0000000011111111111000000000000000000000000000]
tmp_data_3_2         (extractvalue     ) [ 0000000011111111111000000000000000000000000000]
empty_65             (read             ) [ 0000000000000000000000000000000000000000000000]
tmp_data             (extractvalue     ) [ 0000000011111111111000000000000000000000000000]
tmp_data_0_3         (fsub             ) [ 0000000011000000001111111111111111111111111110]
tmp_data_1_3         (fsub             ) [ 0000000011000000001111111111111111111111111110]
tmp_data_2_3         (fsub             ) [ 0000000011000000000111111111111111111111111110]
tmp_data_3_3         (fsub             ) [ 0000000011000000000111111111111111111111111110]
tmp_60_i_i_i         (fmul             ) [ 0000000011000000000000111100000000000000000000]
tmp_60_1_i_i_i       (fmul             ) [ 0000000011000000000000111100000000000000000000]
tmp_60_2_i_i_i       (fmul             ) [ 0000000011000000000000011110000000000000000000]
tmp_60_3_i_i_i       (fmul             ) [ 0000000011000000000000011110000000000000000000]
tmp_61_i_i_i         (fmul             ) [ 0000000011000000000000000011111111111110000000]
tmp_61_1_i_i_i       (fmul             ) [ 0000000011000000000000000011111111111110000000]
tmp_61_2_i_i_i       (fmul             ) [ 0000000011000000000000000001111111111111000000]
tmp_61_3_i_i_i       (fmul             ) [ 0000000011000000000000000001111111111111000000]
tmp_62_i_i_i         (fexp             ) [ 0000000011000000000000000000000000000001111000]
tmp_62_1_i_i_i       (fexp             ) [ 0000000011000000000000000000000000000001111000]
tmp_62_2_i_i_i       (fexp             ) [ 0000000011000000000000000000000000000000111100]
tmp_62_3_i_i_i       (fexp             ) [ 0000000011000000000000000000000000000000111100]
tmp_data_0           (fmul             ) [ 0000000011000000000000000000000000000000000110]
tmp_data_1           (fmul             ) [ 0000000011000000000000000000000000000000000110]
tmp_data_2           (fmul             ) [ 0000000010000000000000000000000000000000000010]
tmp_data_3           (fmul             ) [ 0000000010000000000000000000000000000000000010]
StgValue_236         (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
tmp_18_i_i           (specregionbegin  ) [ 0000000000000000000000000000000000000000000000]
StgValue_238         (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
StgValue_239         (write            ) [ 0000000000000000000000000000000000000000000000]
StgValue_240         (write            ) [ 0000000000000000000000000000000000000000000000]
empty_66             (specregionend    ) [ 0000000000000000000000000000000000000000000000]
StgValue_242         (br               ) [ 0000000111111111111111111111111111111111111110]
StgValue_243         (ret              ) [ 0000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="simConfig_rowsToSimulate_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="simConfig_BLOCK_NUMBERS_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="simConfig_rowsToSimulate_V_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="simConfig_BLOCK_NUMBERS_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="processedData_V_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="processedData_V_data_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="processedData_V_data_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="processedData_V_data_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processedData_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fixedData_V_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_V_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fixedData_V_tlast_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fixedData_V_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="V_V_data_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="V_V_data_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_V_data_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="V_V_data_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="F_V_data_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="F_V_data_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="F_V_data_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="F_V_data_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i27.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="simConfig_rowsToSimu_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="27" slack="0"/>
<pin id="92" dir="0" index="1" bw="27" slack="0"/>
<pin id="93" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowsToSimu/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="simConfig_BLOCK_NUMB_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="27" slack="0"/>
<pin id="98" dir="0" index="1" bw="27" slack="0"/>
<pin id="99" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_BLOCK_NUMB/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_48_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="27" slack="0"/>
<pin id="105" dir="0" index="2" bw="27" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_48/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_49_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="27" slack="0"/>
<pin id="113" dir="0" index="2" bw="27" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="empty_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="128" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="0" index="3" bw="32" slack="0"/>
<pin id="123" dir="0" index="4" bw="32" slack="0"/>
<pin id="124" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="empty_65_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="33" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_65/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="StgValue_239_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="0" index="3" bw="32" slack="0"/>
<pin id="143" dir="0" index="4" bw="32" slack="0"/>
<pin id="144" dir="0" index="5" bw="32" slack="27"/>
<pin id="145" dir="0" index="6" bw="32" slack="27"/>
<pin id="146" dir="0" index="7" bw="32" slack="26"/>
<pin id="147" dir="0" index="8" bw="32" slack="26"/>
<pin id="148" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_239/44 "/>
</bind>
</comp>

<comp id="154" class="1004" name="StgValue_240_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="0" index="3" bw="32" slack="0"/>
<pin id="159" dir="0" index="4" bw="32" slack="0"/>
<pin id="160" dir="0" index="5" bw="32" slack="2"/>
<pin id="161" dir="0" index="6" bw="32" slack="2"/>
<pin id="162" dir="0" index="7" bw="32" slack="1"/>
<pin id="163" dir="0" index="8" bw="32" slack="1"/>
<pin id="164" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_240/44 "/>
</bind>
</comp>

<comp id="170" class="1005" name="indvar_flatten_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="56" slack="1"/>
<pin id="172" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="56" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_data_0_3/10 tmp_data_2_3/11 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_data_1_3/10 tmp_data_3_3/11 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_60_i_i_i/18 tmp_60_2_i_i_i/19 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_60_1_i_i_i/18 tmp_60_3_i_i_i/19 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_61_i_i_i/22 tmp_61_2_i_i_i/23 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_61_1_i_i_i/22 tmp_61_3_i_i_i/23 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="32" slack="22"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_data_0/39 tmp_data_2/40 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="32" slack="22"/>
<pin id="214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_data_1/39 tmp_data_3/40 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_62_i_i_i/26 tmp_62_2_i_i_i/27 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_62_1_i_i_i/26 tmp_62_3_i_i_i/27 "/>
</bind>
</comp>

<comp id="225" class="1004" name="r_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="29" slack="0"/>
<pin id="227" dir="0" index="1" bw="27" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="27" slack="0"/>
<pin id="235" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="cast1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="29" slack="0"/>
<pin id="239" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="27" slack="0"/>
<pin id="243" dir="0" index="1" bw="29" slack="0"/>
<pin id="244" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="exitcond_flatten_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="56" slack="0"/>
<pin id="249" dir="0" index="1" bw="56" slack="1"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="indvar_flatten_next_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="56" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_data_0_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="128" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_2/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_data_1_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="128" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_2/9 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_data_2_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="128" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_2/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_data_3_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="128" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_2/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_data_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="33" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/9 "/>
</bind>
</comp>

<comp id="278" class="1005" name="cast_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="56" slack="1"/>
<pin id="280" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="283" class="1005" name="cast1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="56" slack="1"/>
<pin id="285" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="288" class="1005" name="bound_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="56" slack="1"/>
<pin id="290" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="293" class="1005" name="exitcond_flatten_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="297" class="1005" name="indvar_flatten_next_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="56" slack="0"/>
<pin id="299" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_data_0_2_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_data_1_2_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_data_2_2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2"/>
<pin id="314" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_2_2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_data_3_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="2"/>
<pin id="319" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_3_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_data_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_data_0_3_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_data_1_3_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_3 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_data_2_3_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_3 "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_data_3_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_3 "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_60_i_i_i_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_i_i_i "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_60_1_i_i_i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_1_i_i_i "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_60_2_i_i_i_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_2_i_i_i "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_60_3_i_i_i_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_3_i_i_i "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_61_i_i_i_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_i_i_i "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_61_1_i_i_i_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_1_i_i_i "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_61_2_i_i_i_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_2_i_i_i "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_61_3_i_i_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_3_i_i_i "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_62_i_i_i_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_i_i_i "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_62_1_i_i_i_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_1_i_i_i "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_62_2_i_i_i_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_2_i_i_i "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_62_3_i_i_i_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_3_i_i_i "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_data_0_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="2"/>
<pin id="422" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_0 "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_data_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2"/>
<pin id="427" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_data_2_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_data_3_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="90" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="96" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="135"><net_src comp="62" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="149"><net_src comp="86" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="165"><net_src comp="86" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="173"><net_src comp="56" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="219"><net_src comp="66" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="66" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="96" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="90" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="225" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="233" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="174" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="174" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="118" pin="5"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="118" pin="5"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="118" pin="5"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="118" pin="5"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="130" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="233" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="286"><net_src comp="237" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="291"><net_src comp="241" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="296"><net_src comp="247" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="252" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="305"><net_src comp="258" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="310"><net_src comp="262" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="315"><net_src comp="266" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="320"><net_src comp="270" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="325"><net_src comp="274" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="331"><net_src comp="181" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="138" pin=5"/></net>

<net id="339"><net_src comp="185" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="138" pin=6"/></net>

<net id="347"><net_src comp="181" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="138" pin=7"/></net>

<net id="355"><net_src comp="185" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="138" pin=8"/></net>

<net id="363"><net_src comp="189" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="368"><net_src comp="193" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="373"><net_src comp="189" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="378"><net_src comp="193" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="383"><net_src comp="197" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="388"><net_src comp="202" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="393"><net_src comp="197" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="398"><net_src comp="202" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="403"><net_src comp="215" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="408"><net_src comp="220" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="413"><net_src comp="215" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="418"><net_src comp="220" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="423"><net_src comp="207" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="428"><net_src comp="211" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="433"><net_src comp="207" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="154" pin=7"/></net>

<net id="438"><net_src comp="211" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="154" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: simConfig_rowsToSimulate_V_out | {1 }
	Port: simConfig_BLOCK_NUMBERS_V_out | {1 }
	Port: V_V_data_0 | {44 }
	Port: V_V_data_1 | {44 }
	Port: V_V_data_2 | {44 }
	Port: V_V_data_3 | {44 }
	Port: F_V_data_0 | {44 }
	Port: F_V_data_1 | {44 }
	Port: F_V_data_2 | {44 }
	Port: F_V_data_3 | {44 }
 - Input state : 
	Port: calc : simConfig_rowsToSimulate_V | {1 }
	Port: calc : simConfig_BLOCK_NUMBERS_V | {1 }
	Port: calc : processedData_V_data | {9 }
	Port: calc : processedData_V_data_1 | {9 }
	Port: calc : processedData_V_data_2 | {9 }
	Port: calc : processedData_V_data_3 | {9 }
	Port: calc : fixedData_V_data | {9 }
	Port: calc : fixedData_V_tlast_V | {9 }
  - Chain level:
	State 1
		cast1 : 1
		bound : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_96 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		empty_66 : 1
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_189           |    3    |   143   |   321   |
|          |            grp_fu_193           |    3    |   143   |   321   |
|   fmul   |            grp_fu_197           |    3    |   143   |   321   |
|          |            grp_fu_202           |    3    |   143   |   321   |
|          |            grp_fu_207           |    3    |   143   |   321   |
|          |            grp_fu_211           |    3    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|
|   fexp   |            grp_fu_215           |    7    |   381   |   936   |
|          |            grp_fu_220           |    7    |   381   |   936   |
|----------|---------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_181           |    2    |   296   |   438   |
|          |            grp_fu_185           |    2    |   296   |   438   |
|----------|---------------------------------|---------|---------|---------|
|    add   |    indvar_flatten_next_fu_252   |    0    |    0    |    56   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |     exitcond_flatten_fu_247     |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |            grp_fu_241           |    4    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          | simConfig_rowsToSimu_read_fu_90 |    0    |    0    |    0    |
|   read   | simConfig_BLOCK_NUMB_read_fu_96 |    0    |    0    |    0    |
|          |        empty_read_fu_118        |    0    |    0    |    0    |
|          |       empty_65_read_fu_130      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     StgValue_48_write_fu_102    |    0    |    0    |    0    |
|   write  |     StgValue_49_write_fu_110    |    0    |    0    |    0    |
|          |    StgValue_239_write_fu_138    |    0    |    0    |    0    |
|          |    StgValue_240_write_fu_154    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|            r_V_fu_225           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |           cast_fu_233           |    0    |    0    |    0    |
|          |           cast1_fu_237          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       tmp_data_0_2_fu_258       |    0    |    0    |    0    |
|          |       tmp_data_1_2_fu_262       |    0    |    0    |    0    |
|extractvalue|       tmp_data_2_2_fu_266       |    0    |    0    |    0    |
|          |       tmp_data_3_2_fu_270       |    0    |    0    |    0    |
|          |         tmp_data_fu_274         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    40   |   2212  |   4749  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       bound_reg_288       |   56   |
|       cast1_reg_283       |   56   |
|        cast_reg_278       |   56   |
|  exitcond_flatten_reg_293 |    1   |
|indvar_flatten_next_reg_297|   56   |
|   indvar_flatten_reg_170  |   56   |
|   tmp_60_1_i_i_i_reg_365  |   32   |
|   tmp_60_2_i_i_i_reg_370  |   32   |
|   tmp_60_3_i_i_i_reg_375  |   32   |
|    tmp_60_i_i_i_reg_360   |   32   |
|   tmp_61_1_i_i_i_reg_385  |   32   |
|   tmp_61_2_i_i_i_reg_390  |   32   |
|   tmp_61_3_i_i_i_reg_395  |   32   |
|    tmp_61_i_i_i_reg_380   |   32   |
|   tmp_62_1_i_i_i_reg_405  |   32   |
|   tmp_62_2_i_i_i_reg_410  |   32   |
|   tmp_62_3_i_i_i_reg_415  |   32   |
|    tmp_62_i_i_i_reg_400   |   32   |
|    tmp_data_0_2_reg_302   |   32   |
|    tmp_data_0_3_reg_328   |   32   |
|     tmp_data_0_reg_420    |   32   |
|    tmp_data_1_2_reg_307   |   32   |
|    tmp_data_1_3_reg_336   |   32   |
|     tmp_data_1_reg_425    |   32   |
|    tmp_data_2_2_reg_312   |   32   |
|    tmp_data_2_3_reg_344   |   32   |
|     tmp_data_2_reg_430    |   32   |
|    tmp_data_3_2_reg_317   |   32   |
|    tmp_data_3_3_reg_352   |   32   |
|     tmp_data_3_reg_435    |   32   |
|      tmp_data_reg_322     |   32   |
+---------------------------+--------+
|           Total           |  1081  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_181 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_185 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_189 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_189 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_193 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_193 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_197 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_202 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_207 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_207 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_211 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_211 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_215 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_220 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_241 |  p0  |   2  |  27  |   54   ||    27   |
| grp_fu_241 |  p1  |   2  |  29  |   58   ||    29   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1008  ||  25.136 ||   504   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  2212  |  4749  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   504  |
|  Register |    -   |    -   |  1081  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   25   |  3293  |  5253  |
+-----------+--------+--------+--------+--------+
