Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon May 27 23:12:03 2024
| Host         : ALV-WIN11-DT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4IIS_timing_summary_routed.rpt -pb lab4IIS_timing_summary_routed.pb -rpx lab4IIS_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4IIS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.431        0.000                      0                  279        0.168        0.000                      0                  279        4.020        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              0.431        0.000                      0                  279        0.168        0.000                      0                  279        4.020        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/y[1][10]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.460ns  (logic 5.918ns (62.555%)  route 3.542ns (37.445%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.728     5.249    clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.518     5.767 r  code_reg[4]/Q
                         net (fo=13, routed)          0.740     6.507    soundGen/Q[4]
    SLICE_X10Y121        LUT4 (Prop_lut4_I2_O)        0.124     6.631 r  soundGen/acc0_i_15/O
                         net (fo=1, routed)           0.591     7.222    soundGen/acc0_i_15_n_0
    SLICE_X11Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.346 r  soundGen/acc0_i_6/O
                         net (fo=8, routed)           0.610     7.956    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.797 r  soundGen/acc0/P[14]
                         net (fo=2, routed)           0.802    12.599    soundGen/acc0_n_91
    SLICE_X11Y122        LUT2 (Prop_lut2_I0_O)        0.124    12.723 r  soundGen/acc_carry_i_4/O
                         net (fo=1, routed)           0.000    12.723    soundGen/acc_carry_i_4_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.255 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    13.255    soundGen/acc_carry_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.369    soundGen/acc_carry__0_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.608 r  soundGen/acc_carry__1/O[2]
                         net (fo=3, routed)           0.610    14.218    ps2KeyboardInterface/sample[10]
    SLICE_X15Y123        LUT6 (Prop_lut6_I5_O)        0.302    14.520 r  ps2KeyboardInterface/y[1][10]_i_2/O
                         net (fo=2, routed)           0.190    14.710    ps2KeyboardInterface/D[10]_alias
    SLICE_X14Y123        FDRE                                         r  ps2KeyboardInterface/y[1][10]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.600    14.941    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X14Y123        FDRE                                         r  ps2KeyboardInterface/y[1][10]_i_2_psdsp/C
                         clock pessimism              0.280    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X14Y123        FDRE (Setup_fdre_C_D)       -0.045    15.141    ps2KeyboardInterface/y[1][10]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/y[1][7]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 5.882ns (63.168%)  route 3.430ns (36.832%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.728     5.249    clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.518     5.767 r  code_reg[4]/Q
                         net (fo=13, routed)          0.740     6.507    soundGen/Q[4]
    SLICE_X10Y121        LUT4 (Prop_lut4_I2_O)        0.124     6.631 r  soundGen/acc0_i_15/O
                         net (fo=1, routed)           0.591     7.222    soundGen/acc0_i_15_n_0
    SLICE_X11Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.346 r  soundGen/acc0_i_6/O
                         net (fo=8, routed)           0.610     7.956    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.797 r  soundGen/acc0/P[14]
                         net (fo=2, routed)           0.802    12.599    soundGen/acc0_n_91
    SLICE_X11Y122        LUT2 (Prop_lut2_I0_O)        0.124    12.723 r  soundGen/acc_carry_i_4/O
                         net (fo=1, routed)           0.000    12.723    soundGen/acc_carry_i_4_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.255 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    13.255    soundGen/acc_carry_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.568 r  soundGen/acc_carry__0/O[3]
                         net (fo=3, routed)           0.337    13.905    ps2KeyboardInterface/sample[7]
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.306    14.211 r  ps2KeyboardInterface/y[1][7]_i_1/O
                         net (fo=2, routed)           0.350    14.561    ps2KeyboardInterface/D[7]_alias
    SLICE_X9Y122         FDRE                                         r  ps2KeyboardInterface/y[1][7]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.601    14.942    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  ps2KeyboardInterface/y[1][7]_i_1_psdsp/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X9Y122         FDRE (Setup_fdre_C_D)       -0.062    15.112    ps2KeyboardInterface/y[1][7]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.561    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 5.882ns (63.091%)  route 3.441ns (36.909%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.728     5.249    clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.518     5.767 r  code_reg[4]/Q
                         net (fo=13, routed)          0.740     6.507    soundGen/Q[4]
    SLICE_X10Y121        LUT4 (Prop_lut4_I2_O)        0.124     6.631 r  soundGen/acc0_i_15/O
                         net (fo=1, routed)           0.591     7.222    soundGen/acc0_i_15_n_0
    SLICE_X11Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.346 r  soundGen/acc0_i_6/O
                         net (fo=8, routed)           0.610     7.956    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.797 r  soundGen/acc0/P[14]
                         net (fo=2, routed)           0.802    12.599    soundGen/acc0_n_91
    SLICE_X11Y122        LUT2 (Prop_lut2_I0_O)        0.124    12.723 r  soundGen/acc_carry_i_4/O
                         net (fo=1, routed)           0.000    12.723    soundGen/acc_carry_i_4_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.255 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    13.255    soundGen/acc_carry_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.568 r  soundGen/acc_carry__0/O[3]
                         net (fo=3, routed)           0.337    13.905    ps2KeyboardInterface/sample[7]
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.306    14.211 r  ps2KeyboardInterface/y[1][7]_i_1/O
                         net (fo=2, routed)           0.362    14.572    soundGen/D[7]
    SLICE_X13Y122        FDRE                                         r  soundGen/y_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.601    14.942    soundGen/clk_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  soundGen/y_reg[1][7]/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y122        FDRE (Setup_fdre_C_D)       -0.043    15.144    soundGen/y_reg[1][7]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 6.044ns (64.065%)  route 3.390ns (35.935%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.728     5.249    clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.518     5.767 r  code_reg[4]/Q
                         net (fo=13, routed)          0.740     6.507    soundGen/Q[4]
    SLICE_X10Y121        LUT4 (Prop_lut4_I2_O)        0.124     6.631 r  soundGen/acc0_i_15/O
                         net (fo=1, routed)           0.591     7.222    soundGen/acc0_i_15_n_0
    SLICE_X11Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.346 r  soundGen/acc0_i_6/O
                         net (fo=8, routed)           0.610     7.956    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.797 r  soundGen/acc0/P[14]
                         net (fo=2, routed)           0.802    12.599    soundGen/acc0_n_91
    SLICE_X11Y122        LUT2 (Prop_lut2_I0_O)        0.124    12.723 r  soundGen/acc_carry_i_4/O
                         net (fo=1, routed)           0.000    12.723    soundGen/acc_carry_i_4_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.255 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    13.255    soundGen/acc_carry_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.369    soundGen/acc_carry__0_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  soundGen/acc_carry__1/CO[3]
                         net (fo=1, routed)           0.009    13.492    soundGen/acc_carry__1_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.748 r  soundGen/acc_carry__2/O[2]
                         net (fo=4, routed)           0.639    14.386    soundGen/sample[14]
    SLICE_X13Y123        LUT2 (Prop_lut2_I0_O)        0.297    14.683 r  soundGen/acc0_i_2/O
                         net (fo=1, routed)           0.000    14.683    soundGen/acc0_i_2_n_0
    SLICE_X13Y123        FDRE                                         r  soundGen/acc0_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.600    14.941    soundGen/clk_IBUF_BUFG
    SLICE_X13Y123        FDRE                                         r  soundGen/acc0_i_2_psdsp/C
                         clock pessimism              0.280    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X13Y123        FDRE (Setup_fdre_C_D)        0.075    15.261    soundGen/acc0_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/y[1][8]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 5.891ns (62.839%)  route 3.484ns (37.161%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.728     5.249    clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.518     5.767 r  code_reg[4]/Q
                         net (fo=13, routed)          0.740     6.507    soundGen/Q[4]
    SLICE_X10Y121        LUT4 (Prop_lut4_I2_O)        0.124     6.631 r  soundGen/acc0_i_15/O
                         net (fo=1, routed)           0.591     7.222    soundGen/acc0_i_15_n_0
    SLICE_X11Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.346 r  soundGen/acc0_i_6/O
                         net (fo=8, routed)           0.610     7.956    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.797 r  soundGen/acc0/P[14]
                         net (fo=2, routed)           0.802    12.599    soundGen/acc0_n_91
    SLICE_X11Y122        LUT2 (Prop_lut2_I0_O)        0.124    12.723 r  soundGen/acc_carry_i_4/O
                         net (fo=1, routed)           0.000    12.723    soundGen/acc_carry_i_4_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.255 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    13.255    soundGen/acc_carry_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.369    soundGen/acc_carry__0_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.591 r  soundGen/acc_carry__1/O[0]
                         net (fo=3, routed)           0.741    14.332    ps2KeyboardInterface/sample[8]
    SLICE_X13Y122        LUT3 (Prop_lut3_I2_O)        0.292    14.624 r  ps2KeyboardInterface/y[1][8]_i_1/O
                         net (fo=2, routed)           0.000    14.624    ps2KeyboardInterface/D[8]_alias
    SLICE_X13Y122        FDRE                                         r  ps2KeyboardInterface/y[1][8]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.601    14.942    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  ps2KeyboardInterface/y[1][8]_i_1_psdsp/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y122        FDRE (Setup_fdre_C_D)        0.032    15.219    ps2KeyboardInterface/y[1][8]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 5.891ns (62.839%)  route 3.484ns (37.161%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.728     5.249    clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.518     5.767 r  code_reg[4]/Q
                         net (fo=13, routed)          0.740     6.507    soundGen/Q[4]
    SLICE_X10Y121        LUT4 (Prop_lut4_I2_O)        0.124     6.631 r  soundGen/acc0_i_15/O
                         net (fo=1, routed)           0.591     7.222    soundGen/acc0_i_15_n_0
    SLICE_X11Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.346 r  soundGen/acc0_i_6/O
                         net (fo=8, routed)           0.610     7.956    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.797 r  soundGen/acc0/P[14]
                         net (fo=2, routed)           0.802    12.599    soundGen/acc0_n_91
    SLICE_X11Y122        LUT2 (Prop_lut2_I0_O)        0.124    12.723 r  soundGen/acc_carry_i_4/O
                         net (fo=1, routed)           0.000    12.723    soundGen/acc_carry_i_4_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.255 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    13.255    soundGen/acc_carry_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.369    soundGen/acc_carry__0_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.591 r  soundGen/acc_carry__1/O[0]
                         net (fo=3, routed)           0.741    14.332    ps2KeyboardInterface/sample[8]
    SLICE_X13Y122        LUT3 (Prop_lut3_I2_O)        0.292    14.624 r  ps2KeyboardInterface/y[1][8]_i_1/O
                         net (fo=2, routed)           0.000    14.624    soundGen/D[8]
    SLICE_X13Y122        FDRE                                         r  soundGen/y_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.601    14.942    soundGen/clk_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  soundGen/y_reg[1][8]/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X13Y122        FDRE (Setup_fdre_C_D)        0.033    15.220    soundGen/y_reg[1][8]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/y[1][5]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 5.895ns (62.977%)  route 3.466ns (37.023%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.728     5.249    clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.518     5.767 r  code_reg[4]/Q
                         net (fo=13, routed)          0.740     6.507    soundGen/Q[4]
    SLICE_X10Y121        LUT4 (Prop_lut4_I2_O)        0.124     6.631 r  soundGen/acc0_i_15/O
                         net (fo=1, routed)           0.591     7.222    soundGen/acc0_i_15_n_0
    SLICE_X11Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.346 r  soundGen/acc0_i_6/O
                         net (fo=8, routed)           0.610     7.956    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.797 r  soundGen/acc0/P[14]
                         net (fo=2, routed)           0.802    12.599    soundGen/acc0_n_91
    SLICE_X11Y122        LUT2 (Prop_lut2_I0_O)        0.124    12.723 r  soundGen/acc_carry_i_4/O
                         net (fo=1, routed)           0.000    12.723    soundGen/acc_carry_i_4_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.255 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    13.255    soundGen/acc_carry_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.589 r  soundGen/acc_carry__0/O[1]
                         net (fo=3, routed)           0.723    14.312    ps2KeyboardInterface/sample[5]
    SLICE_X15Y122        LUT3 (Prop_lut3_I2_O)        0.298    14.610 r  ps2KeyboardInterface/y[1][5]_i_1/O
                         net (fo=2, routed)           0.000    14.610    ps2KeyboardInterface/D[5]_alias
    SLICE_X15Y122        FDRE                                         r  ps2KeyboardInterface/y[1][5]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.601    14.942    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  ps2KeyboardInterface/y[1][5]_i_1_psdsp/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X15Y122        FDRE (Setup_fdre_C_D)        0.031    15.218    ps2KeyboardInterface/y[1][5]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 5.895ns (62.977%)  route 3.466ns (37.023%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.728     5.249    clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.518     5.767 r  code_reg[4]/Q
                         net (fo=13, routed)          0.740     6.507    soundGen/Q[4]
    SLICE_X10Y121        LUT4 (Prop_lut4_I2_O)        0.124     6.631 r  soundGen/acc0_i_15/O
                         net (fo=1, routed)           0.591     7.222    soundGen/acc0_i_15_n_0
    SLICE_X11Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.346 r  soundGen/acc0_i_6/O
                         net (fo=8, routed)           0.610     7.956    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.797 r  soundGen/acc0/P[14]
                         net (fo=2, routed)           0.802    12.599    soundGen/acc0_n_91
    SLICE_X11Y122        LUT2 (Prop_lut2_I0_O)        0.124    12.723 r  soundGen/acc_carry_i_4/O
                         net (fo=1, routed)           0.000    12.723    soundGen/acc_carry_i_4_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.255 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    13.255    soundGen/acc_carry_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.589 r  soundGen/acc_carry__0/O[1]
                         net (fo=3, routed)           0.723    14.312    ps2KeyboardInterface/sample[5]
    SLICE_X15Y122        LUT3 (Prop_lut3_I2_O)        0.298    14.610 r  ps2KeyboardInterface/y[1][5]_i_1/O
                         net (fo=2, routed)           0.000    14.610    soundGen/D[5]
    SLICE_X15Y122        FDRE                                         r  soundGen/y_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.601    14.942    soundGen/clk_IBUF_BUFG
    SLICE_X15Y122        FDRE                                         r  soundGen/y_reg[1][5]/C
                         clock pessimism              0.280    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X15Y122        FDRE (Setup_fdre_C_D)        0.032    15.219    soundGen/y_reg[1][5]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/y[1][3]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 5.643ns (60.910%)  route 3.622ns (39.090%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.728     5.249    clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.518     5.767 r  code_reg[4]/Q
                         net (fo=13, routed)          0.740     6.507    soundGen/Q[4]
    SLICE_X10Y121        LUT4 (Prop_lut4_I2_O)        0.124     6.631 r  soundGen/acc0_i_15/O
                         net (fo=1, routed)           0.591     7.222    soundGen/acc0_i_15_n_0
    SLICE_X11Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.346 r  soundGen/acc0_i_6/O
                         net (fo=8, routed)           0.610     7.956    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.797 r  soundGen/acc0/P[14]
                         net (fo=2, routed)           0.802    12.599    soundGen/acc0_n_91
    SLICE_X11Y122        LUT2 (Prop_lut2_I0_O)        0.124    12.723 r  soundGen/acc_carry_i_4/O
                         net (fo=1, routed)           0.000    12.723    soundGen/acc_carry_i_4_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.329 r  soundGen/acc_carry/O[3]
                         net (fo=3, routed)           0.487    13.816    ps2KeyboardInterface/sample[3]
    SLICE_X12Y121        LUT3 (Prop_lut3_I2_O)        0.306    14.122 r  ps2KeyboardInterface/y[1][3]_i_1/O
                         net (fo=2, routed)           0.392    14.514    ps2KeyboardInterface/D[3]_alias
    SLICE_X13Y120        FDRE                                         r  ps2KeyboardInterface/y[1][3]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.604    14.945    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X13Y120        FDRE                                         r  ps2KeyboardInterface/y[1][3]_i_1_psdsp/C
                         clock pessimism              0.280    15.225    
                         clock uncertainty           -0.035    15.190    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)       -0.061    15.129    ps2KeyboardInterface/y[1][3]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/acc0_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 6.126ns (65.318%)  route 3.253ns (34.682%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.728     5.249    clk_IBUF_BUFG
    SLICE_X12Y119        FDRE                                         r  code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.518     5.767 r  code_reg[4]/Q
                         net (fo=13, routed)          0.740     6.507    soundGen/Q[4]
    SLICE_X10Y121        LUT4 (Prop_lut4_I2_O)        0.124     6.631 r  soundGen/acc0_i_15/O
                         net (fo=1, routed)           0.591     7.222    soundGen/acc0_i_15_n_0
    SLICE_X11Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.346 r  soundGen/acc0_i_6/O
                         net (fo=8, routed)           0.610     7.956    soundGen/acc0_i_6_n_0
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    11.797 r  soundGen/acc0/P[14]
                         net (fo=2, routed)           0.802    12.599    soundGen/acc0_n_91
    SLICE_X11Y122        LUT2 (Prop_lut2_I0_O)        0.124    12.723 r  soundGen/acc_carry_i_4/O
                         net (fo=1, routed)           0.000    12.723    soundGen/acc_carry_i_4_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.255 r  soundGen/acc_carry/CO[3]
                         net (fo=1, routed)           0.000    13.255    soundGen/acc_carry_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  soundGen/acc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.369    soundGen/acc_carry__0_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  soundGen/acc_carry__1/CO[3]
                         net (fo=1, routed)           0.009    13.492    soundGen/acc_carry__1_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.821 r  soundGen/acc_carry__2/O[3]
                         net (fo=3, routed)           0.501    14.322    soundGen/sample[15]
    SLICE_X12Y125        LUT2 (Prop_lut2_I0_O)        0.306    14.628 r  soundGen/acc0_i_1/O
                         net (fo=1, routed)           0.000    14.628    soundGen/acc0_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  soundGen/acc0_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.598    14.939    soundGen/clk_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  soundGen/acc0_i_1_psdsp/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)        0.077    15.248    soundGen/acc0_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -14.628    
  -------------------------------------------------------------------
                         slack                                  0.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.664     1.548    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.157     1.845    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg_n_0_[0]
    SLICE_X6Y122         SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.935     2.063    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X6Y122         SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
                         clock pessimism             -0.502     1.561    
    SLICE_X6Y122         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.678    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.291%)  route 0.129ns (47.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.634     1.518    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y123        FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 r  ps2KeyboardInterface/ps2DataShf_reg[2]/Q
                         net (fo=4, routed)           0.129     1.787    ps2KeyboardInterface/ps2DataShf_reg_n_0_[2]
    SLICE_X9Y123         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.906     2.034    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X9Y123         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[1]/C
                         clock pessimism             -0.482     1.552    
    SLICE_X9Y123         FDSE (Hold_fdse_C_D)         0.066     1.618    ps2KeyboardInterface/ps2DataShf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.634     1.518    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y123        FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 r  ps2KeyboardInterface/ps2DataShf_reg[10]/Q
                         net (fo=1, routed)           0.110     1.769    ps2KeyboardInterface/ps2DataShf_reg_n_0_[10]
    SLICE_X10Y123        FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.906     2.034    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y123        FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[9]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X10Y123        FDSE (Hold_fdse_C_D)         0.063     1.594    ps2KeyboardInterface/ps2DataShf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.430%)  route 0.139ns (49.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.634     1.518    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X11Y123        FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 r  ps2KeyboardInterface/ps2DataShf_reg[6]/Q
                         net (fo=3, routed)           0.139     1.797    ps2KeyboardInterface/p_3_in
    SLICE_X8Y123         FDRE                                         r  ps2KeyboardInterface/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.906     2.034    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  ps2KeyboardInterface/data_reg[5]/C
                         clock pessimism             -0.482     1.552    
    SLICE_X8Y123         FDRE (Hold_fdre_C_D)         0.063     1.615    ps2KeyboardInterface/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 codecInterface/clkGen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/clkGen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.641%)  route 0.131ns (41.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  codecInterface/clkGen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  codecInterface/clkGen_reg[3]/Q
                         net (fo=6, routed)           0.131     1.818    codecInterface/bitNum[0]
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.045     1.863 r  codecInterface/clkGen[5]_i_1/O
                         net (fo=1, routed)           0.000     1.863    codecInterface/plusOp[5]
    SLICE_X2Y125         FDRE                                         r  codecInterface/clkGen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.934     2.062    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  codecInterface/clkGen_reg[5]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.120     1.679    codecInterface/clkGen_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.634     1.518    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X9Y123         FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDSE (Prop_fdse_C_Q)         0.141     1.659 r  ps2KeyboardInterface/ps2DataShf_reg[4]/Q
                         net (fo=4, routed)           0.124     1.783    ps2KeyboardInterface/p_5_in
    SLICE_X8Y123         FDRE                                         r  ps2KeyboardInterface/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.906     2.034    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  ps2KeyboardInterface/data_reg[3]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X8Y123         FDRE (Hold_fdre_C_D)         0.059     1.590    ps2KeyboardInterface/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.198%)  route 0.139ns (45.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.634     1.518    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y123        FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDSE (Prop_fdse_C_Q)         0.164     1.682 r  ps2KeyboardInterface/ps2DataShf_reg[5]/Q
                         net (fo=3, routed)           0.139     1.820    ps2KeyboardInterface/p_4_in
    SLICE_X8Y123         FDRE                                         r  ps2KeyboardInterface/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.906     2.034    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  ps2KeyboardInterface/data_reg[4]/C
                         clock pessimism             -0.482     1.552    
    SLICE_X8Y123         FDRE (Hold_fdre_C_D)         0.052     1.604    ps2KeyboardInterface/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.506%)  route 0.199ns (58.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.633     1.517    soundGen/clk_IBUF_BUFG
    SLICE_X11Y125        FDRE                                         r  soundGen/y_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  soundGen/y_reg[1][14]/Q
                         net (fo=1, routed)           0.199     1.856    soundGen/y_reg[1][14]
    SLICE_X8Y125         FDRE                                         r  soundGen/y_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.905     2.033    soundGen/clk_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  soundGen/y_reg[2][14]/C
                         clock pessimism             -0.482     1.551    
    SLICE_X8Y125         FDRE (Hold_fdre_C_D)         0.086     1.637    soundGen/y_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 soundGen/y_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundGen/y_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.506%)  route 0.138ns (49.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.633     1.517    soundGen/clk_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  soundGen/y_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  soundGen/y_reg[1][11]/Q
                         net (fo=1, routed)           0.138     1.796    soundGen/y_reg[1][11]
    SLICE_X11Y124        FDRE                                         r  soundGen/y_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.905     2.033    soundGen/clk_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  soundGen/y_reg[2][11]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X11Y124        FDRE (Hold_fdre_C_D)         0.057     1.574    soundGen/y_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.634     1.518    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y123        FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDSE (Prop_fdse_C_Q)         0.164     1.682 r  ps2KeyboardInterface/ps2DataShf_reg[7]/Q
                         net (fo=3, routed)           0.128     1.810    ps2KeyboardInterface/p_2_in
    SLICE_X10Y121        FDRE                                         r  ps2KeyboardInterface/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.909     2.037    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  ps2KeyboardInterface/data_reg[6]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X10Y121        FDRE (Hold_fdre_C_D)         0.052     1.586    ps2KeyboardInterface/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y122  FSM_sequential_fsm.state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y120   FSM_sequential_fsm.state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y121  code_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y120   code_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y121  code_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y121  code_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y119  code_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y121  code_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y121  code_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y122   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y122   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y122  FSM_sequential_fsm.state_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y122  FSM_sequential_fsm.state_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y120   FSM_sequential_fsm.state_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y120   FSM_sequential_fsm.state_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X13Y121  code_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X13Y121  code_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y120   code_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y120   code_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y122   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y122   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y122  FSM_sequential_fsm.state_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y122  FSM_sequential_fsm.state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y120   FSM_sequential_fsm.state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y120   FSM_sequential_fsm.state_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X13Y121  code_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X13Y121  code_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y120   code_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y120   code_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.172ns  (logic 4.522ns (34.334%)  route 8.650ns (65.666%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.247    clk_IBUF_BUFG
    SLICE_X12Y121        FDRE                                         r  code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.518     5.765 r  code_reg[6]/Q
                         net (fo=15, routed)          1.296     7.062    displayInterface/Q[6]
    SLICE_X14Y118        LUT4 (Prop_lut4_I3_O)        0.152     7.214 r  displayInterface/segs_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.207     8.421    displayInterface/sel0[2]
    SLICE_X17Y116        LUT6 (Prop_lut6_I2_O)        0.348     8.769 r  displayInterface/segs_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.146    14.915    segs_n_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.419 r  segs_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.419    segs_n[1]
    V5                                                                r  segs_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.138ns  (logic 4.459ns (33.941%)  route 8.679ns (66.059%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.727     5.248    clk_IBUF_BUFG
    SLICE_X9Y120         FDRE                                         r  code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.456     5.704 r  code_reg[1]/Q
                         net (fo=14, routed)          1.338     7.042    displayInterface/Q[1]
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.146     7.188 r  displayInterface/segs_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.007     8.195    displayInterface/sel0[1]
    SLICE_X17Y116        LUT6 (Prop_lut6_I0_O)        0.328     8.523 r  displayInterface/segs_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           6.334    14.857    segs_n_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.386 r  segs_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.386    segs_n[5]
    W6                                                                r  segs_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.994ns  (logic 4.554ns (35.044%)  route 8.441ns (64.956%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.247    clk_IBUF_BUFG
    SLICE_X12Y121        FDRE                                         r  code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.518     5.765 r  code_reg[6]/Q
                         net (fo=15, routed)          1.296     7.062    displayInterface/Q[6]
    SLICE_X14Y118        LUT4 (Prop_lut4_I3_O)        0.152     7.214 r  displayInterface/segs_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.985     8.198    displayInterface/sel0[2]
    SLICE_X16Y116        LUT6 (Prop_lut6_I2_O)        0.348     8.546 r  displayInterface/segs_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.159    14.706    segs_n_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.241 r  segs_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.241    segs_n[3]
    V8                                                                r  segs_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.907ns  (logic 4.549ns (35.247%)  route 8.358ns (64.753%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.247    clk_IBUF_BUFG
    SLICE_X12Y121        FDRE                                         r  code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.518     5.765 r  code_reg[6]/Q
                         net (fo=15, routed)          1.296     7.062    displayInterface/Q[6]
    SLICE_X14Y118        LUT4 (Prop_lut4_I3_O)        0.152     7.214 r  displayInterface/segs_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.246     8.459    displayInterface/sel0[2]
    SLICE_X17Y116        LUT6 (Prop_lut6_I1_O)        0.348     8.807 r  displayInterface/segs_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.816    14.623    segs_n_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    18.155 r  segs_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.155    segs_n[0]
    U7                                                                r  segs_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.717ns  (logic 4.529ns (35.612%)  route 8.188ns (64.388%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.247    clk_IBUF_BUFG
    SLICE_X12Y121        FDRE                                         r  code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.518     5.765 r  code_reg[6]/Q
                         net (fo=15, routed)          1.296     7.062    displayInterface/Q[6]
    SLICE_X14Y118        LUT4 (Prop_lut4_I3_O)        0.152     7.214 r  displayInterface/segs_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.835     8.048    displayInterface/sel0[2]
    SLICE_X17Y116        LUT6 (Prop_lut6_I2_O)        0.348     8.396 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.057    14.453    segs_n_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.964 r  segs_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.964    segs_n[6]
    W7                                                                r  segs_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.696ns  (logic 4.475ns (35.249%)  route 8.221ns (64.751%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.247    clk_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.456     5.703 r  code_reg[3]/Q
                         net (fo=16, routed)          1.221     6.924    displayInterface/Q[3]
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.153     7.077 r  displayInterface/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.848     7.925    displayInterface/sel0[3]
    SLICE_X16Y116        LUT6 (Prop_lut6_I3_O)        0.331     8.256 r  displayInterface/segs_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.152    14.408    segs_n_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.943 r  segs_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.943    segs_n[4]
    U8                                                                r  segs_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.693ns  (logic 4.538ns (35.751%)  route 8.155ns (64.249%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.726     5.247    clk_IBUF_BUFG
    SLICE_X12Y121        FDRE                                         r  code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.518     5.765 r  code_reg[6]/Q
                         net (fo=15, routed)          1.296     7.062    displayInterface/Q[6]
    SLICE_X14Y118        LUT4 (Prop_lut4_I3_O)        0.152     7.214 r  displayInterface/segs_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.029     8.242    displayInterface/sel0[2]
    SLICE_X16Y116        LUT6 (Prop_lut6_I1_O)        0.348     8.590 r  displayInterface/segs_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.830    14.420    segs_n_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.940 r  segs_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.940    segs_n[2]
    U5                                                                r  segs_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.230ns  (logic 4.103ns (36.537%)  route 7.127ns (63.463%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.727     5.248    displayInterface/clk_IBUF_BUFG
    SLICE_X18Y120        FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 r  displayInterface/index_reg[0]/Q
                         net (fo=17, routed)          1.018     6.722    displayInterface/index[0]
    SLICE_X14Y118        LUT2 (Prop_lut2_I0_O)        0.124     6.846 r  displayInterface/an_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.108    12.955    an_n_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    16.478 r  an_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.478    an_n[2]
    V4                                                                r  an_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.199ns  (logic 4.340ns (38.754%)  route 6.859ns (61.246%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.727     5.248    displayInterface/clk_IBUF_BUFG
    SLICE_X18Y120        FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 r  displayInterface/index_reg[0]/Q
                         net (fo=17, routed)          1.154     6.859    displayInterface/index[0]
    SLICE_X14Y118        LUT2 (Prop_lut2_I1_O)        0.150     7.009 r  displayInterface/an_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.704    12.713    an_n_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.734    16.447 r  an_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.447    an_n[0]
    U2                                                                r  an_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.076ns  (logic 4.090ns (36.928%)  route 6.986ns (63.072%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.727     5.248    displayInterface/clk_IBUF_BUFG
    SLICE_X18Y120        FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_fdre_C_Q)         0.456     5.704 f  displayInterface/index_reg[1]/Q
                         net (fo=16, routed)          0.855     6.559    displayInterface/index[1]
    SLICE_X14Y118        LUT2 (Prop_lut2_I0_O)        0.124     6.683 r  displayInterface/an_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.131    12.814    an_n_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    16.325 r  an_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.325    an_n[3]
    W4                                                                r  an_n[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.394ns (79.227%)  route 0.365ns (20.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.365     2.039    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.266     3.305 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.305    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.390ns (78.937%)  route 0.371ns (21.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=3, routed)           0.371     2.045    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.262     3.307 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.307    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.407ns (77.857%)  route 0.400ns (22.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.400     2.074    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     3.352 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.352    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.387ns (75.294%)  route 0.455ns (24.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=8, routed)           0.455     2.129    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.259     3.388 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.388    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.345ns (70.889%)  route 0.552ns (29.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.552     2.239    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.443 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.443    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.345ns (69.721%)  route 0.584ns (30.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.634     1.518    codecInterface/clk_IBUF_BUFG
    SLICE_X11Y126        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.584     2.243    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.447 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.447    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.362ns (69.408%)  route 0.600ns (30.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.662     1.546    codecInterface/clk_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=10, routed)          0.600     2.287    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.508 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.508    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.958ns  (logic 1.418ns (35.831%)  route 2.540ns (64.169%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.637     1.521    displayInterface/clk_IBUF_BUFG
    SLICE_X18Y120        FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  displayInterface/index_reg[0]/Q
                         net (fo=17, routed)          0.374     2.036    displayInterface/index[0]
    SLICE_X17Y116        LUT6 (Prop_lut6_I4_O)        0.045     2.081 r  displayInterface/segs_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.166     4.247    segs_n_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     5.479 r  segs_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.479    segs_n[0]
    U7                                                                r  segs_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.981ns  (logic 1.386ns (34.821%)  route 2.595ns (65.179%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.637     1.521    displayInterface/clk_IBUF_BUFG
    SLICE_X18Y120        FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  displayInterface/index_reg[1]/Q
                         net (fo=16, routed)          0.378     2.040    displayInterface/index[1]
    SLICE_X14Y118        LUT2 (Prop_lut2_I0_O)        0.045     2.085 r  displayInterface/an_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.217     4.302    an_n_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     5.502 r  an_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.502    an_n[1]
    U4                                                                r  an_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.983ns  (logic 1.465ns (36.780%)  route 2.518ns (63.220%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.637     1.521    displayInterface/clk_IBUF_BUFG
    SLICE_X18Y120        FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  displayInterface/index_reg[1]/Q
                         net (fo=16, routed)          0.356     2.018    displayInterface/index[1]
    SLICE_X14Y118        LUT2 (Prop_lut2_I0_O)        0.046     2.064 r  displayInterface/an_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.162     4.226    an_n_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.278     5.504 r  an_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.504    an_n[0]
    U2                                                                r  an_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            resetSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.139ns  (logic 1.454ns (28.288%)  route 3.685ns (71.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           3.685     5.139    resetSynchronizer/D[0]
    SLICE_X8Y112         FDRE                                         r  resetSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.611     4.952    resetSynchronizer/clk_IBUF_BUFG
    SLICE_X8Y112         FDRE                                         r  resetSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.739ns  (logic 1.452ns (53.014%)  route 1.287ns (46.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           1.287     2.739    ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]_0[0]
    SLICE_X8Y122         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.601     4.942    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X8Y122         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.358ns  (logic 1.448ns (61.439%)  route 0.909ns (38.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     2.358    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X4Y122         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.668     5.009    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.217ns (37.558%)  route 0.360ns (62.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.577    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X4Y122         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.935     2.063    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.220ns (28.771%)  route 0.545ns (71.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           0.545     0.765    ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]_0[0]
    SLICE_X8Y122         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.908     2.036    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X8Y122         FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            resetSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.222ns (12.936%)  route 1.493ns (87.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.493     1.715    resetSynchronizer/D[0]
    SLICE_X8Y112         FDRE                                         r  resetSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.917     2.045    resetSynchronizer/clk_IBUF_BUFG
    SLICE_X8Y112         FDRE                                         r  resetSynchronizer/aux_reg[0]/C





