# Digital IC Design Repository

This repository contains a collection of **RTL designs** written in **Verilog HDL**, showcasing different concepts in Digital IC Design.  
Each project demonstrates a fundamental hardware block implemented in a clean and modular style.

---

## üìÇ Projects

- **ALU (Verilog)**  
  Parameterized Arithmetic Logic Unit supporting basic operations (ADD, SUB, AND, OR, XOR, SHIFT).

- **ALSU (Verilog)**  
  Advanced Logic and Shift Unit supporting more complex logical and shifting operations.

- **FIFO (Verilog)**  
  Synchronous FIFO with configurable depth and width, including full/empty flag logic.

- **SPI (Verilog)**  
  Serial Peripheral Interface (Master/Slave) with CPOL/CPHA modes.

- **DSP Block (Verilog)**  
  Simple DSP design with configurable datapath.

  - **SPI Project (Verilog)**  
  RTL Code for SPI Project

 - **UART Project (Verilog)**  
  RTL Code for UART Project

- **FSM (Verilog)**  
  Finite State Machine examples (Moore/Mealy) for control logic design.

---

## üõ†Ô∏è Tools Used
- **Vivado** ‚Üí synthesis & implementation.  
 

---

## üöÄ How to Run
1. Clone the repo:
   ```bash
   git clone https://github.com/<your-username>/digital-ic-design.git
