<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Configuration</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part47.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part49.htm">Next &gt;</a></p><p class="s13" style="padding-top: 14pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark54">&zwnj;</a>Configuration<a name="bookmark60">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The soft IP has the following configuration options:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 16pt;text-indent: 0pt;text-align: left;"><span><img width="637" height="400" alt="image" src="Image_048.jpg"/></span></p><h1 style="padding-top: 9pt;text-indent: 0pt;text-align: center;">Figure 8 • ROM Soft IP Configuration</h1><p style="padding-top: 12pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s15" style="padding-bottom: 1pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Table 5 • Configuration Options</p><table style="border-collapse:collapse;margin-left:6.065pt" cellspacing="0"><tr style="height:30pt"><td style="width:100pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s16" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s16" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s16" style="padding-top: 5pt;padding-left: 7pt;padding-right: 7pt;text-indent: 0pt;text-align: center;">Range</p></td><td style="width:264pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s16" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:53pt"><td style="width:100pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Target Device</p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="text-indent: 0pt;text-align: center;">AC7t1500</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 5pt;padding-left: 7pt;padding-right: 7pt;text-indent: 0pt;text-align: center;">All Speedster7t devices</p></td><td style="width:264pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Set to match the target device of the project.</p></td></tr><tr style="height:41pt"><td style="width:100pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 11pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">RAM Type</p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 11pt;text-indent: 0pt;text-align: center;">BRAM72K</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 5pt;padding-left: 18pt;padding-right: 11pt;text-indent: -3pt;text-align: left;">BRAM72K, LRAM2K</p></td><td style="width:264pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Determines which type of RAM primitives used to form the ROM.</p></td></tr><tr style="height:29pt"><td style="width:100pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Address Depth</p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">1024</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 5pt;padding-left: 7pt;padding-right: 7pt;text-indent: 0pt;text-align: center;">4 to 16384</p></td><td style="width:264pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Address depth of the ROM in words.</p></td></tr><tr style="height:70pt"><td style="width:100pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Data Width</p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="text-indent: 0pt;text-align: center;">20</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="padding-left: 7pt;padding-right: 7pt;text-indent: 0pt;text-align: center;">1 to 184320</p></td><td style="width:264pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="34" height="20" alt="image" src="Image_049.png"/></span></p><p class="s17" style="padding-top: 8pt;padding-left: 6pt;padding-right: 10pt;text-indent: 0pt;line-height: 108%;text-align: left;">Port width in bits of the <span class="s22">dout </span><a href="part49.htm#bookmark63" class="s18">port. The width selected affects the available address depth. The maximum values of width versus depth are detailed in </a><a href="part49.htm#bookmark63" class="s19">Read and Write</a></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 11pt;text-align: left;"><a href="part49.htm#bookmark63" class="s19">Depths Versus Data Widths</a><a href="part49.htm#bookmark63" class="s18">.</a></p></td></tr><tr style="height:46pt"><td style="width:100pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Read Clock Polarity</p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 7pt;padding-left: 19pt;text-indent: -2pt;text-align: left;">Rising Edge</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 7pt;padding-left: 12pt;padding-right: 11pt;text-indent: 5pt;text-align: left;">Falling or Rising Edge</p></td><td style="width:264pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="36" height="20" alt="image" src="Image_050.png"/></span></p><p class="s17" style="padding-top: 8pt;padding-left: 6pt;padding-right: 10pt;text-indent: 0pt;line-height: 118%;text-align: left;">The <span class="s22">rdclk </span>active edge on which all read transactions occur.</p></td></tr><tr style="height:77pt"><td style="width:100pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="padding-left: 6pt;padding-right: 31pt;text-indent: 0pt;text-align: left;">Enable Output Register</p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="text-indent: 0pt;text-align: center;">Off</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="padding-left: 7pt;padding-right: 7pt;text-indent: 0pt;text-align: center;">On, Off</p></td><td style="width:264pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Determines whether the output register in each of the LRAM2K primitives is enabled. Adds an additional cycle of latency to any read operation. If the output register is disabled, the memory array is combinatorial. The output changes when the input address changes.</p></td></tr><tr style="height:130pt"><td style="width:100pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="padding-left: 6pt;padding-right: 24pt;text-indent: 0pt;text-align: left;">Output Register Clock Enable Priority</p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="text-indent: 0pt;text-align: center;">rstreg</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="padding-left: 7pt;padding-right: 7pt;text-indent: 0pt;text-align: center;">rstreg, rstce</p></td><td style="width:264pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Controls the clock enable input of the output register.</p><p class="s17" style="padding-top: 8pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">• <span class="s21">rstreg</span>: The <span class="s22">outregce </span>input is ignored when <span class="s22">rstregn</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="60" height="20" alt="image" src="Image_051.png"/></span></p><p class="s17" style="padding-top: 2pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">= 1&#39;b0. The output register is reset on the next active</p><p style="text-indent: 0pt;text-align: left;"><span><img width="50" height="20" alt="image" src="Image_052.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="36" height="20" alt="image" src="Image_053.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="59" height="20" alt="image" src="Image_054.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="49" height="20" alt="image" src="Image_055.png"/></span></p><p class="s22" style="padding-top: 4pt;padding-left: 25pt;text-indent: 0pt;text-align: left;">rdclk <span class="s17">edge.</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="36" height="20" alt="image" src="Image_056.png"/></span></p><p class="s17" style="padding-top: 9pt;padding-left: 22pt;text-indent: -8pt;line-height: 126%;text-align: left;">• <span class="s21">rstce</span>: <span class="s22">outregce </span>must be equal to 1&#39;b1 and <span class="s22">rstregn </span>= 1&#39;b0 for the output register to be reset on the next active <span class="s22">rdclk </span>edge.</p></td></tr><tr style="height:53pt"><td style="width:100pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;line-height: 115%;text-align: left;">Use Memory Initialization File <span class="s20">(1)</span></p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="text-indent: 0pt;text-align: center;">On</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s17" style="padding-left: 7pt;padding-right: 7pt;text-indent: 0pt;text-align: center;">On</p></td><td style="width:264pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s17" style="padding-top: 5pt;padding-left: 6pt;padding-right: 10pt;text-indent: 0pt;text-align: left;">Location of the memory initialization file used to initialize the memory contents. This initialization occurs for both synthesis and simulation.</p></td></tr></table><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.065pt" cellspacing="0"><tr style="height:30pt"><td style="width:100pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s16" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s16" style="padding-top: 5pt;padding-left: 12pt;text-indent: 0pt;text-align: left;">Default</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s16" style="padding-top: 5pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">Range</p></td><td style="width:264pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s16" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:177pt"><td style="width:498pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="647" height="216" alt="image" src="Image_057.png"/></span></p><p class="s21" style="padding-left: 15pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s17" style="padding-top: 6pt;padding-left: 31pt;padding-right: 14pt;text-indent: -12pt;text-align: left;">1. If relative paths are used for the memory initialization file location, the same relative paths must be valid from both the ACE project directory and the simulation directory. It is recommended to locate both of these directories at the same relative depth in the project tree, and to use relative paths that navigate up the tree to the first common directory, before descending the tree to the location of the files.</p><p class="s17" style="padding-top: 7pt;padding-left: 31pt;padding-right: 23pt;text-indent: 0pt;line-height: 148%;text-align: left;">For example, the Achronix reference designs locate the ACE project in <span class="s22">&lt;project root&gt;/src/ace </span>. The simulation directories are located in <span class="s22">&lt;project root&gt;/sim/vcs </span>or <span class="s22">&lt;project root&gt;/sim/questa </span>. The memory initialization files are located in <span class="s22">&lt;project root&gt;/src/mem_init_files </span>. A relative path correct for both simulation and ACE is <span class="s22">&quot;../../src/mem_init_files/filename.txt&quot; </span>.</p></td></tr></table><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 2pt;text-align: left;"><span><img width="665" height="2" alt="image" src="Image_058.png"/></span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part49.htm">Write and Read Depth</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part47.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part49.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
