module wideexpr_00491(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {2{4'sb0100}};
  assign y1 = s3;
  assign y2 = ({^(((ctrl[7]?$signed(5'sb01101):(s0)+(s7)))^((-(1'sb0))^(s2))),(ctrl[5]?{1{4'sb0100}}:(ctrl[0]?s7:(ctrl[5]?&(6'sb000001):{2{s6}}))),+(3'sb100),(ctrl[2]?s7:s6)})^({s5,{+(^($signed(6'sb010000)))},4'sb0111,$signed(s5)});
  assign y3 = $unsigned(((+($signed(s7)))^(s4))>>>(5'sb10100));
  assign y4 = ~^(($signed({((ctrl[2]?((ctrl[1]?s4:2'sb11))^~($signed(1'b1)):((ctrl[2]?s1:s5))|($signed(s6))))^(s6)}))<((5'sb01010)^~($signed($signed({$signed((s5)^(1'b0))})))));
  assign y5 = (ctrl[2]?5'sb00011:s0);
  assign y6 = ({4{s5}})>>>($signed(((ctrl[1]?6'sb100111:(((((ctrl[2]?s6:3'sb110))<<({s7,6'b101101,2'b10,1'b0}))<<<({{4{s5}},(6'sb001100)<<<(u0),|(s7),$signed(3'b111)}))+((+(s1))<<((5'b10101)<<(+(2'sb10)))))>(4'sb1100)))-(~&(($signed(|(($signed(6'sb010100))^(-(2'sb01)))))>=(((5'sb00111)-($signed((s2)|(s0))))|($signed(-((3'sb011)^~(3'sb110)))))))));
  assign y7 = (((ctrl[2]?((ctrl[1]?(+(6'sb010101))>>((3'sb001)&(u1)):((ctrl[0]?s4:2'sb11))<<<((s4)^~(u2))))>>({1{((2'b00)<<<(s7))>>>((ctrl[7]?u5:u3))}}):(($signed(~|(2'sb10)))>>(({3{2'b10}})+((5'sb11001)&(u4))))<<({((u1)+(s4))>=(s7),1'sb0,(ctrl[7]?(s3)>>>(5'b10101):$signed(6'b010011))})))+($signed(5'sb11100)))<<<({(((s7)<<<($signed(s4)))|(~^((~|(6'sb010111))<<($signed(5'sb01010)))))^(s3),$signed(($signed(s0))<<((s1)-((ctrl[2]?1'sb0:(3'sb110)>>>(s5))))),-((2'sb11)<<<(4'sb0011))});
endmodule
