PASS:IMP-8-0-0-15:Confirm clock tree VT requirements were met.
Info Occurrence: 41
1: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CDN_1ACH_LP_CLKG_RC_CG_HIER_INST0/RC_CGIC_INST : CKLNQD4BWP300H8P64PDULVT. In line 20, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
2: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CDN_1ACH_LP_CLKG_RC_CG_HIER_INST1/RC_CGIC_INST : CKLNQD4BWP300H8P64PDULVT. In line 2, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
3: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CDN_1ACH_LP_CLKG_RC_CG_HIER_INST2/RC_CGIC_INST : CKLNQD4BWP300H8P64PDULVT. In line 3, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
4: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CDN_1ACH_LP_CLKG_RC_CG_HIER_INST3/RC_CGIC_INST : CKLNQD4BWP300H8P64PDULVT. In line 4, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
5: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CDN_1ACH_LP_CLKG_RC_CG_HIER_INST4/RC_CGIC_INST : CKLNQD4BWP300H8P64PDULVT. In line 5, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
6: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CDN_1ACH_LP_CLKG_RC_CG_HIER_INST5/RC_CGIC_INST : CKLNQD4BWP300H8P64PDULVT. In line 6, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
7: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CDN_1ACH_LP_CLKG_RC_CG_HIER_INST6/RC_CGIC_INST : CKLNQD4BWP300H8P64PDULVT. In line 7, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
8: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CDN_1ACH_LP_CLKG_RC_CG_HIER_INST7/RC_CGIC_INST : CKLNQD4BWP300H8P64PDULVT. In line 8, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
9: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CDN_1ACH_LP_CLKG_RC_CG_HIER_INST8/RC_CGIC_INST : CKLNQD4BWP300H8P64PDULVT. In line 9, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
10: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CTS_cci_inv_00277 : DCCKND8BWP300H8P64PDULVT. In line 15, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
11: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CTS_ccl_a_inv_00116 : DCCKND8BWP300H8P64PDULVT. In line 12, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
12: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CTS_ccl_a_inv_00117 : DCCKND8BWP300H8P64PDULVT. In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
13: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CTS_ccl_a_inv_00118 : DCCKND8BWP300H8P64PDULVT. In line 10, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
14: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CTS_ccl_a_inv_00119 : DCCKND8BWP300H8P64PDULVT. In line 18, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
15: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CTS_ccl_a_inv_00120 : DCCKND8BWP300H8P64PDULVT. In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
16: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CTS_ccl_a_inv_00121 : DCCKND8BWP300H8P64PDULVT. In line 16, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
17: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CTS_ccl_a_inv_00228 : DCCKND10BWP300H8P64PDULVT. In line 13, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
18: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CTS_ccl_a_inv_00229 : DCCKND8BWP300H8P64PDULVT. In line 19, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
19: Info: cdn_hs_phy/inst_adrctl_slice_core/inst_acm_slice_num_0/inst_acs_ctrl_top/inst_acs_dcc/CTS_ccl_a_inv_00257 : DCCKND12BWP300H8P64PDULVT. In line 14, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\clock_cells_with_cell_type.txt: Clock tree cell uses compliant VT type (LVT/ULVT)
20: Info: clk_ctlr_phase_0_1dto4: CTS_ccl_a_inv_01251 (L11). In line 14, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
21: Info: clk_ctlr_phase_0_1dto4: CTS_ccl_a_inv_01377 (L8). In line 11, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
22: Info: clk_ctlr_phase_0_1dto4: CTS_cdb_inv_01920 (L9). In line 12, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
23: Info: clk_ctlr_phase_0_1dto4: CTS_cdb_inv_01921 (L10). In line 13, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
24: Info: clk_ctlr_phase_0_1dto4: CTS_cdb_inv_01922 (L12). In line 16, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
25: Info: clk_ctlr_phase_0_1dto4: CTS_cdb_inv_01923 (L15). In line 19, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
26: Info: clk_ctlr_phase_0_1dto4: CTS_cdb_inv_01924 (L13). In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
27: Info: clk_ctlr_phase_0_1dto4: CTS_cdb_inv_01925 (L14). In line 18, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
28: Info: clk_ctlr_phase_0_1dto4: clk4x_I1CLK_IOBUF (L2). In line 5, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
29: Info: clk_ctlr_phase_0_1dto4: clk4x_ICLK_IOBUF (L3). In line 6, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
30: Info: clk_ctlr_phase_0_1dto4: clk4x_pre_split (L4). In line 7, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
31: Info: clk_ctlr_phase_0_1dto4: clk4x_rest_path_offload (L5). In line 8, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
32: Info: clk_ctlr_phase_0_1dto4: clk4x_rest_path_split_1 (L6). In line 9, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
33: Info: clk_ctlr_phase_0_1dto4: clk4x_rest_path_split_2 (L7). In line 10, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
34: Info: x4_read_mem_dqs_phase_0_1dto4<6>: CTS_ccl_a_inv_01376 (L7). In line 88, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
35: Info: x4_read_mem_dqs_phase_0_1dto4<6>: CTS_ccl_inv_01468 (L6). In line 87, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
36: Info: x4_read_mem_dqs_phase_0_1dto4<6>: CTS_ccl_inv_01512 (L5). In line 86, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
37: Info: x4_read_mem_dqs_phase_0_1dto4<6>: CTS_ccl_inv_01549 (L4). In line 85, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
38: Info: x4_read_mem_dqs_phase_0_1dto4<6>: CTS_csf_inv_01659 (L3). In line 84, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
39: Info: x4_read_mem_dqs_phase_0_1dto4<6>: CTS_csf_inv_01661 (L2). In line 83, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
40: Info: x4_read_mem_dqs_phase_0_1dto4<6>: jtag_datain_dm_I1CLK_IOBUF (L9). In line 90, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
41: Info: x4_read_mem_dqs_phase_0_1dto4<6>: jtag_datain_dm_ICLK_IOBUF (L8). In line 89, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-14.rpt: Clock tree cell uses compliant VT type (LVT/ULVT)
