
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_eyeriss.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file sobol8.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 73 in file
	'sobol8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sobol8 line 20 in file
		'sobol8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sobol8 line 49 in file
		'sobol8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sobolSeq_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    sobol8/54     |   8    |    8    |      3       |
======================================================

Inferred memory devices in process
	in routine acc line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 96 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_dff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:57: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Presto compilation completed successfully.
Loaded 10 designs.
Current design is 'ireg_border'.
ireg_border wreg sobol8 mul_border acc pe_border ireg_inner mul_inner pe_inner array_eyeriss
set current_design array_eyeriss
array_eyeriss
link

  Linking design 'array_eyeriss'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_eyeriss               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (9 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_eyeriss' with
	the parameters "IWIDTH=8,OWIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH8_OWIDTH16 line 96 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH8_OWIDTH16)
Information: Building the design 'pe_inner' instantiated from design 'array_eyeriss' with
	the parameters "IWIDTH=8,OWIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH8_OWIDTH16 line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH8_OWIDTH16)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border_WIDTH8 line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH8)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH8 line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH8)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)
Presto compilation completed successfully. (mul_border_WIDTH8)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH16 line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH16)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH8 line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_inner_WIDTH8)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[11] en_i[10] en_i[9] en_i[8] en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[11] clr_i[10] clr_i[9] clr_i[8] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[11] mac_done[10] mac_done[9] mac_done[8] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[13] en_w[12] en_w[11] en_w[10] en_w[9] en_w[8] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[13] clr_w[12] clr_w[11] clr_w[10] clr_w[9] clr_w[8] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[13] en_o[12] en_o[11] en_o[10] en_o[9] en_o[8] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[13] clr_o[12] clr_o[11] clr_o[10] clr_o[9] clr_o[8] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[11][7] ifm[11][6] ifm[11][5] ifm[11][4] ifm[11][3] ifm[11][2] ifm[11][1] ...}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[11] en_i[10] en_i[9] en_i[8] en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[11] clr_i[10] clr_i[9] clr_i[8] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[11] mac_done[10] mac_done[9] mac_done[8] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[13] en_w[12] en_w[11] en_w[10] en_w[9] en_w[8] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[13] clr_w[12] clr_w[11] clr_w[10] clr_w[9] clr_w[8] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[13] en_o[12] en_o[11] en_o[10] en_o[9] en_o[8] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[13] clr_o[12] clr_o[11] clr_o[10] clr_o[9] clr_o[8] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[11][7] ifm[11][6] ifm[11][5] ifm[11][4] ifm[11][3] ifm[11][2] ifm[11][1] ifm[11][0] ...}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_eyeriss'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 808 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_eyeriss has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH16_0'
  Processing 'mul_inner_WIDTH8_0'
  Processing 'wreg_WIDTH8_0'
  Processing 'ireg_inner_0'
  Processing 'pe_inner_IWIDTH8_OWIDTH16_0'
  Processing 'sobol8_0'
  Processing 'mul_border_WIDTH8_0'
  Processing 'ireg_border_WIDTH8_0'
  Processing 'pe_border_IWIDTH8_OWIDTH16_0'
  Processing 'array_eyeriss'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH16_1_DW01_add_0'
  Processing 'mul_inner_WIDTH8_1_DW01_cmp2_0'
  Processing 'acc_WIDTH16_2_DW01_add_0_DW01_add_1'
  Processing 'mul_inner_WIDTH8_2_DW01_cmp2_0_DW01_cmp2_1'
  Processing 'acc_WIDTH16_3_DW01_add_0_DW01_add_2'
  Processing 'mul_inner_WIDTH8_3_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'acc_WIDTH16_4_DW01_add_0_DW01_add_3'
  Processing 'mul_inner_WIDTH8_4_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'acc_WIDTH16_5_DW01_add_0_DW01_add_4'
  Processing 'mul_inner_WIDTH8_5_DW01_cmp2_0_DW01_cmp2_4'
  Processing 'acc_WIDTH16_6_DW01_add_0_DW01_add_5'
  Processing 'mul_inner_WIDTH8_6_DW01_cmp2_0_DW01_cmp2_5'
  Processing 'acc_WIDTH16_7_DW01_add_0_DW01_add_6'
  Processing 'mul_inner_WIDTH8_7_DW01_cmp2_0_DW01_cmp2_6'
  Processing 'acc_WIDTH16_8_DW01_add_0_DW01_add_7'
  Processing 'mul_inner_WIDTH8_8_DW01_cmp2_0_DW01_cmp2_7'
  Processing 'acc_WIDTH16_9_DW01_add_0_DW01_add_8'
  Processing 'mul_inner_WIDTH8_9_DW01_cmp2_0_DW01_cmp2_8'
  Processing 'acc_WIDTH16_10_DW01_add_0_DW01_add_9'
  Processing 'mul_inner_WIDTH8_10_DW01_cmp2_0_DW01_cmp2_9'
  Processing 'acc_WIDTH16_11_DW01_add_0_DW01_add_10'
  Processing 'mul_inner_WIDTH8_11_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'acc_WIDTH16_12_DW01_add_0_DW01_add_11'
  Processing 'mul_inner_WIDTH8_12_DW01_cmp2_0_DW01_cmp2_11'
  Processing 'acc_WIDTH16_13_DW01_add_0_DW01_add_12'
  Processing 'mul_inner_WIDTH8_13_DW01_cmp2_0_DW01_cmp2_12'
  Processing 'acc_WIDTH16_14_DW01_add_0_DW01_add_13'
  Processing 'mul_border_WIDTH8_1_DW01_cmp2_0_DW01_cmp2_13'
  Processing 'mul_border_WIDTH8_1_DW01_cmp2_1_DW01_cmp2_14'
  Processing 'sobol8_1_DW01_add_0_DW01_add_14'
  Processing 'sobol8_2_DW01_add_0_DW01_add_15'
  Processing 'ireg_border_WIDTH8_1_DW01_sub_0'
  Processing 'acc_WIDTH16_15_DW01_add_0_DW01_add_16'
  Processing 'mul_inner_WIDTH8_14_DW01_cmp2_0_DW01_cmp2_15'
  Processing 'acc_WIDTH16_16_DW01_add_0_DW01_add_17'
  Processing 'mul_inner_WIDTH8_15_DW01_cmp2_0_DW01_cmp2_16'
  Processing 'acc_WIDTH16_17_DW01_add_0_DW01_add_18'
  Processing 'mul_inner_WIDTH8_16_DW01_cmp2_0_DW01_cmp2_17'
  Processing 'acc_WIDTH16_18_DW01_add_0_DW01_add_19'
  Processing 'mul_inner_WIDTH8_17_DW01_cmp2_0_DW01_cmp2_18'
  Processing 'acc_WIDTH16_19_DW01_add_0_DW01_add_20'
  Processing 'mul_inner_WIDTH8_18_DW01_cmp2_0_DW01_cmp2_19'
  Processing 'acc_WIDTH16_20_DW01_add_0_DW01_add_21'
  Processing 'mul_inner_WIDTH8_19_DW01_cmp2_0_DW01_cmp2_20'
  Processing 'acc_WIDTH16_21_DW01_add_0_DW01_add_22'
  Processing 'mul_inner_WIDTH8_20_DW01_cmp2_0_DW01_cmp2_21'
  Processing 'acc_WIDTH16_22_DW01_add_0_DW01_add_23'
  Processing 'mul_inner_WIDTH8_21_DW01_cmp2_0_DW01_cmp2_22'
  Processing 'acc_WIDTH16_23_DW01_add_0_DW01_add_24'
  Processing 'mul_inner_WIDTH8_22_DW01_cmp2_0_DW01_cmp2_23'
  Processing 'acc_WIDTH16_24_DW01_add_0_DW01_add_25'
  Processing 'mul_inner_WIDTH8_23_DW01_cmp2_0_DW01_cmp2_24'
  Processing 'acc_WIDTH16_25_DW01_add_0_DW01_add_26'
  Processing 'mul_inner_WIDTH8_24_DW01_cmp2_0_DW01_cmp2_25'
  Processing 'acc_WIDTH16_26_DW01_add_0_DW01_add_27'
  Processing 'mul_inner_WIDTH8_25_DW01_cmp2_0_DW01_cmp2_26'
  Processing 'acc_WIDTH16_27_DW01_add_0_DW01_add_28'
  Processing 'mul_inner_WIDTH8_26_DW01_cmp2_0_DW01_cmp2_27'
  Processing 'acc_WIDTH16_28_DW01_add_0_DW01_add_29'
  Processing 'mul_border_WIDTH8_2_DW01_cmp2_0_DW01_cmp2_28'
  Processing 'mul_border_WIDTH8_2_DW01_cmp2_1_DW01_cmp2_29'
  Processing 'sobol8_3_DW01_add_0_DW01_add_30'
  Processing 'sobol8_4_DW01_add_0_DW01_add_31'
  Processing 'ireg_border_WIDTH8_2_DW01_sub_0_DW01_sub_1'
  Processing 'acc_WIDTH16_29_DW01_add_0_DW01_add_32'
  Processing 'mul_inner_WIDTH8_27_DW01_cmp2_0_DW01_cmp2_30'
  Processing 'acc_WIDTH16_30_DW01_add_0_DW01_add_33'
  Processing 'mul_inner_WIDTH8_28_DW01_cmp2_0_DW01_cmp2_31'
  Processing 'acc_WIDTH16_31_DW01_add_0_DW01_add_34'
  Processing 'mul_inner_WIDTH8_29_DW01_cmp2_0_DW01_cmp2_32'
  Processing 'acc_WIDTH16_32_DW01_add_0_DW01_add_35'
  Processing 'mul_inner_WIDTH8_30_DW01_cmp2_0_DW01_cmp2_33'
  Processing 'acc_WIDTH16_33_DW01_add_0_DW01_add_36'
  Processing 'mul_inner_WIDTH8_31_DW01_cmp2_0_DW01_cmp2_34'
  Processing 'acc_WIDTH16_34_DW01_add_0_DW01_add_37'
  Processing 'mul_inner_WIDTH8_32_DW01_cmp2_0_DW01_cmp2_35'
  Processing 'acc_WIDTH16_35_DW01_add_0_DW01_add_38'
  Processing 'mul_inner_WIDTH8_33_DW01_cmp2_0_DW01_cmp2_36'
  Processing 'acc_WIDTH16_36_DW01_add_0_DW01_add_39'
  Processing 'mul_inner_WIDTH8_34_DW01_cmp2_0_DW01_cmp2_37'
  Processing 'acc_WIDTH16_37_DW01_add_0_DW01_add_40'
  Processing 'mul_inner_WIDTH8_35_DW01_cmp2_0_DW01_cmp2_38'
  Processing 'acc_WIDTH16_38_DW01_add_0_DW01_add_41'
  Processing 'mul_inner_WIDTH8_36_DW01_cmp2_0_DW01_cmp2_39'
  Processing 'acc_WIDTH16_39_DW01_add_0_DW01_add_42'
  Processing 'mul_inner_WIDTH8_37_DW01_cmp2_0_DW01_cmp2_40'
  Processing 'acc_WIDTH16_40_DW01_add_0_DW01_add_43'
  Processing 'mul_inner_WIDTH8_38_DW01_cmp2_0_DW01_cmp2_41'
  Processing 'acc_WIDTH16_41_DW01_add_0_DW01_add_44'
  Processing 'mul_inner_WIDTH8_39_DW01_cmp2_0_DW01_cmp2_42'
  Processing 'acc_WIDTH16_42_DW01_add_0_DW01_add_45'
  Processing 'mul_border_WIDTH8_3_DW01_cmp2_0_DW01_cmp2_43'
  Processing 'mul_border_WIDTH8_3_DW01_cmp2_1_DW01_cmp2_44'
  Processing 'sobol8_5_DW01_add_0_DW01_add_46'
  Processing 'sobol8_6_DW01_add_0_DW01_add_47'
  Processing 'ireg_border_WIDTH8_3_DW01_sub_0_DW01_sub_2'
  Processing 'acc_WIDTH16_43_DW01_add_0_DW01_add_48'
  Processing 'mul_inner_WIDTH8_40_DW01_cmp2_0_DW01_cmp2_45'
  Processing 'acc_WIDTH16_44_DW01_add_0_DW01_add_49'
  Processing 'mul_inner_WIDTH8_41_DW01_cmp2_0_DW01_cmp2_46'
  Processing 'acc_WIDTH16_45_DW01_add_0_DW01_add_50'
  Processing 'mul_inner_WIDTH8_42_DW01_cmp2_0_DW01_cmp2_47'
  Processing 'acc_WIDTH16_46_DW01_add_0_DW01_add_51'
  Processing 'mul_inner_WIDTH8_43_DW01_cmp2_0_DW01_cmp2_48'
  Processing 'acc_WIDTH16_47_DW01_add_0_DW01_add_52'
  Processing 'mul_inner_WIDTH8_44_DW01_cmp2_0_DW01_cmp2_49'
  Processing 'acc_WIDTH16_48_DW01_add_0_DW01_add_53'
  Processing 'mul_inner_WIDTH8_45_DW01_cmp2_0_DW01_cmp2_50'
  Processing 'acc_WIDTH16_49_DW01_add_0_DW01_add_54'
  Processing 'mul_inner_WIDTH8_46_DW01_cmp2_0_DW01_cmp2_51'
  Processing 'acc_WIDTH16_50_DW01_add_0_DW01_add_55'
  Processing 'mul_inner_WIDTH8_47_DW01_cmp2_0_DW01_cmp2_52'
  Processing 'acc_WIDTH16_51_DW01_add_0_DW01_add_56'
  Processing 'mul_inner_WIDTH8_48_DW01_cmp2_0_DW01_cmp2_53'
  Processing 'acc_WIDTH16_52_DW01_add_0_DW01_add_57'
  Processing 'mul_inner_WIDTH8_49_DW01_cmp2_0_DW01_cmp2_54'
  Processing 'acc_WIDTH16_53_DW01_add_0_DW01_add_58'
  Processing 'mul_inner_WIDTH8_50_DW01_cmp2_0_DW01_cmp2_55'
  Processing 'acc_WIDTH16_54_DW01_add_0_DW01_add_59'
  Processing 'mul_inner_WIDTH8_51_DW01_cmp2_0_DW01_cmp2_56'
  Processing 'acc_WIDTH16_55_DW01_add_0_DW01_add_60'
  Processing 'mul_inner_WIDTH8_52_DW01_cmp2_0_DW01_cmp2_57'
  Processing 'acc_WIDTH16_56_DW01_add_0_DW01_add_61'
  Processing 'mul_border_WIDTH8_4_DW01_cmp2_0_DW01_cmp2_58'
  Processing 'mul_border_WIDTH8_4_DW01_cmp2_1_DW01_cmp2_59'
  Processing 'sobol8_7_DW01_add_0_DW01_add_62'
  Processing 'sobol8_8_DW01_add_0_DW01_add_63'
  Processing 'ireg_border_WIDTH8_4_DW01_sub_0_DW01_sub_3'
  Processing 'acc_WIDTH16_57_DW01_add_0_DW01_add_64'
  Processing 'mul_inner_WIDTH8_53_DW01_cmp2_0_DW01_cmp2_60'
  Processing 'acc_WIDTH16_58_DW01_add_0_DW01_add_65'
  Processing 'mul_inner_WIDTH8_54_DW01_cmp2_0_DW01_cmp2_61'
  Processing 'acc_WIDTH16_59_DW01_add_0_DW01_add_66'
  Processing 'mul_inner_WIDTH8_55_DW01_cmp2_0_DW01_cmp2_62'
  Processing 'acc_WIDTH16_60_DW01_add_0_DW01_add_67'
  Processing 'mul_inner_WIDTH8_56_DW01_cmp2_0_DW01_cmp2_63'
  Processing 'acc_WIDTH16_61_DW01_add_0_DW01_add_68'
  Processing 'mul_inner_WIDTH8_57_DW01_cmp2_0_DW01_cmp2_64'
  Processing 'acc_WIDTH16_62_DW01_add_0_DW01_add_69'
  Processing 'mul_inner_WIDTH8_58_DW01_cmp2_0_DW01_cmp2_65'
  Processing 'acc_WIDTH16_63_DW01_add_0_DW01_add_70'
  Processing 'mul_inner_WIDTH8_59_DW01_cmp2_0_DW01_cmp2_66'
  Processing 'acc_WIDTH16_64_DW01_add_0_DW01_add_71'
  Processing 'mul_inner_WIDTH8_60_DW01_cmp2_0_DW01_cmp2_67'
  Processing 'acc_WIDTH16_65_DW01_add_0_DW01_add_72'
  Processing 'mul_inner_WIDTH8_61_DW01_cmp2_0_DW01_cmp2_68'
  Processing 'acc_WIDTH16_66_DW01_add_0_DW01_add_73'
  Processing 'mul_inner_WIDTH8_62_DW01_cmp2_0_DW01_cmp2_69'
  Processing 'acc_WIDTH16_67_DW01_add_0_DW01_add_74'
  Processing 'mul_inner_WIDTH8_63_DW01_cmp2_0_DW01_cmp2_70'
  Processing 'acc_WIDTH16_68_DW01_add_0_DW01_add_75'
  Processing 'mul_inner_WIDTH8_64_DW01_cmp2_0_DW01_cmp2_71'
  Processing 'acc_WIDTH16_69_DW01_add_0_DW01_add_76'
  Processing 'mul_inner_WIDTH8_65_DW01_cmp2_0_DW01_cmp2_72'
  Processing 'acc_WIDTH16_70_DW01_add_0_DW01_add_77'
  Processing 'mul_border_WIDTH8_5_DW01_cmp2_0_DW01_cmp2_73'
  Processing 'mul_border_WIDTH8_5_DW01_cmp2_1_DW01_cmp2_74'
  Processing 'sobol8_9_DW01_add_0_DW01_add_78'
  Processing 'sobol8_10_DW01_add_0_DW01_add_79'
  Processing 'ireg_border_WIDTH8_5_DW01_sub_0_DW01_sub_4'
  Processing 'acc_WIDTH16_71_DW01_add_0_DW01_add_80'
  Processing 'mul_inner_WIDTH8_66_DW01_cmp2_0_DW01_cmp2_75'
  Processing 'acc_WIDTH16_72_DW01_add_0_DW01_add_81'
  Processing 'mul_inner_WIDTH8_67_DW01_cmp2_0_DW01_cmp2_76'
  Processing 'acc_WIDTH16_73_DW01_add_0_DW01_add_82'
  Processing 'mul_inner_WIDTH8_68_DW01_cmp2_0_DW01_cmp2_77'
  Processing 'acc_WIDTH16_74_DW01_add_0_DW01_add_83'
  Processing 'mul_inner_WIDTH8_69_DW01_cmp2_0_DW01_cmp2_78'
  Processing 'acc_WIDTH16_75_DW01_add_0_DW01_add_84'
  Processing 'mul_inner_WIDTH8_70_DW01_cmp2_0_DW01_cmp2_79'
  Processing 'acc_WIDTH16_76_DW01_add_0_DW01_add_85'
  Processing 'mul_inner_WIDTH8_71_DW01_cmp2_0_DW01_cmp2_80'
  Processing 'acc_WIDTH16_77_DW01_add_0_DW01_add_86'
  Processing 'mul_inner_WIDTH8_72_DW01_cmp2_0_DW01_cmp2_81'
  Processing 'acc_WIDTH16_78_DW01_add_0_DW01_add_87'
  Processing 'mul_inner_WIDTH8_73_DW01_cmp2_0_DW01_cmp2_82'
  Processing 'acc_WIDTH16_79_DW01_add_0_DW01_add_88'
  Processing 'mul_inner_WIDTH8_74_DW01_cmp2_0_DW01_cmp2_83'
  Processing 'acc_WIDTH16_80_DW01_add_0_DW01_add_89'
  Processing 'mul_inner_WIDTH8_75_DW01_cmp2_0_DW01_cmp2_84'
  Processing 'acc_WIDTH16_81_DW01_add_0_DW01_add_90'
  Processing 'mul_inner_WIDTH8_76_DW01_cmp2_0_DW01_cmp2_85'
  Processing 'acc_WIDTH16_82_DW01_add_0_DW01_add_91'
  Processing 'mul_inner_WIDTH8_77_DW01_cmp2_0_DW01_cmp2_86'
  Processing 'acc_WIDTH16_83_DW01_add_0_DW01_add_92'
  Processing 'mul_inner_WIDTH8_78_DW01_cmp2_0_DW01_cmp2_87'
  Processing 'acc_WIDTH16_84_DW01_add_0_DW01_add_93'
  Processing 'mul_border_WIDTH8_6_DW01_cmp2_0_DW01_cmp2_88'
  Processing 'mul_border_WIDTH8_6_DW01_cmp2_1_DW01_cmp2_89'
  Processing 'sobol8_11_DW01_add_0_DW01_add_94'
  Processing 'sobol8_12_DW01_add_0_DW01_add_95'
  Processing 'ireg_border_WIDTH8_6_DW01_sub_0_DW01_sub_5'
  Processing 'acc_WIDTH16_85_DW01_add_0_DW01_add_96'
  Processing 'mul_inner_WIDTH8_79_DW01_cmp2_0_DW01_cmp2_90'
  Processing 'acc_WIDTH16_86_DW01_add_0_DW01_add_97'
  Processing 'mul_inner_WIDTH8_80_DW01_cmp2_0_DW01_cmp2_91'
  Processing 'acc_WIDTH16_87_DW01_add_0_DW01_add_98'
  Processing 'mul_inner_WIDTH8_81_DW01_cmp2_0_DW01_cmp2_92'
  Processing 'acc_WIDTH16_88_DW01_add_0_DW01_add_99'
  Processing 'mul_inner_WIDTH8_82_DW01_cmp2_0_DW01_cmp2_93'
  Processing 'acc_WIDTH16_89_DW01_add_0_DW01_add_100'
  Processing 'mul_inner_WIDTH8_83_DW01_cmp2_0_DW01_cmp2_94'
  Processing 'acc_WIDTH16_90_DW01_add_0_DW01_add_101'
  Processing 'mul_inner_WIDTH8_84_DW01_cmp2_0_DW01_cmp2_95'
  Processing 'acc_WIDTH16_91_DW01_add_0_DW01_add_102'
  Processing 'mul_inner_WIDTH8_85_DW01_cmp2_0_DW01_cmp2_96'
  Processing 'acc_WIDTH16_92_DW01_add_0_DW01_add_103'
  Processing 'mul_inner_WIDTH8_86_DW01_cmp2_0_DW01_cmp2_97'
  Processing 'acc_WIDTH16_93_DW01_add_0_DW01_add_104'
  Processing 'mul_inner_WIDTH8_87_DW01_cmp2_0_DW01_cmp2_98'
  Processing 'acc_WIDTH16_94_DW01_add_0_DW01_add_105'
  Processing 'mul_inner_WIDTH8_88_DW01_cmp2_0_DW01_cmp2_99'
  Processing 'acc_WIDTH16_95_DW01_add_0_DW01_add_106'
  Processing 'mul_inner_WIDTH8_89_DW01_cmp2_0_DW01_cmp2_100'
  Processing 'acc_WIDTH16_96_DW01_add_0_DW01_add_107'
  Processing 'mul_inner_WIDTH8_90_DW01_cmp2_0_DW01_cmp2_101'
  Processing 'acc_WIDTH16_97_DW01_add_0_DW01_add_108'
  Processing 'mul_inner_WIDTH8_91_DW01_cmp2_0_DW01_cmp2_102'
  Processing 'acc_WIDTH16_98_DW01_add_0_DW01_add_109'
  Processing 'mul_border_WIDTH8_7_DW01_cmp2_0_DW01_cmp2_103'
  Processing 'mul_border_WIDTH8_7_DW01_cmp2_1_DW01_cmp2_104'
  Processing 'sobol8_13_DW01_add_0_DW01_add_110'
  Processing 'sobol8_14_DW01_add_0_DW01_add_111'
  Processing 'ireg_border_WIDTH8_7_DW01_sub_0_DW01_sub_6'
  Processing 'acc_WIDTH16_99_DW01_add_0_DW01_add_112'
  Processing 'mul_inner_WIDTH8_92_DW01_cmp2_0_DW01_cmp2_105'
  Processing 'acc_WIDTH16_100_DW01_add_0_DW01_add_113'
  Processing 'mul_inner_WIDTH8_93_DW01_cmp2_0_DW01_cmp2_106'
  Processing 'acc_WIDTH16_101_DW01_add_0_DW01_add_114'
  Processing 'mul_inner_WIDTH8_94_DW01_cmp2_0_DW01_cmp2_107'
  Processing 'acc_WIDTH16_102_DW01_add_0_DW01_add_115'
  Processing 'mul_inner_WIDTH8_95_DW01_cmp2_0_DW01_cmp2_108'
  Processing 'acc_WIDTH16_103_DW01_add_0_DW01_add_116'
  Processing 'mul_inner_WIDTH8_96_DW01_cmp2_0_DW01_cmp2_109'
  Processing 'acc_WIDTH16_104_DW01_add_0_DW01_add_117'
  Processing 'mul_inner_WIDTH8_97_DW01_cmp2_0_DW01_cmp2_110'
  Processing 'acc_WIDTH16_105_DW01_add_0_DW01_add_118'
  Processing 'mul_inner_WIDTH8_98_DW01_cmp2_0_DW01_cmp2_111'
  Processing 'acc_WIDTH16_106_DW01_add_0_DW01_add_119'
  Processing 'mul_inner_WIDTH8_99_DW01_cmp2_0_DW01_cmp2_112'
  Processing 'acc_WIDTH16_107_DW01_add_0_DW01_add_120'
  Processing 'mul_inner_WIDTH8_100_DW01_cmp2_0_DW01_cmp2_113'
  Processing 'acc_WIDTH16_108_DW01_add_0_DW01_add_121'
  Processing 'mul_inner_WIDTH8_101_DW01_cmp2_0_DW01_cmp2_114'
  Processing 'acc_WIDTH16_109_DW01_add_0_DW01_add_122'
  Processing 'mul_inner_WIDTH8_102_DW01_cmp2_0_DW01_cmp2_115'
  Processing 'acc_WIDTH16_110_DW01_add_0_DW01_add_123'
  Processing 'mul_inner_WIDTH8_103_DW01_cmp2_0_DW01_cmp2_116'
  Processing 'acc_WIDTH16_111_DW01_add_0_DW01_add_124'
  Processing 'mul_inner_WIDTH8_104_DW01_cmp2_0_DW01_cmp2_117'
  Processing 'acc_WIDTH16_112_DW01_add_0_DW01_add_125'
  Processing 'mul_border_WIDTH8_8_DW01_cmp2_0_DW01_cmp2_118'
  Processing 'mul_border_WIDTH8_8_DW01_cmp2_1_DW01_cmp2_119'
  Processing 'sobol8_15_DW01_add_0_DW01_add_126'
  Processing 'sobol8_16_DW01_add_0_DW01_add_127'
  Processing 'ireg_border_WIDTH8_8_DW01_sub_0_DW01_sub_7'
  Processing 'acc_WIDTH16_113_DW01_add_0_DW01_add_128'
  Processing 'mul_inner_WIDTH8_105_DW01_cmp2_0_DW01_cmp2_120'
  Processing 'acc_WIDTH16_114_DW01_add_0_DW01_add_129'
  Processing 'mul_inner_WIDTH8_106_DW01_cmp2_0_DW01_cmp2_121'
  Processing 'acc_WIDTH16_115_DW01_add_0_DW01_add_130'
  Processing 'mul_inner_WIDTH8_107_DW01_cmp2_0_DW01_cmp2_122'
  Processing 'acc_WIDTH16_116_DW01_add_0_DW01_add_131'
  Processing 'mul_inner_WIDTH8_108_DW01_cmp2_0_DW01_cmp2_123'
  Processing 'acc_WIDTH16_117_DW01_add_0_DW01_add_132'
  Processing 'mul_inner_WIDTH8_109_DW01_cmp2_0_DW01_cmp2_124'
  Processing 'acc_WIDTH16_118_DW01_add_0_DW01_add_133'
  Processing 'mul_inner_WIDTH8_110_DW01_cmp2_0_DW01_cmp2_125'
  Processing 'acc_WIDTH16_119_DW01_add_0_DW01_add_134'
  Processing 'mul_inner_WIDTH8_111_DW01_cmp2_0_DW01_cmp2_126'
  Processing 'acc_WIDTH16_120_DW01_add_0_DW01_add_135'
  Processing 'mul_inner_WIDTH8_112_DW01_cmp2_0_DW01_cmp2_127'
  Processing 'acc_WIDTH16_121_DW01_add_0_DW01_add_136'
  Processing 'mul_inner_WIDTH8_113_DW01_cmp2_0_DW01_cmp2_128'
  Processing 'acc_WIDTH16_122_DW01_add_0_DW01_add_137'
  Processing 'mul_inner_WIDTH8_114_DW01_cmp2_0_DW01_cmp2_129'
  Processing 'acc_WIDTH16_123_DW01_add_0_DW01_add_138'
  Processing 'mul_inner_WIDTH8_115_DW01_cmp2_0_DW01_cmp2_130'
  Processing 'acc_WIDTH16_124_DW01_add_0_DW01_add_139'
  Processing 'mul_inner_WIDTH8_116_DW01_cmp2_0_DW01_cmp2_131'
  Processing 'acc_WIDTH16_125_DW01_add_0_DW01_add_140'
  Processing 'mul_inner_WIDTH8_117_DW01_cmp2_0_DW01_cmp2_132'
  Processing 'acc_WIDTH16_126_DW01_add_0_DW01_add_141'
  Processing 'mul_border_WIDTH8_9_DW01_cmp2_0_DW01_cmp2_133'
  Processing 'mul_border_WIDTH8_9_DW01_cmp2_1_DW01_cmp2_134'
  Processing 'sobol8_17_DW01_add_0_DW01_add_142'
  Processing 'sobol8_18_DW01_add_0_DW01_add_143'
  Processing 'ireg_border_WIDTH8_9_DW01_sub_0_DW01_sub_8'
  Processing 'acc_WIDTH16_127_DW01_add_0_DW01_add_144'
  Processing 'mul_inner_WIDTH8_118_DW01_cmp2_0_DW01_cmp2_135'
  Processing 'acc_WIDTH16_128_DW01_add_0_DW01_add_145'
  Processing 'mul_inner_WIDTH8_119_DW01_cmp2_0_DW01_cmp2_136'
  Processing 'acc_WIDTH16_129_DW01_add_0_DW01_add_146'
  Processing 'mul_inner_WIDTH8_120_DW01_cmp2_0_DW01_cmp2_137'
  Processing 'acc_WIDTH16_130_DW01_add_0_DW01_add_147'
  Processing 'mul_inner_WIDTH8_121_DW01_cmp2_0_DW01_cmp2_138'
  Processing 'acc_WIDTH16_131_DW01_add_0_DW01_add_148'
  Processing 'mul_inner_WIDTH8_122_DW01_cmp2_0_DW01_cmp2_139'
  Processing 'acc_WIDTH16_132_DW01_add_0_DW01_add_149'
  Processing 'mul_inner_WIDTH8_123_DW01_cmp2_0_DW01_cmp2_140'
  Processing 'acc_WIDTH16_133_DW01_add_0_DW01_add_150'
  Processing 'mul_inner_WIDTH8_124_DW01_cmp2_0_DW01_cmp2_141'
  Processing 'acc_WIDTH16_134_DW01_add_0_DW01_add_151'
  Processing 'mul_inner_WIDTH8_125_DW01_cmp2_0_DW01_cmp2_142'
  Processing 'acc_WIDTH16_135_DW01_add_0_DW01_add_152'
  Processing 'mul_inner_WIDTH8_126_DW01_cmp2_0_DW01_cmp2_143'
  Processing 'acc_WIDTH16_136_DW01_add_0_DW01_add_153'
  Processing 'mul_inner_WIDTH8_127_DW01_cmp2_0_DW01_cmp2_144'
  Processing 'acc_WIDTH16_137_DW01_add_0_DW01_add_154'
  Processing 'mul_inner_WIDTH8_128_DW01_cmp2_0_DW01_cmp2_145'
  Processing 'acc_WIDTH16_138_DW01_add_0_DW01_add_155'
  Processing 'mul_inner_WIDTH8_129_DW01_cmp2_0_DW01_cmp2_146'
  Processing 'acc_WIDTH16_139_DW01_add_0_DW01_add_156'
  Processing 'mul_inner_WIDTH8_130_DW01_cmp2_0_DW01_cmp2_147'
  Processing 'acc_WIDTH16_140_DW01_add_0_DW01_add_157'
  Processing 'mul_border_WIDTH8_10_DW01_cmp2_0_DW01_cmp2_148'
  Processing 'mul_border_WIDTH8_10_DW01_cmp2_1_DW01_cmp2_149'
  Processing 'sobol8_19_DW01_add_0_DW01_add_158'
  Processing 'sobol8_20_DW01_add_0_DW01_add_159'
  Processing 'ireg_border_WIDTH8_10_DW01_sub_0_DW01_sub_9'
  Processing 'acc_WIDTH16_141_DW01_add_0_DW01_add_160'
  Processing 'mul_inner_WIDTH8_131_DW01_cmp2_0_DW01_cmp2_150'
  Processing 'acc_WIDTH16_142_DW01_add_0_DW01_add_161'
  Processing 'mul_inner_WIDTH8_132_DW01_cmp2_0_DW01_cmp2_151'
  Processing 'acc_WIDTH16_143_DW01_add_0_DW01_add_162'
  Processing 'mul_inner_WIDTH8_133_DW01_cmp2_0_DW01_cmp2_152'
  Processing 'acc_WIDTH16_144_DW01_add_0_DW01_add_163'
  Processing 'mul_inner_WIDTH8_134_DW01_cmp2_0_DW01_cmp2_153'
  Processing 'acc_WIDTH16_145_DW01_add_0_DW01_add_164'
  Processing 'mul_inner_WIDTH8_135_DW01_cmp2_0_DW01_cmp2_154'
  Processing 'acc_WIDTH16_146_DW01_add_0_DW01_add_165'
  Processing 'mul_inner_WIDTH8_136_DW01_cmp2_0_DW01_cmp2_155'
  Processing 'acc_WIDTH16_147_DW01_add_0_DW01_add_166'
  Processing 'mul_inner_WIDTH8_137_DW01_cmp2_0_DW01_cmp2_156'
  Processing 'acc_WIDTH16_148_DW01_add_0_DW01_add_167'
  Processing 'mul_inner_WIDTH8_138_DW01_cmp2_0_DW01_cmp2_157'
  Processing 'acc_WIDTH16_149_DW01_add_0_DW01_add_168'
  Processing 'mul_inner_WIDTH8_139_DW01_cmp2_0_DW01_cmp2_158'
  Processing 'acc_WIDTH16_150_DW01_add_0_DW01_add_169'
  Processing 'mul_inner_WIDTH8_140_DW01_cmp2_0_DW01_cmp2_159'
  Processing 'acc_WIDTH16_151_DW01_add_0_DW01_add_170'
  Processing 'mul_inner_WIDTH8_141_DW01_cmp2_0_DW01_cmp2_160'
  Processing 'acc_WIDTH16_152_DW01_add_0_DW01_add_171'
  Processing 'mul_inner_WIDTH8_142_DW01_cmp2_0_DW01_cmp2_161'
  Processing 'acc_WIDTH16_153_DW01_add_0_DW01_add_172'
  Processing 'mul_inner_WIDTH8_143_DW01_cmp2_0_DW01_cmp2_162'
  Processing 'acc_WIDTH16_154_DW01_add_0_DW01_add_173'
  Processing 'mul_border_WIDTH8_11_DW01_cmp2_0_DW01_cmp2_163'
  Processing 'mul_border_WIDTH8_11_DW01_cmp2_1_DW01_cmp2_164'
  Processing 'sobol8_21_DW01_add_0_DW01_add_174'
  Processing 'sobol8_22_DW01_add_0_DW01_add_175'
  Processing 'ireg_border_WIDTH8_11_DW01_sub_0_DW01_sub_10'
  Processing 'acc_WIDTH16_155_DW01_add_0_DW01_add_176'
  Processing 'mul_inner_WIDTH8_144_DW01_cmp2_0_DW01_cmp2_165'
  Processing 'acc_WIDTH16_156_DW01_add_0_DW01_add_177'
  Processing 'mul_inner_WIDTH8_145_DW01_cmp2_0_DW01_cmp2_166'
  Processing 'acc_WIDTH16_157_DW01_add_0_DW01_add_178'
  Processing 'mul_inner_WIDTH8_146_DW01_cmp2_0_DW01_cmp2_167'
  Processing 'acc_WIDTH16_158_DW01_add_0_DW01_add_179'
  Processing 'mul_inner_WIDTH8_147_DW01_cmp2_0_DW01_cmp2_168'
  Processing 'acc_WIDTH16_159_DW01_add_0_DW01_add_180'
  Processing 'mul_inner_WIDTH8_148_DW01_cmp2_0_DW01_cmp2_169'
  Processing 'acc_WIDTH16_160_DW01_add_0_DW01_add_181'
  Processing 'mul_inner_WIDTH8_149_DW01_cmp2_0_DW01_cmp2_170'
  Processing 'acc_WIDTH16_161_DW01_add_0_DW01_add_182'
  Processing 'mul_inner_WIDTH8_150_DW01_cmp2_0_DW01_cmp2_171'
  Processing 'acc_WIDTH16_162_DW01_add_0_DW01_add_183'
  Processing 'mul_inner_WIDTH8_151_DW01_cmp2_0_DW01_cmp2_172'
  Processing 'acc_WIDTH16_163_DW01_add_0_DW01_add_184'
  Processing 'mul_inner_WIDTH8_152_DW01_cmp2_0_DW01_cmp2_173'
  Processing 'acc_WIDTH16_164_DW01_add_0_DW01_add_185'
  Processing 'mul_inner_WIDTH8_153_DW01_cmp2_0_DW01_cmp2_174'
  Processing 'acc_WIDTH16_165_DW01_add_0_DW01_add_186'
  Processing 'mul_inner_WIDTH8_154_DW01_cmp2_0_DW01_cmp2_175'
  Processing 'acc_WIDTH16_166_DW01_add_0_DW01_add_187'
  Processing 'mul_inner_WIDTH8_155_DW01_cmp2_0_DW01_cmp2_176'
  Processing 'acc_WIDTH16_167_DW01_add_0_DW01_add_188'
  Processing 'mul_inner_WIDTH8_0_DW01_cmp2_0_DW01_cmp2_177'
  Processing 'acc_WIDTH16_0_DW01_add_0_DW01_add_189'
  Processing 'mul_border_WIDTH8_0_DW01_cmp2_0_DW01_cmp2_178'
  Processing 'mul_border_WIDTH8_0_DW01_cmp2_1_DW01_cmp2_179'
  Processing 'sobol8_23_DW01_add_0_DW01_add_190'
  Processing 'sobol8_0_DW01_add_0_DW01_add_191'
  Processing 'ireg_border_WIDTH8_0_DW01_sub_0_DW01_sub_11'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:41  106636.8      0.78     505.2       5.1                          
    0:00:43  106182.1      0.82     444.6       5.1                          
    0:00:44  106164.8      0.82     443.2       5.1                          
    0:00:44  106103.9      0.82     433.6       5.1                          
    0:00:44  106103.9      0.82     433.6       5.1                          
    0:00:45  106104.1      0.79     433.3       5.1                          
    0:00:45  106104.1      0.79     433.3       5.1                          
    0:00:49   98640.4      0.78     417.9       0.0                          
    0:00:51   98647.5      0.78     414.9       0.0                          
    0:00:51   98661.2      0.78     411.7       0.0                          
    0:00:51   98675.0      0.78     408.5       0.0                          
    0:00:52   98688.7      0.76     405.5       0.0                          
    0:00:52   98708.5      0.75     402.7       0.0                          
    0:00:52   98725.5      0.75     401.5       0.0                          
    0:00:52   98725.5      0.75     401.5       0.0                          
    0:00:52   98725.5      0.75     401.5       0.0                          
    0:00:52   98725.5      0.75     401.5       0.0                          
    0:00:52   98725.5      0.75     401.5       0.0                          
    0:00:52   98725.5      0.75     401.5       0.0                          
    0:00:52   98725.5      0.75     401.5       0.0                          
    0:00:53   98798.2      0.71     399.6       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:53   98895.1      0.68     397.2       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:53   99003.8      0.67     394.7       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   98997.7      0.67     393.7       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   98991.6      0.67     392.7       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   98985.5      0.67     391.7       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   98979.4      0.67     390.7       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:53   98973.3      0.67     389.7       0.0 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   98967.2      0.67     388.7       0.0 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   98961.1      0.67     387.7       0.0 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   98955.0      0.67     386.7       0.0 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   98989.9      0.66     385.6       0.0 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   99058.5      0.66     383.6       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   99127.1      0.66     381.7       0.0 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   99171.3      0.66     380.8       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:54   99173.9      0.66     380.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:54   99173.9      0.66     380.7       0.0                          
    0:00:54   99181.7      0.66     380.6       0.0 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   99189.4      0.66     380.3       0.0 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:54   99206.1      0.66     379.9       0.0 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   99218.1      0.66     379.4       0.0 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   99236.6      0.65     378.9       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:55   99249.6      0.65     378.4       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   99250.9      0.65     378.1       0.0 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   99252.1      0.65     377.8       0.0 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   99268.4      0.65     377.7      11.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:55   99316.9      0.65     377.4      11.2 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   99369.5      0.64     376.1      11.2 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   99383.5      0.64     375.3      11.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:55   99395.7      0.64     374.9      11.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:55   99402.1      0.63     374.6      11.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:55   99451.9      0.63     374.5      11.2 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   99455.2      0.63     374.4      11.2 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   99465.1      0.63     374.4      11.2 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   99471.7      0.63     374.3      11.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:56   99502.5      0.63     374.2      11.2 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   99562.9      0.63     374.1      11.2 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   99583.5      0.63     374.1      11.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:56   99584.0      0.63     373.8      11.2 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   99591.2      0.63     373.7      11.2 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   99598.3      0.63     373.5      11.2 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   99609.2      0.63     373.3      11.2 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   99638.4      0.63     373.0      11.2 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   99651.9      0.63     372.8      11.2 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   99660.3      0.62     372.2      11.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:56   99668.7      0.62     372.0      11.2 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:56   99668.7      0.62     371.9      11.2 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99668.7      0.62     371.8      11.2 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99668.7      0.62     371.7      11.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99668.7      0.62     371.6      11.2 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99668.7      0.62     371.5      11.2 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99668.7      0.62     371.4      11.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99668.7      0.62     371.3      11.2 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99668.7      0.62     371.3      11.2 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99681.1      0.62     370.9      11.2 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99698.4      0.62     370.6      11.2 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99721.8      0.62     370.5      11.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99732.0      0.62     370.4      11.2 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99734.0      0.62     370.1      11.2 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99746.2      0.62     369.7      11.2 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   99758.4      0.62     369.3      11.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99770.6      0.62     368.9      11.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99782.8      0.62     368.6      11.2 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99795.0      0.62     368.2      11.2 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99807.2      0.62     367.8      11.2 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99819.4      0.62     367.5      11.2 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99831.6      0.62     367.1      11.2 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99843.8      0.62     366.7      11.2 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99856.0      0.62     366.3      11.2 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99887.5      0.62     365.1      11.2 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99895.4      0.62     364.6      11.2 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:58   99901.5      0.62     363.7      11.2 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99910.1      0.61     363.3       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99910.1      0.61     363.2       0.0 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99923.8      0.61     361.9       0.0 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:58   99942.6      0.61     361.3       0.0 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   99959.4      0.61     360.3       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   99974.2      0.61     359.6       0.0 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59   99987.6      0.61     358.4       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59  100000.1      0.61     358.1       0.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59  100018.9      0.61     357.5       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59  100045.3      0.61     356.9       0.0 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59  100055.2      0.61     356.8       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59  100065.1      0.61     356.7       0.0 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59  100077.6      0.60     356.0       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59  100101.7      0.60     354.7       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59  100120.3      0.60     354.4       0.0 genblk3[6].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59  100138.8      0.60     354.2       0.0 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:59  100148.5      0.60     354.0       0.0 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100216.1      0.60     350.3       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100250.9      0.60     348.0       0.0 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100276.1      0.60     347.9       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100288.5      0.60     347.4       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100292.6      0.60     347.2       0.0 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100297.9      0.60     346.9       0.0 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100297.9      0.60     346.9       0.0 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100302.0      0.59     346.5       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100322.1      0.59     345.6       0.0 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100330.7      0.59     345.1       0.0 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100340.9      0.59     344.5       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100359.4      0.59     344.5       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:00  100359.4      0.59     344.1       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:00  100359.4      0.59     344.0       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     343.8       0.0 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     343.6       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     343.4       0.0 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     343.3       0.0 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     343.1       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     342.9       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     342.7       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     342.6       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     342.4       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     342.2       0.0 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     342.0       0.0 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     341.9       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     341.7       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     341.5       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     341.3       0.0 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     341.2       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     341.0       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     340.8       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:01  100359.4      0.59     340.6       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     340.5       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     340.3       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     340.1       0.0 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     339.9       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     339.8       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     339.6       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     339.4       0.0 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     339.2       0.0 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     339.1       0.0 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     338.9       0.0 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     338.7       0.0 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     338.5       0.0 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     338.4       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     338.2       0.0 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     338.0       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     337.8       0.0 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100359.4      0.59     337.7       0.0 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:02  100363.8      0.59     337.5       0.0 genblk3[11].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100367.3      0.59     337.4       0.0 genblk3[11].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100370.9      0.59     337.3       0.0 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100373.7      0.59     337.3       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:03  100386.1      0.59     337.1       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:03  100408.0      0.59     336.9       0.0 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100418.1      0.59     336.7       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100428.8      0.59     336.5       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100439.5      0.59     336.3       0.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100450.2      0.59     336.1       0.0 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100460.8      0.59     335.9       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100471.5      0.59     335.7       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100482.2      0.59     335.5       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100492.9      0.59     335.3       0.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100503.5      0.59     335.1       0.0 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:03  100514.2      0.59     334.9       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04  100524.9      0.59     334.7       0.0 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04  100535.6      0.59     334.5       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04  100554.6      0.58     334.3       0.0 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04  100556.9      0.58     334.0       0.0 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04  100566.6      0.58     333.9       0.0 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04  100576.0      0.58     333.9       0.0 genblk3[11].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04  100583.3      0.58     333.5       0.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04  100657.3      0.58     333.4       0.0 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04  100653.5      0.58     333.2       0.0 genblk3[6].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04  100657.0      0.58     333.1       0.0 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04  100679.7      0.58     333.0       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:04  100693.1      0.58     332.1       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:04  100723.6      0.58     332.2       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:04  100744.7      0.58     331.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:05  100751.3      0.58     330.8       0.0 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05  100758.2      0.58     330.6       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:05  100762.3      0.58     330.5       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:05  100798.1      0.58     329.7       0.0 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05  100797.3      0.58     329.5       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05  100795.8      0.58     329.5       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05  100794.3      0.58     329.4       0.0 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05  100792.7      0.58     329.4       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05  100791.2      0.58     329.3       0.0 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05  100789.7      0.58     329.3       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05  100788.2      0.58     329.2       0.0 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:05  100786.6      0.58     329.2       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06  100785.1      0.58     329.1       0.0 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06  100783.6      0.58     329.1       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06  100782.1      0.58     329.0       0.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06  100780.6      0.58     329.0       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06  100779.0      0.58     328.9       0.0 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06  100777.5      0.58     328.9       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06  100776.0      0.58     328.8       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06  100774.5      0.58     328.8       0.0 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06  100772.9      0.58     328.7       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06  100772.7      0.57     328.7       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:06  100782.3      0.57     328.5       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:06  100790.2      0.57     328.2       0.0 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100821.5      0.57     328.1       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100842.8      0.57     327.8       0.0 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100847.9      0.57     327.7       0.0 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100849.9      0.57     327.2       0.0 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100859.6      0.57     327.0       0.0 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100860.9      0.57     326.8       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100870.5      0.57     326.7       0.0 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100880.2      0.57     326.6       0.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100889.8      0.57     326.6       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100891.1      0.57     326.3       0.0 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100892.4      0.57     326.1       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100893.6      0.57     325.9       0.0 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:07  100894.9      0.57     325.7       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100896.2      0.57     325.5       0.0 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100905.8      0.57     325.4       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100907.1      0.57     325.2       0.0 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100916.8      0.57     325.2       0.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100918.0      0.57     325.0       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100919.3      0.57     324.7       0.0 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100920.6      0.57     324.5       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100921.9      0.57     324.3       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100923.1      0.57     324.1       0.0 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100924.4      0.57     323.9       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100949.3      0.57     323.8       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:08  100959.0      0.57     323.7       0.0 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100964.8      0.57     323.7       0.0 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:08  100977.0      0.57     322.6       0.0 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09  100983.1      0.57     322.1       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09  100987.7      0.57     321.9       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09  100994.8      0.57     321.7       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09  101001.9      0.57     321.6       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09  101009.0      0.57     321.5       0.0 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09  101016.1      0.57     321.3       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09  101023.3      0.57     321.2       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09  101030.4      0.57     321.0       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09  101037.5      0.57     320.9       0.0 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09  101044.6      0.57     320.8       0.0 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:09  101051.7      0.57     320.6       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  101058.8      0.57     320.5       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  101066.0      0.57     320.4       0.0 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  101073.1      0.57     320.2       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  101080.2      0.57     320.1       0.0 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  101087.3      0.57     319.9       0.0 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  101094.4      0.57     319.8       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  101101.5      0.57     319.7       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  101108.6      0.57     319.5       0.0 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  101115.8      0.57     319.4       0.0 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  101125.2      0.57     319.1       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10  101127.7      0.57     319.0       0.0 genblk3[11].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  101131.5      0.57     318.9       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  101133.6      0.56     318.8       0.0 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101133.6      0.56     318.8       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101137.1      0.56     318.7       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101140.7      0.56     318.6       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101144.2      0.56     318.6       0.0 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101147.8      0.56     318.5       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101151.3      0.56     318.4       0.0 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101154.9      0.56     318.4       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101158.5      0.56     318.3       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101162.0      0.56     318.3       0.0 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101165.6      0.56     318.2       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101169.1      0.56     318.1       0.0 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101173.2      0.56     318.0       0.0 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101179.8      0.56     317.9       0.0 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101193.5      0.56     317.8       0.0 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101205.7      0.56     317.7       0.0 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  101223.8      0.56     317.5       0.0 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  101252.2      0.56     317.3       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  101280.7      0.56     317.1       0.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  101316.5      0.56     316.9       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  101353.6      0.56     316.7       0.0 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  101380.3      0.56     316.1       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  101403.7      0.56     316.4       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:12  101443.4      0.56     316.3       0.0 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  101478.9      0.56     315.4       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:12  101496.5      0.56     315.3       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  101500.5      0.56     315.2       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  101506.6      0.56     314.9       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  101501.6      0.56     314.8       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  101496.5      0.56     314.7       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  101491.4      0.56     314.6       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  101486.3      0.56     314.6       0.0 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  101481.2      0.56     314.5       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  101476.1      0.56     314.4       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  101471.1      0.56     314.3       0.0 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  101466.0      0.56     314.2       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  101460.9      0.56     314.1       0.0 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  101473.3      0.56     313.0       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[12]/D
    0:01:13  101475.9      0.55     312.7       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  101479.4      0.55     312.6       0.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  101501.8      0.55     312.5       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  101517.1      0.55     312.5       0.0 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  101532.3      0.55     312.3       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  101535.1      0.55     312.0       0.0 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  101531.8      0.55     311.7       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  101575.5      0.55     311.7       0.0 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  101608.3      0.55     311.7       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  101671.3      0.55     311.6       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  101715.0      0.55     311.7       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  101758.8      0.55     311.7       0.0 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  101824.3      0.55     311.7       0.0 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  101889.9      0.55     311.8       0.0 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  101908.4      0.55     311.7       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  101935.6      0.55     311.4       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  101989.0      0.55     311.5       0.0 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  102018.2      0.55     311.5       0.0 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  102018.2      0.55     311.5       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  102035.8      0.55     311.3       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  102070.8      0.55     311.1       0.0 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  102103.9      0.55     309.8       0.0 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  102120.4      0.55     309.4       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  102137.7      0.55     309.3       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  102157.5      0.55     309.2       0.0 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  102155.0      0.55     308.8       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102177.8      0.55     308.5       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102189.3      0.55     308.2       0.0 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102200.7      0.55     307.8       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102212.1      0.55     307.5       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102223.6      0.55     307.1       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102229.2      0.55     306.7       0.0 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102226.1      0.55     306.0       0.0 genblk3[11].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102226.6      0.54     305.8       0.0 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102229.7      0.54     305.6       0.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102241.4      0.54     305.6       0.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102249.0      0.54     305.5       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102256.6      0.54     305.4       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102268.1      0.54     305.4       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102279.5      0.54     305.3       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102290.9      0.54     305.2       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:16  102302.4      0.54     305.1       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102313.8      0.54     305.0       0.0 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102325.2      0.54     304.9       0.0 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102336.7      0.54     304.8       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102347.9      0.54     304.8       0.0 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102364.4      0.54     304.6       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102380.4      0.54     304.3       0.0 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102393.1      0.54     303.9       0.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102406.6      0.54     303.6       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102446.7      0.54     303.5       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102447.0      0.54     303.1       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102471.1      0.54     302.7       0.0 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102504.2      0.54     302.4       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102509.7      0.54     301.9       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:17  102523.5      0.53     301.5       0.0 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102523.5      0.53     301.4       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102523.5      0.53     301.3       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:17  102523.5      0.53     301.2       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102536.9      0.53     300.9       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102544.6      0.53     300.5       0.0 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102618.8      0.53     300.0       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102683.6      0.53     299.4       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102707.5      0.53     299.2       0.0 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102729.8      0.53     298.9       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102749.4      0.53     298.6       0.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102759.1      0.53     298.6       0.0 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102768.7      0.53     298.5       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102778.4      0.53     298.5       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102788.0      0.53     298.4       0.0 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102797.7      0.53     298.4       0.0 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102807.3      0.53     298.3       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102817.0      0.53     298.2       0.0 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102826.7      0.53     298.2       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:18  102832.3      0.53     298.0       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102835.8      0.53     297.9       0.0 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102845.5      0.53     297.9       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102864.8      0.53     297.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102884.1      0.53     297.3       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102903.4      0.53     296.9       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102922.7      0.53     296.6       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102932.4      0.53     296.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102942.0      0.53     296.3       0.0 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102955.5      0.53     296.3       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102969.0      0.53     296.2       0.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102974.8      0.53     296.1       0.0 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102972.8      0.53     295.9       0.0 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:19  102985.2      0.53     295.9       0.0 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20  102989.8      0.53     295.8       0.0 genblk3[11].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20  102979.9      0.53     295.4       0.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20  102993.4      0.53     295.3       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20  102996.7      0.53     295.2       0.0 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20  103022.1      0.53     294.9       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20  103024.6      0.53     294.9       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20  103029.7      0.53     294.9       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20  103034.0      0.53     294.8       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20  103049.5      0.53     294.4       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20  103067.1      0.53     294.4       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20  103105.7      0.53     294.3       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:20  103130.1      0.53     293.3       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:20  103133.9      0.53     293.3       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103137.7      0.53     293.3       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103141.5      0.53     293.2       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103145.4      0.53     293.2       0.0 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103149.2      0.53     293.1       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103153.0      0.53     293.1       0.0 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103156.8      0.53     293.1       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103160.6      0.53     293.0       0.0 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103164.4      0.53     293.0       0.0 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103168.2      0.53     292.9       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103172.0      0.53     292.9       0.0 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103175.9      0.53     292.8       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103179.7      0.53     292.8       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103183.5      0.53     292.8       0.0 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103187.3      0.53     292.7       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:21  103190.9      0.53     292.6       0.0 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103194.7      0.53     292.4       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103216.8      0.53     291.4       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103222.4      0.53     291.3       0.0 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103225.9      0.53     291.3       0.0 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103232.3      0.53     291.2       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103238.6      0.53     291.1       0.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103256.4      0.53     291.0       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103266.1      0.53     291.0       0.0 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103275.7      0.52     290.9       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103283.9      0.52     290.7       0.0 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103284.6      0.52     290.7       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103291.2      0.52     290.6       0.0 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103294.3      0.52     290.5       0.0 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:22  103305.2      0.52     290.5       0.0 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103318.7      0.52     289.6       0.0 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103325.0      0.52     289.5       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103335.5      0.52     289.5       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103348.9      0.52     289.4       0.0 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103358.1      0.52     289.4       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103360.6      0.52     289.3       0.0 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103363.2      0.52     289.3       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103365.7      0.52     289.3       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103375.1      0.52     289.1       0.0 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103378.7      0.52     289.0       0.0 genblk3[6].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103378.4      0.52     289.0       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103386.3      0.52     288.9       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:23  103390.4      0.52     288.9       0.0 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103394.4      0.52     288.9       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103398.5      0.52     288.9       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103409.2      0.52     288.9       0.0 genblk3[11].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103411.7      0.52     288.7       0.0 genblk3[11].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103441.4      0.52     288.5       0.0 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103446.8      0.52     288.1       0.0 genblk3[11].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103446.8      0.52     288.1       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103446.8      0.52     288.0       0.0 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103446.8      0.52     288.0       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103446.8      0.52     288.0       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103466.1      0.52     287.9       0.0 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103473.7      0.52     287.9       0.0 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103477.5      0.52     287.8       0.0 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:24  103480.3      0.52     287.8       0.0 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103489.0      0.52     287.7       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103505.5      0.52     287.4       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103534.5      0.52     287.0       0.0 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103559.1      0.52     286.5       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103566.7      0.52     286.0       0.0 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103586.0      0.52     285.9       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103598.2      0.52     285.6       0.0 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103615.8      0.52     285.5       0.0 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103619.6      0.52     285.2       0.0 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103623.4      0.52     285.2       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103627.2      0.52     285.2       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103631.0      0.52     285.2       0.0 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:25  103634.8      0.52     285.2       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103638.7      0.52     285.2       0.0 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103642.5      0.52     285.1       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103646.3      0.52     285.1       0.0 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103650.1      0.52     285.1       0.0 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103653.9      0.52     285.1       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103657.7      0.52     285.1       0.0 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103661.5      0.52     285.1       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103665.3      0.52     285.1       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103669.2      0.52     285.1       0.0 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103673.0      0.52     285.1       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103686.2      0.52     285.1       0.0 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103699.4      0.52     285.1       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103712.6      0.52     285.0       0.0 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103725.8      0.52     285.0       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103739.0      0.52     285.0       0.0 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103752.3      0.52     285.0       0.0 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103765.5      0.52     285.0       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:26  103778.7      0.52     285.0       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103791.9      0.52     284.9       0.0 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103805.1      0.52     284.9       0.0 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103841.7      0.52     284.9       0.0 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103846.3      0.52     284.9       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103855.9      0.52     284.8       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103865.6      0.52     284.8       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103875.3      0.52     284.8       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103884.9      0.52     284.7       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103894.6      0.52     284.7       0.0 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103904.2      0.52     284.7       0.0 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103924.8      0.52     284.6       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103929.4      0.52     284.6       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103942.1      0.52     284.5       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103954.3      0.52     284.5       0.0 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103958.1      0.52     284.5       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:27  103958.1      0.52     284.4       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28  103961.7      0.52     284.3       0.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28  103987.8      0.52     284.4       0.0 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28  104024.4      0.52     284.7       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28  104061.0      0.52     284.9       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28  104097.6      0.52     285.1       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28  104123.3      0.52     285.2       0.0 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28  104135.5      0.52     285.0       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28  104174.1      0.52     284.9       0.0 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28  104218.6      0.52     284.7       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28  104257.2      0.52     283.7       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28  104295.9      0.52     283.0       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:28  104313.2      0.52     282.8       0.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104312.1      0.52     282.7       0.0 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104312.1      0.52     282.7       0.0 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104312.1      0.52     282.6       0.0 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104321.5      0.52     282.6       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104327.4      0.52     282.5       0.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104361.2      0.51     281.7       0.0 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104372.6      0.51     280.9       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104382.0      0.51     280.5       0.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104376.2      0.51     280.2       0.0 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104381.3      0.51     280.2       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104383.8      0.51     280.2       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104380.0      0.51     280.1       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104376.2      0.51     280.0       0.0 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104378.7      0.51     279.9       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:29  104378.7      0.51     279.9       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104383.0      0.51     279.9       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104386.9      0.51     279.5       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104395.7      0.51     278.7       0.0 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104405.7      0.51     278.7       0.0 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104420.1      0.51     278.6       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104433.4      0.51     278.6       0.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104465.9      0.51     278.4       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104486.5      0.51     278.2       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104527.4      0.51     277.8       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104540.4      0.51     277.7       0.0 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104544.7      0.51     277.4       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104562.2      0.51     277.0       0.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:30  104570.9      0.51     276.9       0.0 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104601.1      0.51     276.0       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104649.4      0.51     274.6       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104697.7      0.51     273.2       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104699.5      0.51     273.1       0.0 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104719.5      0.51     272.9       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104731.7      0.51     272.3       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104752.6      0.51     271.4       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:31  104754.6      0.51     271.1       0.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104777.5      0.51     271.1       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104790.7      0.51     271.1       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104803.9      0.51     271.1       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104817.1      0.51     271.1       0.0 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104830.3      0.51     271.0       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104843.6      0.51     271.0       0.0 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104856.8      0.51     271.0       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:31  104870.0      0.51     271.0       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104890.6      0.51     270.2       0.0 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104908.1      0.51     269.8       0.0 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104921.3      0.51     269.8       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104918.8      0.51     269.6       0.0 genblk3[11].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104917.5      0.51     269.6       0.0 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104918.3      0.51     269.4       0.0 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104918.8      0.51     269.3       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104927.2      0.51     269.1       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104925.1      0.51     268.9       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104908.6      0.51     268.8       0.0 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104904.5      0.51     268.2       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104894.1      0.51     268.2       0.0 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104883.2      0.51     268.2       0.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104866.7      0.51     268.1       0.0 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:32  104869.0      0.51     268.0       0.0 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104868.2      0.51     267.7       0.0 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104868.2      0.51     267.7       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104868.2      0.51     267.6       0.0 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104858.0      0.51     267.6       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104872.8      0.51     267.4       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104887.5      0.50     267.2       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104901.5      0.50     267.2       0.0 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104881.9      0.50     267.1       0.0 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104892.9      0.50     267.1       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104892.9      0.50     267.1       0.0 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104892.9      0.50     267.1       0.0 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104886.8      0.50     266.3       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104880.7      0.50     265.5       0.0 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104877.9      0.50     264.9       0.0 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104897.2      0.50     264.9       0.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:33  104907.1      0.50     264.1       0.0 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34  104903.0      0.50     263.6       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34  104899.0      0.50     263.3       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34  104900.5      0.50     263.2       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34  104905.1      0.50     263.2       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34  104909.6      0.50     263.2       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34  104914.2      0.50     263.2       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34  104914.5      0.50     263.1       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34  104914.5      0.50     262.8       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34  104914.2      0.50     262.8       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34  104920.3      0.50     262.6       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:34  104923.6      0.50     262.4       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:35  104923.6      0.50     262.4       0.0                          
    0:01:35  104837.5      0.50     262.3       0.0                          


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:35  104837.5      0.50     262.3       0.0                          
    0:01:36  104889.8      0.50     262.2       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:36  104903.3      0.50     262.2       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:36  104902.0      0.50     262.1       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:36  104910.4      0.50     262.1       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:36  104918.8      0.50     262.1       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:36  104931.0      0.50     261.9       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:36  104940.6      0.50     261.9       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:36  104950.3      0.50     261.8       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  104959.9      0.50     261.7       0.0 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  104969.6      0.50     261.7       0.0 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  104979.3      0.50     261.6       0.0 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  104979.0      0.50     261.6       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  104982.8      0.50     261.5       0.0 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  104985.4      0.50     261.5       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  104987.9      0.50     261.4       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  105010.8      0.50     261.3       0.0 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  105021.7      0.50     261.4       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  105017.9      0.50     261.3       0.0 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  105016.6      0.50     261.2       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  105015.4      0.50     261.2       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  105033.9      0.50     261.1       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:37  105047.1      0.50     261.1       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105047.4      0.50     261.0       0.0 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105049.4      0.50     260.9       0.0 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105060.3      0.50     260.8       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105071.3      0.50     260.7       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105092.4      0.50     260.6       0.0 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105105.8      0.50     260.5       0.0 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105107.9      0.50     260.3       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105110.4      0.50     260.2       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105126.2      0.50     260.0       0.0 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105128.7      0.50     259.9       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105133.3      0.50     259.7       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105134.8      0.50     259.7       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:38  105135.3      0.50     259.4       0.0 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105141.7      0.50     259.3       0.0 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105142.9      0.50     259.2       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105156.4      0.50     259.2       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105196.0      0.50     259.0       0.0 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105199.9      0.50     258.9       0.0 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105200.6      0.50     258.8       0.0 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105208.2      0.49     258.7       0.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105227.8      0.49     258.5       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105235.2      0.49     258.4       0.0 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105239.3      0.49     258.3       0.0 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105252.0      0.49     258.2       0.0 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105255.8      0.49     258.1       0.0 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:39  105259.6      0.49     258.1       0.0 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40  105264.7      0.49     258.0       0.0 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40  105266.7      0.49     257.8       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40  105269.0      0.49     257.7       0.0 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40  105272.3      0.49     257.5       0.0 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40  105273.6      0.49     257.4       0.0 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40  105279.4      0.49     257.2       0.0 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40  105301.5      0.49     257.1       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40  105305.3      0.49     257.1       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40  105316.5      0.49     256.9       0.0 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:40  105320.3      0.49     256.9       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:41  105326.2      0.49     256.9       0.0 genblk3[11].genblk1[13].U_pe_inner/U_acc/mac_done
    0:01:42  105330.0      0.49     256.8       0.0                          
    0:01:42  105324.9      0.49     256.7       0.0                          
    0:01:42  105319.8      0.49     256.7       0.0                          
    0:01:42  105314.7      0.49     256.7       0.0                          
    0:01:42  105309.7      0.49     256.6       0.0                          
    0:01:42  105304.6      0.49     256.6       0.0                          
    0:01:42  105311.2      0.49     256.5       0.0                          
    0:01:42  105323.1      0.49     256.5       0.0                          
    0:01:42  105330.7      0.49     256.4       0.0                          
    0:01:42  105325.7      0.49     256.4       0.0                          
    0:01:42  105338.6      0.49     256.4       0.0                          
    0:01:42  105344.2      0.49     256.3       0.0                          
    0:01:42  105350.6      0.49     256.1       0.0                          
    0:01:42  105354.4      0.49     256.1       0.0                          
    0:01:42  105364.5      0.49     255.9       0.0                          
    0:01:42  105377.3      0.49     255.9       0.0                          
    0:01:42  105377.3      0.49     255.9       0.0                          
    0:01:42  105379.0      0.49     255.8       0.0                          
    0:01:42  105382.8      0.49     255.8       0.0                          
    0:01:43  105402.2      0.49     255.7       0.0                          
    0:01:43  105421.5      0.49     255.7       0.0                          
    0:01:43  105440.8      0.49     255.6       0.0                          
    0:01:43  105440.8      0.49     255.6       0.0                          
    0:01:43  105440.5      0.49     255.6       0.0                          
    0:01:43  105440.0      0.49     255.5       0.0                          
    0:01:43  105439.3      0.49     255.5       0.0                          
    0:01:43  105436.7      0.49     255.3       0.0                          
    0:01:43  105434.7      0.49     255.1       0.0                          
    0:01:43  105436.0      0.49     255.1       0.0                          
    0:01:43  105450.7      0.49     255.0       0.0                          
    0:01:43  105450.2      0.49     254.9       0.0                          
    0:01:43  105463.7      0.49     254.9       0.0                          
    0:01:43  105477.1      0.49     254.8       0.0                          
    0:01:43  105477.1      0.49     254.8       0.0                          
    0:01:43  105477.1      0.49     254.8       0.0                          
    0:01:43  105477.1      0.49     254.7       0.0                          
    0:01:43  105477.1      0.49     254.7       0.0                          
    0:01:43  105472.0      0.49     253.8       0.0                          
    0:01:43  105483.5      0.49     253.6       0.0                          
    0:01:43  105485.5      0.49     253.6       0.0                          
    0:01:44  105497.7      0.49     253.4       0.0                          
    0:01:44  105508.9      0.49     253.3       0.0                          
    0:01:44  105532.0      0.49     253.2       0.0                          
    0:01:44  105541.7      0.49     253.2       0.0                          
    0:01:44  105554.9      0.49     253.2       0.0                          
    0:01:44  105574.2      0.49     253.1       0.0                          
    0:01:44  105593.8      0.49     253.0       0.0                          
    0:01:44  105598.1      0.49     252.8       0.0                          
    0:01:44  105598.1      0.49     252.7       0.0                          
    0:01:44  105592.5      0.49     252.6       0.0                          
    0:01:44  105593.0      0.49     252.5       0.0                          
    0:01:44  105586.4      0.49     252.5       0.0                          
    0:01:44  105590.2      0.49     252.4       0.0                          
    0:01:44  105602.2      0.49     252.1       0.0                          
    0:01:44  105626.8      0.49     252.1       0.0                          
    0:01:44  105631.7      0.49     252.0       0.0                          
    0:01:44  105632.9      0.49     251.8       0.0                          
    0:01:44  105635.0      0.49     251.8       0.0                          
    0:01:44  105638.8      0.49     251.8       0.0                          
    0:01:44  105648.2      0.49     251.7       0.0                          
    0:01:45  105648.2      0.49     251.6       0.0                          
    0:01:45  105661.4      0.49     251.6       0.0                          
    0:01:45  105661.4      0.49     251.6       0.0                          
    0:01:45  105676.1      0.49     251.4       0.0                          
    0:01:45  105675.1      0.49     251.3       0.0                          
    0:01:45  105678.9      0.49     251.3       0.0                          
    0:01:45  105683.0      0.49     251.3       0.0                          
    0:01:45  105682.5      0.49     251.1       0.0                          
    0:01:45  105682.5      0.49     250.9       0.0                          
    0:01:45  105718.8      0.49     250.7       0.0                          
    0:01:45  105720.9      0.49     250.7       0.0                          
    0:01:45  105730.5      0.49     250.6       0.0                          
    0:01:45  105784.4      0.49     250.5       0.0                          
    0:01:45  105857.1      0.49     250.3       0.0                          
    0:01:45  105855.8      0.49     250.1       0.0                          
    0:01:45  105869.5      0.49     249.9       0.0                          
    0:01:45  105897.0      0.49     249.5       0.0                          
    0:01:45  105906.6      0.49     249.4       0.0                          
    0:01:45  105919.3      0.49     249.4       0.0                          
    0:01:46  105938.7      0.49     249.3       0.0                          
    0:01:46  105946.3      0.49     249.2       0.0                          
    0:01:46  105963.6      0.49     249.1       0.0                          
    0:01:46  105967.6      0.49     249.0       0.0                          
    0:01:46  105971.2      0.49     248.9       0.0                          
    0:01:46  105978.0      0.49     248.9       0.0                          
    0:01:46  105986.4      0.49     248.7       0.0                          
    0:01:46  105984.4      0.49     248.6       0.0                          
    0:01:46  106013.4      0.49     248.5       0.0                          
    0:01:46  106018.5      0.49     248.5       0.0                          
    0:01:46  106021.3      0.49     248.4       0.0                          
    0:01:46  106038.5      0.49     248.3       0.0                          
    0:01:46  106038.5      0.49     248.3       0.0                          
    0:01:46  106042.3      0.49     248.2       0.0                          
    0:01:46  106039.6      0.49     248.0       0.0                          
    0:01:46  106062.9      0.49     247.8       0.0                          
    0:01:46  106069.0      0.49     247.8       0.0                          
    0:01:46  106075.1      0.49     247.8       0.0                          
    0:01:46  106081.2      0.49     247.8       0.0                          
    0:01:47  106087.3      0.49     247.8       0.0                          
    0:01:47  106093.4      0.49     247.8       0.0                          
    0:01:47  106099.5      0.49     247.7       0.0                          
    0:01:47  106095.5      0.49     247.4       0.0                          
    0:01:47  106108.7      0.49     247.3       0.0                          
    0:01:47  106102.3      0.49     247.2       0.0                          
    0:01:47  106046.9      0.49     246.6       0.0                          
    0:01:47  106045.7      0.49     246.5       0.0                          
    0:01:47  106045.4      0.49     246.5       0.0                          
    0:01:47  106062.2      0.49     246.3       0.0                          
    0:01:47  106081.5      0.49     246.3       0.0                          
    0:01:47  106100.8      0.49     246.2       0.0                          
    0:01:47  106111.5      0.49     246.0       0.0                          
    0:01:47  106110.5      0.49     245.9       0.0                          
    0:01:47  106120.1      0.49     245.8       0.0                          
    0:01:47  106124.4      0.49     245.7       0.0                          
    0:01:47  106116.3      0.49     245.4       0.0                          
    0:01:47  106116.3      0.49     245.4       0.0                          
    0:01:47  106116.3      0.49     245.4       0.0                          
    0:01:47  106116.3      0.49     245.4       0.0                          
    0:01:48  106124.4      0.49     245.3       0.0                          
    0:01:48  106131.0      0.49     245.0       0.0                          
    0:01:48  106129.0      0.49     244.8       0.0                          
    0:01:48  106124.9      0.49     244.3       0.0                          
    0:01:48  106143.5      0.49     243.9       0.0                          
    0:01:48  106156.2      0.49     243.8       0.0                          
    0:01:48  106162.3      0.49     243.8       0.0                          
    0:01:48  106168.4      0.49     243.8       0.0                          
    0:01:48  106174.5      0.49     243.8       0.0                          
    0:01:48  106187.2      0.49     243.7       0.0                          
    0:01:48  106199.9      0.49     243.7       0.0                          
    0:01:48  106222.0      0.49     243.3       0.0                          
    0:01:48  106203.7      0.49     241.7       0.0                          
    0:01:48  106195.6      0.49     240.6       0.0                          
    0:01:48  106203.7      0.49     240.4       0.0                          
    0:01:48  106167.9      0.49     239.8       0.0                          
    0:01:48  106205.0      0.49     238.6       0.0                          
    0:01:48  106214.9      0.49     238.2       0.0                          
    0:01:49  106213.9      0.49     237.9       0.0                          
    0:01:49  106216.2      0.49     237.8       0.0                          
    0:01:49  106235.2      0.49     237.7       0.0                          
    0:01:49  106238.8      0.49     237.7       0.0                          
    0:01:49  106245.2      0.49     237.2       0.0                          
    0:01:49  106242.9      0.49     237.0       0.0                          
    0:01:49  106252.0      0.49     236.8       0.0                          
    0:01:49  106250.5      0.49     236.7       0.0                          
    0:01:49  106272.1      0.49     236.3       0.0                          
    0:01:49  106289.9      0.49     235.9       0.0                          
    0:01:49  106289.4      0.49     235.9       0.0                          
    0:01:49  106288.9      0.49     235.9       0.0                          
    0:01:49  106288.4      0.49     235.9       0.0                          
    0:01:49  106291.2      0.49     235.8       0.0                          
    0:01:49  106302.3      0.49     235.2       0.0                          
    0:01:49  106300.8      0.49     235.1       0.0                          
    0:01:49  106331.1      0.49     235.0       0.0                          
    0:01:49  106344.0      0.49     234.8       0.0                          
    0:01:49  106355.5      0.49     234.2       0.0                          
    0:01:50  106345.0      0.49     232.9       0.0                          
    0:01:50  106344.5      0.49     231.7       0.0                          
    0:01:50  106371.5      0.49     231.5       0.0                          
    0:01:50  106425.3      0.49     231.1       0.0                          
    0:01:50  106452.3      0.49     230.9       0.0                          
    0:01:50  106503.6      0.49     230.6       0.0                          
    0:01:50  106522.4      0.49     230.3       0.0                          
    0:01:50  106504.4      0.49     229.7       0.0                          
    0:01:50  106521.7      0.49     229.5       0.0                          
    0:01:50  106526.0      0.49     229.1       0.0                          
    0:01:50  106525.5      0.49     228.6       0.0                          
    0:01:50  106539.2      0.49     227.8       0.0                          
    0:01:50  106537.2      0.49     227.5       0.0                          
    0:01:50  106551.4      0.49     227.0       0.0                          
    0:01:50  106562.3      0.49     226.7       0.0                          
    0:01:50  106573.5      0.49     226.2       0.0                          
    0:01:50  106576.3      0.49     226.2       0.0                          
    0:01:50  106592.3      0.49     225.5       0.0                          
    0:01:50  106623.3      0.49     225.1       0.0                          
    0:01:50  106624.1      0.49     224.9       0.0                          
    0:01:50  106666.5      0.49     224.0       0.0                          
    0:01:50  106701.1      0.49     223.5       0.0                          
    0:01:50  106727.8      0.49     223.2       0.0                          
    0:01:51  106757.3      0.49     222.6       0.0                          
    0:01:51  106800.2      0.49     222.4       0.0                          
    0:01:51  106817.0      0.49     221.9       0.0                          
    0:01:51  106829.7      0.49     221.4       0.0                          
    0:01:51  106877.5      0.49     220.6       0.0                          
    0:01:51  106920.7      0.49     220.2       0.0                          
    0:01:51  106972.0      0.49     219.8       0.0                          
    0:01:51  106971.5      0.49     219.7       0.0                          
    0:01:51  106971.2      0.49     219.4       0.0                          
    0:01:51  106986.2      0.49     219.1       0.0                          
    0:01:51  107036.3      0.49     219.0       0.0                          
    0:01:51  107086.4      0.49     219.0       0.0                          
    0:01:51  107099.8      0.49     218.9       0.0                          
    0:01:51  107121.4      0.49     218.8       0.0                          
    0:01:51  107138.5      0.49     218.7       0.0                          
    0:01:51  107151.4      0.49     218.6       0.0                          
    0:01:51  107185.2      0.49     218.3       0.0                          
    0:01:51  107225.6      0.49     218.2       0.0                          
    0:01:51  107235.6      0.49     218.1       0.0                          
    0:01:51  107260.2      0.49     218.0       0.0                          
    0:01:52  107250.3      0.49     217.8       0.0                          
    0:01:52  107272.7      0.49     217.8       0.0                          
    0:01:52  107271.6      0.49     217.7       0.0                          
    0:01:52  107271.4      0.49     217.6       0.0                          
    0:01:52  107272.7      0.49     217.5       0.0                          
    0:01:52  107275.7      0.49     217.4       0.0                          
    0:01:52  107285.9      0.49     217.3       0.0                          
    0:01:52  107316.1      0.49     217.2       0.0                          
    0:01:52  107340.0      0.49     217.2       0.0                          
    0:01:52  107386.0      0.49     217.2       0.0                          
    0:01:52  107386.5      0.49     217.1       0.0                          
    0:01:52  107407.4      0.49     217.0       0.0                          
    0:01:52  107408.9      0.49     216.8       0.0                          
    0:01:52  107429.5      0.49     216.6       0.0                          
    0:01:52  107480.8      0.49     216.7       0.0                          
    0:01:52  107479.8      0.49     216.6       0.0                          
    0:01:52  107618.5      0.49     216.7       0.0                          
    0:01:52  107734.2      0.49     216.9       0.0                          
    0:01:52  107853.4      0.49     216.9       0.0                          
    0:01:52  107884.9      0.49     216.7       0.0                          
    0:01:53  107906.5      0.49     216.7       0.0                          
    0:01:53  107927.6      0.49     216.6       0.0                          
    0:01:53  107951.7      0.49     216.2       0.0                          
    0:01:53  107965.5      0.49     216.2       0.0                          
    0:01:53  107994.7      0.49     216.1       0.0                          
    0:01:53  107995.2      0.49     216.1       0.0                          
    0:01:53  107999.5      0.49     216.1       0.0                          
    0:01:53  108023.4      0.49     215.9       0.0                          
    0:01:53  108046.8      0.49     215.8       0.0                          
    0:01:53  108069.7      0.49     215.9       0.0                          
    0:01:53  108161.1      0.49     216.0       0.0                          
    0:01:53  108253.7      0.49     216.1       0.0                          
    0:01:53  108300.7      0.49     216.0       0.0                          
    0:01:53  108311.3      0.49     216.0       0.0                          
    0:01:53  108311.3      0.49     215.9       0.0                          
    0:01:53  108332.2      0.49     215.8       0.0                          
    0:01:53  108332.7      0.49     215.7       0.0                          
    0:01:53  108332.7      0.49     215.5       0.0                          
    0:01:53  108343.4      0.49     215.3       0.0                          
    0:01:53  108343.4      0.49     215.2       0.0                          
    0:01:53  108343.4      0.49     215.0       0.0                          
    0:01:53  108343.9      0.49     214.9       0.0                          
    0:01:54  108344.4      0.49     214.8       0.0                          
    0:01:54  108344.4      0.49     214.8       0.0                          
    0:01:54  108370.1      0.49     214.7       0.0                          
    0:01:54  108370.1      0.49     214.6       0.0                          
    0:01:54  108374.6      0.49     214.4       0.0                          
    0:01:54  108378.4      0.49     214.4       0.0                          
    0:01:54  108370.3      0.49     214.3       0.0                          
    0:01:54  108370.3      0.49     214.3       0.0                          
    0:01:54  108369.8      0.49     214.2       0.0                          
    0:01:54  108359.4      0.49     214.2       0.0                          
    0:01:54  108349.7      0.49     214.1       0.0                          
    0:01:54  108349.5      0.49     214.1       0.0                          
    0:01:54  108353.3      0.49     213.9       0.0                          
    0:01:54  108353.0      0.49     213.8       0.0                          
    0:01:54  108354.0      0.49     213.7       0.0                          
    0:01:54  108354.0      0.49     213.6       0.0                          
    0:01:54  108354.0      0.49     213.5       0.0                          
    0:01:54  108354.0      0.49     213.5       0.0                          
    0:01:54  108356.8      0.49     213.4       0.0                          
    0:01:54  108356.6      0.49     213.3       0.0                          
    0:01:54  108358.1      0.49     213.2       0.0                          
    0:01:54  108358.1      0.49     213.1       0.0                          
    0:01:54  108358.1      0.49     212.9       0.0                          
    0:01:55  108359.1      0.49     212.8       0.0                          
    0:01:55  108359.1      0.49     212.8       0.0                          
    0:01:55  108359.1      0.49     212.6       0.0                          
    0:01:55  108359.1      0.49     212.5       0.0                          
    0:01:55  108357.9      0.49     212.5       0.0                          
    0:01:55  108357.3      0.49     212.4       0.0                          
    0:01:55  108368.5      0.49     212.1       0.0                          
    0:01:55  108383.0      0.49     212.0       0.0                          
    0:01:55  108382.3      0.49     211.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:55  108382.3      0.49     211.9       0.0                          
    0:01:55  108382.3      0.49     211.9       0.0                          
    0:01:56  106358.0      0.49     211.9       0.0                          
    0:01:56  105635.5      0.49     211.9       0.0                          
    0:01:56  105626.6      0.49     211.9       0.0                          
    0:01:56  105626.6      0.49     211.9       0.0                          
    0:01:56  105626.6      0.49     211.9       0.0                          
    0:01:57  105626.6      0.49     211.9       0.0                          
    0:01:57  104656.2      0.49     211.9       0.0                          
    0:01:57  104644.3      0.49     211.9       0.0                          
    0:01:57  104644.3      0.49     211.9       0.0                          
    0:01:57  104644.3      0.49     211.9       0.0                          
    0:01:57  104644.3      0.49     211.9       0.0                          
    0:01:57  104644.3      0.49     211.9       0.0                          
    0:01:57  104644.3      0.49     211.9       0.0                          
    0:01:59  104646.1      0.48     211.8       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:59  104652.4      0.48     211.7       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:59  104658.0      0.48     211.7       0.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:59  104661.8      0.48     211.7       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:59  104674.0      0.48     211.7       0.0 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:59  104682.2      0.48     211.4       0.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:59  104700.5      0.48     211.4       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  104713.7      0.48     211.4       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  104717.5      0.48     211.3       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  104721.3      0.48     211.3       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  104731.7      0.48     211.3       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  104738.1      0.47     211.3       0.0 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  104739.4      0.47     211.3       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  104744.4      0.47     211.2       0.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:00  104757.9      0.47     211.2       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:01  104761.7      0.47     211.2       0.0                          
    0:02:01  104769.3      0.47     211.2       0.0                          
    0:02:01  104777.0      0.47     211.2       0.0                          
    0:02:01  104777.0      0.47     211.2       0.0                          
    0:02:01  104788.4      0.47     211.2       0.0                          
    0:02:01  104794.2      0.47     211.0       0.0                          
    0:02:01  104801.9      0.47     211.0       0.0                          
    0:02:01  104804.4      0.47     211.0       0.0                          
    0:02:01  104816.1      0.47     210.9       0.0                          
    0:02:01  104827.5      0.47     210.7       0.0                          
    0:02:01  104831.4      0.47     210.7       0.0                          
    0:02:01  104848.6      0.47     210.7       0.0                          
    0:02:01  104848.6      0.47     210.6       0.0                          
    0:02:01  104879.6      0.47     210.3       0.0                          
    0:02:01  104879.6      0.47     210.3       0.0                          
    0:02:01  104902.8      0.47     210.0       0.0                          
    0:02:01  104939.4      0.47     209.6       0.0                          
    0:02:01  104973.9      0.47     209.3       0.0                          
    0:02:02  104973.9      0.47     209.2       0.0                          
    0:02:02  104977.7      0.47     209.2       0.0                          
    0:02:02  105003.7      0.47     208.8       0.0                          
    0:02:02  105051.7      0.47     208.1       0.0                          
    0:02:02  105070.8      0.47     207.7       0.0                          
    0:02:02  105074.6      0.47     207.6       0.0                          
    0:02:02  105077.1      0.47     207.4       0.0                          
    0:02:02  105086.8      0.47     207.4       0.0                          
    0:02:02  105089.1      0.47     207.3       0.0                          
    0:02:02  105099.5      0.47     207.2       0.0                          
    0:02:02  105118.8      0.47     206.9       0.0                          
    0:02:02  105127.7      0.47     206.4       0.0                          
    0:02:02  105164.3      0.47     206.3       0.0                          
    0:02:02  105180.8      0.47     206.0       0.0                          
    0:02:02  105180.8      0.47     206.0       0.0                          
    0:02:02  105213.3      0.47     205.8       0.0                          
    0:02:02  105223.0      0.47     205.8       0.0                          
    0:02:02  105223.0      0.47     205.8       0.0                          
    0:02:02  105242.3      0.47     205.7       0.0                          
    0:02:02  105262.9      0.47     205.6       0.0                          
    0:02:03  105293.4      0.47     205.5       0.0                          
    0:02:03  105293.4      0.47     205.4       0.0                          
    0:02:03  105293.4      0.47     205.4       0.0                          
    0:02:03  105293.9      0.47     205.3       0.0                          
    0:02:03  105319.6      0.47     205.3       0.0                          
    0:02:03  105334.8      0.47     205.2       0.0                          
    0:02:03  105348.3      0.47     205.1       0.0                          
    0:02:03  105371.4      0.47     205.1       0.0                          
    0:02:03  105381.1      0.47     205.1       0.0                          
    0:02:03  105431.1      0.47     204.9       0.0                          
    0:02:03  105444.9      0.47     204.9       0.0                          
    0:02:03  105473.1      0.47     204.8       0.0                          
    0:02:03  105486.3      0.47     204.8       0.0                          
    0:02:03  105499.5      0.47     204.8       0.0                          
    0:02:03  105512.7      0.47     204.8       0.0                          
    0:02:03  105521.9      0.47     204.7       0.0                          
    0:02:03  105550.8      0.47     204.5       0.0                          
    0:02:04  105560.5      0.47     204.5       0.0                          
    0:02:04  105570.7      0.47     204.4       0.0                          
    0:02:04  105599.6      0.47     204.4       0.0                          
    0:02:04  105609.3      0.47     204.3       0.0                          
    0:02:04  105632.7      0.47     204.0       0.0                          
    0:02:04  105633.2      0.47     203.9       0.0                          
    0:02:04  105658.6      0.47     203.7       0.0                          
    0:02:04  105669.5      0.47     203.7       0.0                          
    0:02:04  105693.2      0.47     203.8       0.0                          
    0:02:04  105693.2      0.47     203.7       0.0                          
    0:02:04  105710.2      0.47     203.7       0.0                          
    0:02:04  105733.1      0.47     203.6       0.0                          
    0:02:04  105725.4      0.47     203.6       0.0                          
    0:02:04  105725.4      0.47     203.6       0.0                          
    0:02:04  105736.4      0.47     203.7       0.0                          
    0:02:04  105738.4      0.47     203.6       0.0                          
    0:02:05  105740.9      0.47     203.5       0.0                          
    0:02:05  105769.9      0.47     203.3       0.0                          
    0:02:05  105783.4      0.47     203.3       0.0                          
    0:02:05  105783.1      0.47     203.3       0.0                          
    0:02:05  105787.9      0.47     203.2       0.0                          
    0:02:05  105798.9      0.47     203.1       0.0                          
    0:02:05  105799.4      0.47     203.0       0.0                          
    0:02:06  105799.4      0.47     203.0       0.0                          
    0:02:06  105799.4      0.47     203.0       0.0                          
    0:02:06  105799.4      0.47     203.0       0.0                          
    0:02:06  105812.3      0.47     202.9       0.0                          
    0:02:06  105812.9      0.47     202.9       0.0                          
    0:02:06  105846.9      0.47     202.9       0.0                          
    0:02:06  105858.6      0.47     202.9       0.0                          
    0:02:06  105894.9      0.47     202.9       0.0                          
    0:02:06  105894.9      0.47     202.9       0.0                          
    0:02:06  105894.9      0.47     202.9       0.0                          
    0:02:07  105918.1      0.47     203.0       0.0                          
    0:02:07  105918.6      0.47     202.9       0.0                          
    0:02:07  105941.7      0.47     202.9       0.0                          
    0:02:07  105954.9      0.47     202.9       0.0                          
    0:02:07  105968.1      0.47     202.9       0.0                          
    0:02:07  105981.4      0.47     202.9       0.0                          
    0:02:07  105994.6      0.47     202.9       0.0                          
    0:02:07  105995.1      0.47     202.9       0.0                          
    0:02:07  105995.6      0.47     202.8       0.0                          
    0:02:07  105995.6      0.47     202.8       0.0                          
    0:02:07  105995.6      0.47     202.8       0.0                          
    0:02:07  106018.7      0.47     202.8       0.0                          
    0:02:07  106018.7      0.47     202.8       0.0                          
    0:02:07  106018.7      0.47     202.8       0.0                          
    0:02:08  106019.7      0.47     202.8       0.0                          
    0:02:08  106042.9      0.47     202.8       0.0                          
    0:02:08  106042.9      0.47     202.8       0.0                          
    0:02:08  106042.9      0.47     202.7       0.0                          
    0:02:08  106042.9      0.47     202.7       0.0                          
    0:02:08  106042.9      0.47     202.7       0.0                          
    0:02:08  106042.9      0.47     202.6       0.0                          
    0:02:08  106042.9      0.47     202.6       0.0                          
    0:02:08  106052.5      0.47     202.6       0.0                          
    0:02:08  106054.0      0.47     202.5       0.0                          
    0:02:08  106054.0      0.47     202.5       0.0                          
    0:02:08  106065.7      0.47     202.5       0.0                          
    0:02:08  106077.4      0.47     202.5       0.0                          
    0:02:08  106089.1      0.47     202.5       0.0                          
    0:02:08  106100.8      0.47     202.5       0.0                          
    0:02:08  106112.5      0.47     202.5       0.0                          
    0:02:08  106124.2      0.47     202.5       0.0                          
    0:02:09  106135.9      0.47     202.5       0.0                          
    0:02:09  106147.6      0.47     202.5       0.0                          
    0:02:09  106159.3      0.47     202.5       0.0                          
    0:02:09  106170.9      0.47     202.5       0.0                          
    0:02:09  106170.9      0.47     202.5       0.0                          
    0:02:09  106170.9      0.47     202.4       0.0                          
    0:02:09  106170.9      0.47     202.4       0.0                          
    0:02:09  106171.5      0.47     202.4       0.0                          
    0:02:09  106199.2      0.47     202.2       0.0                          
    0:02:09  106199.2      0.47     202.2       0.0                          
    0:02:09  106203.5      0.47     202.2       0.0                          
    0:02:09  106203.5      0.47     202.2       0.0                          
    0:02:10  106209.1      0.47     202.1       0.0                          
    0:02:10  106210.3      0.47     202.0       0.0                          
    0:02:10  106224.6      0.47     201.8       0.0                          
    0:02:10  106241.6      0.47     201.6       0.0                          
    0:02:10  106249.5      0.47     201.3       0.0                          
    0:02:10  106285.1      0.47     201.2       0.0                          
    0:02:10  106292.9      0.47     201.1       0.0                          
    0:02:10  106308.4      0.47     200.9       0.0                          
    0:02:10  106309.5      0.47     200.8       0.0                          
    0:02:10  106320.4      0.47     200.7       0.0                          
    0:02:10  106335.9      0.47     200.6       0.0                          
    0:02:10  106341.0      0.47     200.6       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:10  106362.1      0.45     200.2       0.0 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:10  106371.7      0.43     199.9       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:11  106385.4      0.43     199.9       0.0 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:11  106398.1      0.43     199.8       0.0 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:12  106402.0      0.43     199.8       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_eyeriss' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 17:10:22 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    492
    Unconnected ports (LINT-28)                                   492

Cells                                                             502
    Connected to power or ground (LINT-32)                        488
    Nets connected to multiple pins on same cell (LINT-33)         14
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_WIDTH8_0', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_1', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_2', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_3', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_4', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_5', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_6', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_7', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_8', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_9', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_10', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_11', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_12', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_13', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_14', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_15', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_16', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_17', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_18', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_19', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_20', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_21', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_22', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_23', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_24', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_25', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_26', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_27', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_28', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_29', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_30', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_31', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_32', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_33', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_34', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_35', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_36', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_37', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_38', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_39', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_40', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_41', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_42', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_43', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_44', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_45', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_46', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_47', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_48', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_49', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_50', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_51', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_52', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_53', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_54', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_55', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_56', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_57', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_58', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_59', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_60', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_61', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_62', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_63', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_64', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_65', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_66', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_67', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_68', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_69', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_70', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_71', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_72', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_73', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_74', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_75', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_76', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_77', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_78', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_79', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_80', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_81', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_82', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_83', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_84', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_85', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_86', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_87', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_88', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_89', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_90', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_91', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_92', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_93', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_94', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_95', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_96', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_97', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_98', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_99', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_100', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_101', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_102', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_103', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_104', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_105', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_106', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_107', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_108', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_109', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_110', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_111', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_112', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_113', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_114', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_115', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_116', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_117', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_118', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_119', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_120', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_121', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_122', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_123', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_124', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_125', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_126', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_127', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_128', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_129', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_130', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_131', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_132', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_133', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_134', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_135', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_136', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_137', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_138', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_139', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_140', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_141', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_142', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_143', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_144', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_145', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_146', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_147', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_148', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_149', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_150', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_151', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_152', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_153', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_154', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_155', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_1_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_1_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_2_DW01_add_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_2_DW01_add_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_3_DW01_add_0_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_3_DW01_add_0_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_4_DW01_add_0_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_4_DW01_add_0_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_5_DW01_add_0_DW01_add_4', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_5_DW01_add_0_DW01_add_4', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_6_DW01_add_0_DW01_add_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_6_DW01_add_0_DW01_add_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_7_DW01_add_0_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_7_DW01_add_0_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_8_DW01_add_0_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_8_DW01_add_0_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_9_DW01_add_0_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_9_DW01_add_0_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_10_DW01_add_0_DW01_add_9', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_10_DW01_add_0_DW01_add_9', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_11_DW01_add_0_DW01_add_10', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_11_DW01_add_0_DW01_add_10', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_12_DW01_add_0_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_12_DW01_add_0_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_13_DW01_add_0_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_13_DW01_add_0_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_15_DW01_add_0_DW01_add_16', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_15_DW01_add_0_DW01_add_16', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_16_DW01_add_0_DW01_add_17', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_16_DW01_add_0_DW01_add_17', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_17_DW01_add_0_DW01_add_18', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_17_DW01_add_0_DW01_add_18', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_18_DW01_add_0_DW01_add_19', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_18_DW01_add_0_DW01_add_19', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_19_DW01_add_0_DW01_add_20', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_19_DW01_add_0_DW01_add_20', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_20_DW01_add_0_DW01_add_21', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_20_DW01_add_0_DW01_add_21', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_21_DW01_add_0_DW01_add_22', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_21_DW01_add_0_DW01_add_22', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_22_DW01_add_0_DW01_add_23', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_22_DW01_add_0_DW01_add_23', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_23_DW01_add_0_DW01_add_24', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_23_DW01_add_0_DW01_add_24', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_24_DW01_add_0_DW01_add_25', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_24_DW01_add_0_DW01_add_25', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_25_DW01_add_0_DW01_add_26', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_25_DW01_add_0_DW01_add_26', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_26_DW01_add_0_DW01_add_27', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_26_DW01_add_0_DW01_add_27', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_27_DW01_add_0_DW01_add_28', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_27_DW01_add_0_DW01_add_28', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_29_DW01_add_0_DW01_add_32', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_29_DW01_add_0_DW01_add_32', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_30_DW01_add_0_DW01_add_33', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_30_DW01_add_0_DW01_add_33', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_31_DW01_add_0_DW01_add_34', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_31_DW01_add_0_DW01_add_34', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_32_DW01_add_0_DW01_add_35', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_32_DW01_add_0_DW01_add_35', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_33_DW01_add_0_DW01_add_36', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_33_DW01_add_0_DW01_add_36', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_34_DW01_add_0_DW01_add_37', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_34_DW01_add_0_DW01_add_37', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_35_DW01_add_0_DW01_add_38', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_35_DW01_add_0_DW01_add_38', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_36_DW01_add_0_DW01_add_39', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_36_DW01_add_0_DW01_add_39', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_37_DW01_add_0_DW01_add_40', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_37_DW01_add_0_DW01_add_40', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_38_DW01_add_0_DW01_add_41', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_38_DW01_add_0_DW01_add_41', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_39_DW01_add_0_DW01_add_42', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_39_DW01_add_0_DW01_add_42', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_40_DW01_add_0_DW01_add_43', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_40_DW01_add_0_DW01_add_43', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_41_DW01_add_0_DW01_add_44', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_41_DW01_add_0_DW01_add_44', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_43_DW01_add_0_DW01_add_48', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_43_DW01_add_0_DW01_add_48', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_44_DW01_add_0_DW01_add_49', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_44_DW01_add_0_DW01_add_49', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_45_DW01_add_0_DW01_add_50', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_45_DW01_add_0_DW01_add_50', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_46_DW01_add_0_DW01_add_51', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_46_DW01_add_0_DW01_add_51', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_47_DW01_add_0_DW01_add_52', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_47_DW01_add_0_DW01_add_52', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_48_DW01_add_0_DW01_add_53', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_48_DW01_add_0_DW01_add_53', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_49_DW01_add_0_DW01_add_54', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_49_DW01_add_0_DW01_add_54', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_50_DW01_add_0_DW01_add_55', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_50_DW01_add_0_DW01_add_55', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_51_DW01_add_0_DW01_add_56', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_51_DW01_add_0_DW01_add_56', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_52_DW01_add_0_DW01_add_57', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_52_DW01_add_0_DW01_add_57', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_53_DW01_add_0_DW01_add_58', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_53_DW01_add_0_DW01_add_58', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_54_DW01_add_0_DW01_add_59', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_54_DW01_add_0_DW01_add_59', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_55_DW01_add_0_DW01_add_60', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_55_DW01_add_0_DW01_add_60', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_57_DW01_add_0_DW01_add_64', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_57_DW01_add_0_DW01_add_64', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_58_DW01_add_0_DW01_add_65', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_58_DW01_add_0_DW01_add_65', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_59_DW01_add_0_DW01_add_66', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_59_DW01_add_0_DW01_add_66', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_60_DW01_add_0_DW01_add_67', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_60_DW01_add_0_DW01_add_67', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_61_DW01_add_0_DW01_add_68', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_61_DW01_add_0_DW01_add_68', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_62_DW01_add_0_DW01_add_69', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_62_DW01_add_0_DW01_add_69', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_63_DW01_add_0_DW01_add_70', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_63_DW01_add_0_DW01_add_70', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_64_DW01_add_0_DW01_add_71', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_64_DW01_add_0_DW01_add_71', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_65_DW01_add_0_DW01_add_72', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_65_DW01_add_0_DW01_add_72', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_66_DW01_add_0_DW01_add_73', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_66_DW01_add_0_DW01_add_73', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_67_DW01_add_0_DW01_add_74', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_67_DW01_add_0_DW01_add_74', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_68_DW01_add_0_DW01_add_75', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_68_DW01_add_0_DW01_add_75', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_69_DW01_add_0_DW01_add_76', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_69_DW01_add_0_DW01_add_76', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_71_DW01_add_0_DW01_add_80', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_71_DW01_add_0_DW01_add_80', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_72_DW01_add_0_DW01_add_81', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_72_DW01_add_0_DW01_add_81', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_73_DW01_add_0_DW01_add_82', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_73_DW01_add_0_DW01_add_82', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_74_DW01_add_0_DW01_add_83', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_74_DW01_add_0_DW01_add_83', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_75_DW01_add_0_DW01_add_84', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_75_DW01_add_0_DW01_add_84', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_76_DW01_add_0_DW01_add_85', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_76_DW01_add_0_DW01_add_85', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_77_DW01_add_0_DW01_add_86', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_77_DW01_add_0_DW01_add_86', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_78_DW01_add_0_DW01_add_87', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_78_DW01_add_0_DW01_add_87', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_79_DW01_add_0_DW01_add_88', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_79_DW01_add_0_DW01_add_88', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_80_DW01_add_0_DW01_add_89', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_80_DW01_add_0_DW01_add_89', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_81_DW01_add_0_DW01_add_90', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_81_DW01_add_0_DW01_add_90', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_82_DW01_add_0_DW01_add_91', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_82_DW01_add_0_DW01_add_91', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_83_DW01_add_0_DW01_add_92', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_83_DW01_add_0_DW01_add_92', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_85_DW01_add_0_DW01_add_96', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_85_DW01_add_0_DW01_add_96', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_86_DW01_add_0_DW01_add_97', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_86_DW01_add_0_DW01_add_97', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_87_DW01_add_0_DW01_add_98', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_87_DW01_add_0_DW01_add_98', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_88_DW01_add_0_DW01_add_99', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_88_DW01_add_0_DW01_add_99', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_89_DW01_add_0_DW01_add_100', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_89_DW01_add_0_DW01_add_100', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_90_DW01_add_0_DW01_add_101', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_90_DW01_add_0_DW01_add_101', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_91_DW01_add_0_DW01_add_102', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_91_DW01_add_0_DW01_add_102', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_92_DW01_add_0_DW01_add_103', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_92_DW01_add_0_DW01_add_103', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_93_DW01_add_0_DW01_add_104', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_93_DW01_add_0_DW01_add_104', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_94_DW01_add_0_DW01_add_105', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_94_DW01_add_0_DW01_add_105', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_95_DW01_add_0_DW01_add_106', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_95_DW01_add_0_DW01_add_106', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_96_DW01_add_0_DW01_add_107', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_96_DW01_add_0_DW01_add_107', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_97_DW01_add_0_DW01_add_108', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_97_DW01_add_0_DW01_add_108', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_99_DW01_add_0_DW01_add_112', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_99_DW01_add_0_DW01_add_112', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_100_DW01_add_0_DW01_add_113', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_100_DW01_add_0_DW01_add_113', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_101_DW01_add_0_DW01_add_114', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_101_DW01_add_0_DW01_add_114', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_102_DW01_add_0_DW01_add_115', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_102_DW01_add_0_DW01_add_115', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_103_DW01_add_0_DW01_add_116', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_103_DW01_add_0_DW01_add_116', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_104_DW01_add_0_DW01_add_117', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_104_DW01_add_0_DW01_add_117', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_105_DW01_add_0_DW01_add_118', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_105_DW01_add_0_DW01_add_118', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_106_DW01_add_0_DW01_add_119', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_106_DW01_add_0_DW01_add_119', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_107_DW01_add_0_DW01_add_120', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_107_DW01_add_0_DW01_add_120', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_108_DW01_add_0_DW01_add_121', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_108_DW01_add_0_DW01_add_121', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_109_DW01_add_0_DW01_add_122', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_109_DW01_add_0_DW01_add_122', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_110_DW01_add_0_DW01_add_123', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_110_DW01_add_0_DW01_add_123', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_111_DW01_add_0_DW01_add_124', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_111_DW01_add_0_DW01_add_124', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_113_DW01_add_0_DW01_add_128', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_113_DW01_add_0_DW01_add_128', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_114_DW01_add_0_DW01_add_129', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_114_DW01_add_0_DW01_add_129', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_115_DW01_add_0_DW01_add_130', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_115_DW01_add_0_DW01_add_130', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_116_DW01_add_0_DW01_add_131', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_116_DW01_add_0_DW01_add_131', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_117_DW01_add_0_DW01_add_132', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_117_DW01_add_0_DW01_add_132', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_118_DW01_add_0_DW01_add_133', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_118_DW01_add_0_DW01_add_133', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_119_DW01_add_0_DW01_add_134', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_119_DW01_add_0_DW01_add_134', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_120_DW01_add_0_DW01_add_135', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_120_DW01_add_0_DW01_add_135', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_121_DW01_add_0_DW01_add_136', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_121_DW01_add_0_DW01_add_136', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_122_DW01_add_0_DW01_add_137', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_122_DW01_add_0_DW01_add_137', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_123_DW01_add_0_DW01_add_138', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_123_DW01_add_0_DW01_add_138', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_124_DW01_add_0_DW01_add_139', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_124_DW01_add_0_DW01_add_139', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_125_DW01_add_0_DW01_add_140', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_125_DW01_add_0_DW01_add_140', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_127_DW01_add_0_DW01_add_144', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_127_DW01_add_0_DW01_add_144', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_128_DW01_add_0_DW01_add_145', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_128_DW01_add_0_DW01_add_145', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_129_DW01_add_0_DW01_add_146', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_129_DW01_add_0_DW01_add_146', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_130_DW01_add_0_DW01_add_147', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_130_DW01_add_0_DW01_add_147', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_131_DW01_add_0_DW01_add_148', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_131_DW01_add_0_DW01_add_148', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_132_DW01_add_0_DW01_add_149', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_132_DW01_add_0_DW01_add_149', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_133_DW01_add_0_DW01_add_150', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_133_DW01_add_0_DW01_add_150', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_134_DW01_add_0_DW01_add_151', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_134_DW01_add_0_DW01_add_151', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_135_DW01_add_0_DW01_add_152', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_135_DW01_add_0_DW01_add_152', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_136_DW01_add_0_DW01_add_153', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_136_DW01_add_0_DW01_add_153', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_137_DW01_add_0_DW01_add_154', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_137_DW01_add_0_DW01_add_154', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_138_DW01_add_0_DW01_add_155', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_138_DW01_add_0_DW01_add_155', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_139_DW01_add_0_DW01_add_156', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_139_DW01_add_0_DW01_add_156', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_141_DW01_add_0_DW01_add_160', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_141_DW01_add_0_DW01_add_160', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_142_DW01_add_0_DW01_add_161', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_142_DW01_add_0_DW01_add_161', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_143_DW01_add_0_DW01_add_162', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_143_DW01_add_0_DW01_add_162', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_144_DW01_add_0_DW01_add_163', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_144_DW01_add_0_DW01_add_163', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_145_DW01_add_0_DW01_add_164', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_145_DW01_add_0_DW01_add_164', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_146_DW01_add_0_DW01_add_165', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_146_DW01_add_0_DW01_add_165', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_147_DW01_add_0_DW01_add_166', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_147_DW01_add_0_DW01_add_166', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_148_DW01_add_0_DW01_add_167', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_148_DW01_add_0_DW01_add_167', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_149_DW01_add_0_DW01_add_168', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_149_DW01_add_0_DW01_add_168', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_150_DW01_add_0_DW01_add_169', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_150_DW01_add_0_DW01_add_169', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_151_DW01_add_0_DW01_add_170', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_151_DW01_add_0_DW01_add_170', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_152_DW01_add_0_DW01_add_171', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_152_DW01_add_0_DW01_add_171', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_153_DW01_add_0_DW01_add_172', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_153_DW01_add_0_DW01_add_172', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_155_DW01_add_0_DW01_add_176', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_155_DW01_add_0_DW01_add_176', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_156_DW01_add_0_DW01_add_177', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_156_DW01_add_0_DW01_add_177', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_157_DW01_add_0_DW01_add_178', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_157_DW01_add_0_DW01_add_178', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_158_DW01_add_0_DW01_add_179', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_158_DW01_add_0_DW01_add_179', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_159_DW01_add_0_DW01_add_180', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_159_DW01_add_0_DW01_add_180', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_160_DW01_add_0_DW01_add_181', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_160_DW01_add_0_DW01_add_181', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_161_DW01_add_0_DW01_add_182', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_161_DW01_add_0_DW01_add_182', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_162_DW01_add_0_DW01_add_183', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_162_DW01_add_0_DW01_add_183', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_163_DW01_add_0_DW01_add_184', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_163_DW01_add_0_DW01_add_184', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_164_DW01_add_0_DW01_add_185', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_164_DW01_add_0_DW01_add_185', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_165_DW01_add_0_DW01_add_186', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_165_DW01_add_0_DW01_add_186', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_166_DW01_add_0_DW01_add_187', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_166_DW01_add_0_DW01_add_187', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_167_DW01_add_0_DW01_add_188', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_167_DW01_add_0_DW01_add_188', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_154_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_154_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_140_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_140_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_126_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_126_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_112_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_112_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_98_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_98_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_84_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_84_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_70_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_70_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_56_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_56_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_42_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_42_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_28_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_28_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_14_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_14_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_0', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH16_0', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_1', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_2', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_3', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_4', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_5', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_6', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_7', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_8', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_9', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_10', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_11', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH16_1', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_2', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_3', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_4', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_5', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_6', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_7', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_8', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_9', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_10', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_11', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_12', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_13', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_14', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_15', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_16', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_17', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_18', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_19', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_20', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_21', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_22', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_23', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_24', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_25', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_26', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_27', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_28', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_29', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_30', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_31', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_32', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_33', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_34', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_35', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_36', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_37', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_38', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_39', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_40', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_41', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_42', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_43', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_44', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_45', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_46', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_47', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_48', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_49', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_50', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_51', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_52', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_53', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_54', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_55', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_56', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_57', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_58', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_59', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_60', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_61', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_62', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_63', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_64', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_65', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_66', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_67', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_68', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_69', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_70', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_71', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_72', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_73', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_74', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_75', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_76', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_77', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_78', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_79', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_80', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_81', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_82', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_83', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_84', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_85', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_86', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_87', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_88', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_89', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_90', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_91', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_92', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_93', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_94', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_95', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_96', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_97', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_98', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_99', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_100', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_101', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_102', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_103', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_104', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_105', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_106', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_107', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_108', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_109', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_110', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_111', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_112', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_113', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_114', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_115', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_116', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_117', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_118', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_119', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_120', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_121', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_122', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_123', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_124', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_125', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_126', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_127', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_128', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_129', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_130', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_131', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_132', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_133', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_134', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_135', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_136', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_137', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_138', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_139', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_140', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_141', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_142', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_143', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_144', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_145', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_146', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_147', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_148', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_149', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_150', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_151', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_152', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_153', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_154', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_155', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_156', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_157', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_158', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_159', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_160', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_161', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_162', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_163', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_164', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_165', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_166', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_167', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[4].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[5].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[6].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[7].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[8].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[9].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[10].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[11].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[12].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[13].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'array_eyeriss' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 412 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_eyeriss has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_eyeriss'
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[12].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[12].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[11].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[11].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[10].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[10].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[9].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[9].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[8].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[8].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[7].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[7].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[6].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[6].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[5].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[5].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[4].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[4].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[12].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[12].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[11].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[11].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[10].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[10].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[9].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[9].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[8].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[8].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[4].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[5].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[6].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[8].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[9].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[10].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[10].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[9].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[8].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[6].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[5].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[4].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:36   99606.2      6.31    9707.2      46.9                                0.00  
    0:02:37   99481.1      6.31    9687.7      46.9                                0.00  
    0:02:37   99481.1      6.31    9687.7      46.9                                0.00  
    0:02:37   99480.9      6.31    9686.6      46.9                                0.00  
    0:02:37   99480.9      6.31    9686.6      46.9                                0.00  
    0:02:42   97025.3      6.28    9230.5      44.3                                0.00  
    0:02:43   97049.0      6.24    9200.9      44.3                                0.00  
    0:02:44   97106.6      6.17    9171.6      44.3                                0.00  
    0:02:44   97073.1      6.15    9144.6      44.3                                0.00  
    0:02:45   97077.7      6.15    9117.3      44.3                                0.00  
    0:02:45   97091.1      6.14    9090.6      44.3                                0.00  
    0:02:45   97103.3      6.14    9067.8      44.3                                0.00  
    0:02:46   97115.5      6.14    9044.9      44.3                                0.00  
    0:02:46   97127.7      6.14    9022.1      44.3                                0.00  
    0:02:46   97139.9      6.14    8999.2      44.3                                0.00  
    0:02:46   97152.1      6.14    8976.3      44.3                                0.00  
    0:02:46   97165.4      6.13    8951.1      44.3                                0.00  
    0:02:47   97174.0      6.12    8927.2      44.3                                0.00  
    0:02:47   97194.3      6.12    8918.0      44.3                                0.00  
    0:02:47   97222.5      6.12    8898.2      44.3                                0.00  
    0:02:47   97222.5      6.12    8898.2      44.3                                0.00  
    0:02:47   97222.5      6.12    8898.2      44.3                                0.00  
    0:02:48   97267.5      6.12    8893.2       0.4                                0.00  
    0:02:48   97270.1      6.12    8893.0       0.2                                0.00  
    0:02:48   97270.1      6.12    8893.0       0.2                                0.00  
    0:02:48   97270.1      6.12    8893.0       0.2                                0.00  
    0:02:48   97270.1      6.12    8893.0       0.2                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:48   97270.1      6.12    8893.0       0.2                                0.00  
    0:02:48   97327.7      6.07    8884.4       0.2 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48   97347.1      6.06    8883.7       0.2 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49   97418.0      6.05    8869.4       0.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49   97448.0      6.05    8866.7       0.2 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49   97497.8      6.05    8863.1       0.2 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49   97575.8      6.05    8854.4       0.2 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49   97649.0      6.04    8849.4       0.2 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49   97738.2      6.04    8840.9       0.2 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49   97826.6      6.04    8832.3       0.2 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49   97916.6      6.04    8823.8       0.2 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49   98008.1      6.04    8815.6       0.2 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49   98099.6      6.04    8807.4       0.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50   98129.8      6.04    8804.4       0.2 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50   98227.4      6.04    8794.6       0.2 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50   98316.6      6.04    8785.9       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50   98406.6      6.04    8777.3       0.2 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50   98498.6      6.04    8768.7       0.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50   98590.8      6.03    8766.6       0.2 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50   98739.8      6.03    8758.9       0.2 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50   98855.2      5.99    8752.4       0.2 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50   99086.4      5.99    8742.6       0.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99119.2      5.98    8736.5       0.2 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99210.7      5.97    8731.6       0.2 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99302.4      5.95    8728.0       0.2 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99333.7      5.94    8727.1       0.2 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99404.9      5.94    8718.1       0.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99485.4      5.93    8712.2       0.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99496.4      5.92    8708.1       0.2 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99566.0      5.91    8705.7       0.2 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99570.6      5.90    8705.0       0.2 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99619.4      5.89    8698.1       0.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99656.5      5.88    8693.7       0.2 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99664.1      5.88    8693.1       0.2 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99671.7      5.88    8692.5       0.2 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51   99679.3      5.88    8691.9       0.2 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52   99687.0      5.88    8691.3       0.2 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52   99694.6      5.88    8690.8       0.2 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52   99705.5      5.88    8687.6       0.2 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52   99796.0      5.87    8684.2       0.2 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52   99830.1      5.87    8683.3       0.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52   99861.8      5.87    8674.7       0.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52   99902.2      5.87    8673.2       0.2 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52   99970.1      5.87    8670.8       0.2 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  100008.2      5.87    8669.6       0.2 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  100029.8      5.87    8669.0       0.2 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  100036.4      5.86    8668.7       0.2 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  100069.5      5.86    8668.5       0.2 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  100092.3      5.86    8667.7       0.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  100135.0      5.86    8665.7       0.2 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  100172.1      5.86    8662.3       0.2 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  100174.4      5.86    8662.1       0.2 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  100203.4      5.86    8659.1       0.2 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  100224.5      5.86    8658.4       0.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  100331.5      5.86    8655.6       0.2 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  100432.1      5.86    8651.3       0.2 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  100477.9      5.85    8647.4       0.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  100534.5      5.84    8643.3       0.2 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  100577.7      5.84    8640.0       0.2 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  100599.9      5.84    8638.6       0.2 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  100629.6      5.83    8633.7       0.2 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  100649.7      5.83    8626.9       0.2 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  100647.6      5.83    8619.4       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  100711.4      5.83    8612.9       0.2 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  100809.5      5.83    8607.4       0.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  100901.8      5.82    8600.2       0.2 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  100971.4      5.82    8597.5       0.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  101006.0      5.82    8596.7       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  101041.8      5.82    8595.7       0.2 genblk3[6].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  101070.0      5.82    8589.4       0.2 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  101117.3      5.81    8583.6       0.2 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  101174.2      5.80    8581.2       0.2 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  101239.3      5.80    8579.1       0.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101302.3      5.80    8576.0       0.2 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101340.4      5.79    8572.6       0.2 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101344.7      5.79    8572.3       0.2 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101373.2      5.78    8570.6       0.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101459.4      5.78    8566.1       0.2 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101522.9      5.78    8561.9       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101586.4      5.78    8557.8       0.2 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101650.0      5.78    8553.7       0.2 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101713.5      5.78    8549.5       0.2 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101777.0      5.78    8545.4       0.2 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101840.6      5.78    8541.3       0.2 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101904.1      5.78    8537.1       0.2 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  101967.7      5.78    8533.0       0.2 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  102031.2      5.78    8528.9       0.2 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  102094.7      5.78    8524.7       0.2 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  102158.3      5.78    8520.6       0.2 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  102221.8      5.78    8516.5       0.2 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  102285.3      5.78    8512.3       0.2 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  102348.9      5.78    8508.2       0.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  102412.4      5.78    8504.1       0.2 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  102532.1      5.78    8499.0       0.2 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  102551.2      5.77    8494.8       0.2 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  102607.1      5.77    8486.3       0.2 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  102662.5      5.77    8484.2       0.2 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  102708.5      5.77    8482.9       0.2 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  102755.2      5.77    8481.4       0.2 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  102783.2      5.77    8480.6       0.2 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  102872.7      5.76    8477.6       0.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  102928.8      5.76    8475.7       0.2 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103008.9      5.76    8473.4       0.2 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103036.8      5.76    8470.3       0.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103103.7      5.76    8467.0       0.2 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103148.7      5.76    8466.3       0.2 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103158.8      5.76    8465.9       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103210.4      5.76    8465.2       0.2 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103235.1      5.76    8464.5       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103281.6      5.76    8461.3       0.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103366.7      5.76    8459.3       0.2 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103406.9      5.76    8454.0       0.2 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:57  103441.7      5.75    8452.2       0.2 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:58  103467.4      5.75    8450.6       0.2 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:58  103556.8      5.75    8447.7       0.2 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:58  103570.0      5.75    8444.0       0.2 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  103584.3      5.75    8443.6       0.2 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  103639.7      5.75    8442.2       0.2 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  103690.5      5.75    8439.1       0.2 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  103784.5      5.74    8436.0       0.2 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  103842.2      5.74    8430.7       0.2 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  103895.6      5.73    8426.3       0.2 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  103962.2      5.73    8415.6       0.2 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  103969.5      5.72    8410.6       0.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  104012.0      5.72    8408.3       0.2 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  104013.0      5.72    8408.3       0.2 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  104079.6      5.72    8406.0       0.2 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  104155.3      5.72    8402.9       0.2 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  104234.6      5.72    8401.5       0.2 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104314.9      5.71    8398.5       0.2 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104337.8      5.71    8398.7       0.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104361.9      5.71    8395.2       0.2 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104420.7      5.71    8391.1       0.2 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104429.3      5.71    8388.2       0.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104464.4      5.71    8384.9       0.2 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104470.7      5.71    8382.1       0.2 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104487.7      5.71    8379.2       0.2 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104513.2      5.71    8375.4       0.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104535.3      5.70    8370.9       0.2 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104572.1      5.70    8367.0       0.2 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104585.6      5.70    8365.7       0.2 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104592.7      5.70    8365.1       0.2 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  104636.2      5.70    8360.7       0.2 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  104761.0      5.69    8357.7       0.2 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  104785.4      5.69    8354.7       0.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  104801.6      5.69    8348.6       0.2 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  104814.1      5.69    8343.1       0.2 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  104826.5      5.69    8337.6       0.2 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  104836.2      5.69    8334.5       0.2 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  104848.6      5.69    8329.0       0.2 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  104854.7      5.68    8328.5       0.2 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  104885.0      5.68    8327.4       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  104955.9      5.68    8319.6       0.2 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  105011.0      5.67    8317.2       0.2 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  105043.1      5.67    8316.6       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  105084.5      5.67    8315.9       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  105144.5      5.67    8315.0       0.2 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  105206.5      5.67    8310.5       0.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  105223.0      5.67    8307.5       0.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  105244.3      5.67    8306.9       0.2 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  105260.9      5.67    8301.7       0.2 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  105267.2      5.67    8301.2       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  105275.6      5.67    8298.2       0.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  105300.5      5.66    8293.2       0.2 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  105309.9      5.66    8290.4       0.2 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  105334.8      5.66    8288.3       0.2 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  105348.8      5.66    8285.9       0.2 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  105426.0      5.65    8281.2       0.2 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  105467.0      5.65    8278.3       0.2 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:05  105489.1      5.65    8277.3       0.2 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  105500.5      5.64    8277.1       0.2 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  105548.0      5.64    8272.6       0.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  105565.3      5.64    8269.6       0.2 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  105713.0      5.64    8263.3       0.2 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  105803.2      5.63    8259.6       0.2 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  105827.1      5.63    8258.9       0.2 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  105903.3      5.62    8255.1       0.2 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  105903.3      5.62    8254.9       0.2 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  105945.5      5.62    8251.1       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:05  105991.0      5.61    8246.8       0.2 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  106028.6      5.61    8245.2       0.2 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  106064.2      5.61    8242.6       0.2 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  106149.8      5.61    8240.3       0.2 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  106201.4      5.61    8237.0       0.2 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  106204.5      5.60    8236.5       0.2 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  106244.9      5.60    8227.6       0.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  106246.9      5.60    8227.3       0.2 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  106295.5      5.60    8225.6       0.2 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  106312.5      5.60    8221.6       0.2 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  106346.8      5.60    8220.8       0.2 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  106397.9      5.60    8213.9       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07  106412.6      5.60    8210.1       0.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:07  106468.3      5.60    8206.7       0.2 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07  106502.1      5.59    8205.6       0.2 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07  106522.4      5.59    8204.4       0.2 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:07  106564.9      5.59    8203.5       0.2 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07  106568.7      5.59    8202.4       0.2 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07  106599.9      5.59    8199.1       0.2 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07  106700.3      5.58    8192.5       0.2 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07  106730.8      5.58    8190.7       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07  106771.5      5.58    8189.1       0.2 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07  106858.4      5.58    8185.5       0.2 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07  106976.1      5.58    8183.2       0.2 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08  107128.6      5.58    8181.0       0.2 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08  107208.4      5.58    8175.2       0.2 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08  107372.0      5.58    8169.5       0.2 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08  107489.7      5.58    8167.3       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08  107642.2      5.58    8165.0       0.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08  107682.1      5.57    8163.9       0.2 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08  107743.3      5.57    8160.7       0.2 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08  107743.8      5.57    8160.7       0.2 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08  107744.3      5.57    8160.7       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08  107809.9      5.56    8158.8       0.2 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08  107826.2      5.56    8156.1       0.2 genblk3[11].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  108037.6      5.56    8144.6       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  108138.5      5.56    8139.3       0.2 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  108212.2      5.56    8138.5       0.2 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  108257.7      5.55    8135.7       0.2 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  108319.5      5.55    8134.7       0.2 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  108368.0      5.55    8133.5       0.2 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  108419.9      5.55    8129.6       0.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  108508.6      5.54    8125.8       0.2 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  108528.9      5.54    8125.1       0.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  108545.7      5.54    8123.4       0.2 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  108559.4      5.54    8123.2       0.2 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  108579.5      5.54    8121.3       0.2 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  108592.2      5.54    8120.9       0.2 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  108623.4      5.54    8118.7       0.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  108626.5      5.54    8118.6       0.2 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  108629.5      5.54    8118.5       0.2 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  108634.9      5.53    8117.2       0.2 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  108665.6      5.53    8116.2       0.2 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  108711.4      5.53    8114.5       0.2 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  108741.4      5.53    8113.9       0.2 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  108851.7      5.53    8111.4       0.2 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  108891.0      5.53    8110.2       0.2 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  108944.2      5.53    8108.0       0.2 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  108956.9      5.52    8107.8       0.2 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  109007.7      5.52    8101.6       0.2 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  109095.9      5.52    8096.4       0.2 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  109103.3      5.52    8093.6       0.2 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  109109.9      5.52    8090.7       0.2 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  109143.9      5.52    8089.2       0.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  109158.2      5.52    8086.6       0.2 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  109188.4      5.52    8084.8       0.2 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  109222.5      5.52    8083.2       0.2 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  109266.7      5.52    8082.0       0.2 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  109326.4      5.52    8080.8       0.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  109386.9      5.52    8077.7       0.2 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  109493.6      5.52    8075.2       0.2 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  109600.4      5.52    8072.7       0.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  109653.7      5.52    8071.3       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  109707.1      5.52    8069.9       0.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  109768.1      5.52    8068.3       0.2 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  109802.7      5.52    8065.6       0.2 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  109942.4      5.52    8062.1       0.2 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  110082.2      5.52    8058.5       0.2 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  110202.9      5.52    8055.6       0.2 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  110266.5      5.51    8053.5       0.2 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  110295.4      5.51    8051.4       0.2 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  110402.2      5.51    8048.1       0.2 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  110403.7      5.51    8047.0       0.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  110457.3      5.50    8044.8       0.2 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  110522.4      5.50    8042.9       0.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  110585.7      5.50    8040.7       0.2 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  110639.0      5.50    8039.2       0.2 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  110642.4      5.50    8037.9       0.2 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  110718.1      5.50    8036.0       0.2 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  110742.7      5.50    8033.0       0.2 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  110777.8      5.50    8032.0       0.2 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  110860.2      5.49    8029.6       0.2 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  110904.4      5.49    8028.0       0.2 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  110931.3      5.49    8019.9       0.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  110933.6      5.49    8019.6       0.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  111038.1      5.49    8017.0       0.2 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  111142.5      5.49    8014.5       0.2 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  111247.0      5.49    8011.9       0.2 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  111324.0      5.49    8009.9       0.2 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  111344.6      5.49    8009.5       0.2 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  111388.0      5.49    8009.0       0.2 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  111397.7      5.49    8008.4       0.2 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  111399.4      5.49    8004.8       0.2 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  111415.5      5.49    8003.9       0.2 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  111483.3      5.48    7999.9       0.2 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  111521.4      5.48    7999.5       0.2 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  111534.4      5.48    7999.5       0.2 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  111566.9      5.48    7997.9       0.2 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  111586.2      5.47    7997.8       0.2 genblk3[11].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  111604.3      5.47    7995.9       0.2 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  111633.3      5.47    7997.0       0.2 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  111735.2      5.47    8000.6       0.2 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  111747.9      5.47    8000.9       0.2 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  111785.0      5.47    8002.2       0.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  111807.3      5.47    8002.4       0.2 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  111861.5      5.47    7996.9       0.2 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  111880.8      5.47    7997.4       0.2 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  111880.8      5.47    7997.1       0.2 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  111940.3      5.47    7995.9       0.3 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  111971.3      5.46    7994.7       0.3 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  111991.6      5.46    7995.5       0.3 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  112002.5      5.46    7993.3       0.3 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  112071.2      5.46    7994.7       0.3 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  112111.3      5.46    7996.1       0.3 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  112140.3      5.46    7997.0       0.3 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  112166.5      5.46    7997.8       0.3 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  112283.6      5.46    8001.7       0.3 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  112333.4      5.46    8001.5       0.3 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  112370.3      5.46    8003.0       0.3 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112373.3      5.46    8002.9       0.3 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112387.1      5.46    7999.3       0.3 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112398.0      5.45    7998.8       0.3 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112407.1      5.45    7998.8       0.3 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112430.5      5.45    7994.8       0.3 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112434.3      5.45    7994.7       0.3 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112455.4      5.45    7994.4       0.3 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112455.9      5.45    7989.7       0.3 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112466.6      5.45    7989.8       0.3 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112476.3      5.45    7989.4       0.3 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112488.5      5.45    7989.9       0.3 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112515.4      5.45    7990.4       0.3 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112521.0      5.45    7989.9       0.3 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112541.1      5.45    7986.5       0.3 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112546.1      5.45    7986.5       0.3 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:17  112568.5      5.45    7986.4       0.3 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112570.5      5.45    7985.1       0.3 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112571.1      5.44    7983.5       0.3 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112632.8      5.44    7986.4       0.3 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112674.0      5.44    7987.0       0.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112686.7      5.44    7987.3       0.3 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112705.0      5.44    7986.4       0.3 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112723.0      5.44    7985.7       0.3 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112761.7      5.44    7987.5       0.3 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112800.3      5.44    7989.4       0.3 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112830.8      5.44    7990.7       0.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112835.9      5.44    7990.9       0.3 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112838.7      5.44    7990.8       0.3 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112843.5      5.44    7990.8       0.3 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112844.0      5.44    7989.2       0.3 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112864.6      5.44    7989.4       0.3 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112872.7      5.44    7989.8       0.3 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:18  112894.6      5.44    7986.6       0.3 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  112906.0      5.44    7986.8       0.3 genblk3[6].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  112944.6      5.44    7988.2       0.3 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  112955.3      5.44    7987.4       0.3 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  112965.0      5.44    7987.6       0.3 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  112974.6      5.44    7987.8       0.3 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  112977.2      5.44    7987.7       0.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  112998.0      5.44    7988.1       0.3 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  113010.0      5.44    7985.5       0.3 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  113023.2      5.44    7985.7       0.3 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  113042.7      5.43    7986.5       0.3 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  113069.9      5.43    7986.3       0.3 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  113108.6      5.43    7988.3       0.3 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  113147.2      5.43    7990.3       0.3 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  113195.5      5.43    7992.4       0.3 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  113229.0      5.43    7988.9       0.3 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  113242.2      5.43    7989.2       0.3 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:19  113280.6      5.43    7990.9       0.3 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113288.5      5.43    7990.5       0.3 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113307.3      5.43    7990.2       0.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113317.0      5.43    7990.6       0.3 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113321.5      5.43    7990.6       0.3 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113331.2      5.43    7990.9       0.3 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113332.7      5.43    7990.0       0.3 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113357.6      5.43    7990.3       0.3 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113376.9      5.43    7984.7       0.3 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113375.7      5.43    7984.6       0.3 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113385.6      5.43    7984.8       0.3 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113396.0      5.43    7984.6       0.3 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113397.3      5.43    7984.5       0.3 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:20  113401.1      5.43    7981.9       0.3 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:20  113405.7      5.43    7981.7       0.3 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:21  113405.7      5.43    7981.6       0.3 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:21  113411.8      5.43    7981.3       0.3 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:21  113417.9      5.43    7981.0       0.3 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:21  113422.2      5.43    7979.4       0.3 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:21  113423.5      5.43    7978.9       0.3 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:21  113444.0      5.43    7976.7       0.3 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:21  113451.2      5.43    7974.0       0.3 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:21  113462.6      5.43    7974.4       0.3 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:21  113465.9      5.43    7974.3       0.3 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:21  113465.9      5.43    7974.3       0.3                                0.00  
    0:03:25  113109.6      5.43    7971.3       0.3                                0.00  


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:26  113109.6      5.43    7971.3       0.3                                0.00  
    0:03:26  113143.6      5.43    7967.9       0.1 net136233                      0.00  
    0:03:27  113174.9      5.43    7966.8       0.1 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27  113208.4      5.42    7965.7       0.1 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27  113262.3      5.42    7964.4       0.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27  113315.2      5.42    7961.8       0.1 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27  113317.2      5.42    7961.7       0.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27  113350.0      5.42    7961.2       0.1 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27  113352.3      5.42    7961.0       0.1 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27  113387.4      5.42    7959.5       0.1 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27  113422.2      5.42    7958.9       0.1 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27  113432.1      5.42    7957.9       0.1 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27  113442.0      5.42    7957.0       0.1 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:27  113451.9      5.42    7956.0       0.1 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113491.3      5.42    7953.6       0.1 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113491.6      5.42    7953.5       0.1 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113516.5      5.42    7953.2       0.1 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113569.6      5.42    7951.3       0.1 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113666.9      5.42    7948.6       0.1 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113711.9      5.42    7947.4       0.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113760.4      5.42    7945.9       0.1 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113773.7      5.42    7945.3       0.1 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113794.5      5.42    7945.1       0.1 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113883.5      5.42    7942.8       0.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113884.5      5.42    7942.7       0.1 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113886.8      5.42    7939.8       0.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:28  113918.8      5.42    7936.6       0.1 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:29  113919.3      5.42    7936.2       0.1 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:29  113918.5      5.42    7934.4       0.1 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:29  113973.9      5.42    7930.2       0.1 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:29  114020.9      5.42    7929.9       0.1 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:29  114068.7      5.42    7929.8       0.1 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:29  114091.3      5.42    7929.2       0.1 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:29  114101.3      5.42    7928.9       0.1 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:29  114133.3      5.42    7928.7       0.1 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:29  114142.9      5.42    7928.0       0.1 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:29  114147.8      5.42    7927.7       0.1 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30  114148.8      5.42    7927.7       0.1 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30  114196.6      5.42    7927.4       0.1 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30  114252.5      5.42    7926.7       0.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30  114244.6      5.42    7926.1       0.1 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30  114247.1      5.42    7925.4       0.1 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30  114271.5      5.42    7924.7       0.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30  114302.0      5.42    7924.3       0.1 genblk3[11].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30  114305.8      5.41    7923.8       0.1 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30  114352.3      5.41    7922.2       0.1 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30  114378.3      5.41    7921.3       0.1 genblk3[11].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30  114445.4      5.41    7919.4       0.1 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:30  114445.4      5.41    7917.4       0.1 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114497.5      5.41    7916.3       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114521.1      5.41    7915.2       0.1 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114527.7      5.41    7914.8       0.1 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114535.3      5.41    7914.2       0.1 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114560.0      5.41    7913.6       0.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114618.9      5.41    7912.3       0.1 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114647.7      5.41    7910.9       0.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114649.2      5.41    7910.7       0.1 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114687.6      5.41    7909.7       0.1 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114687.8      5.40    7909.5       0.1 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114702.6      5.40    7908.5       0.1 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114734.1      5.40    7905.2       0.1 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114755.2      5.40    7901.9       0.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:31  114820.0      5.40    7899.9       0.1 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:32  114820.2      5.40    7899.8       0.1 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:32  114821.0      5.40    7899.8       0.1 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:32  114821.8      5.40    7899.8       0.1 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:32  114822.3      5.40    7899.7       0.1 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:32  114940.2      5.40    7899.1       0.1 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:32  114962.5      5.40    7898.0       0.1 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:32  114969.4      5.40    7894.0       0.1 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:32  115044.4      5.40    7896.5       0.0 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:32  115072.3      5.40    7894.7       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:33  115093.9      5.40    7892.1       0.0 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:33  115130.5      5.40    7890.4       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:33  115175.3      5.40    7889.4       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:33  115210.1      5.40    7888.6       0.0 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:33  115210.1      5.40    7888.4       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:33  115228.9      5.40    7886.6       0.0 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:33  115240.3      5.40    7883.5       0.0 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:33  115251.8      5.40    7880.5       0.0 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:33  115286.8      5.39    7876.9       0.0 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:33  115284.3      5.39    7876.3       0.0 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:33  115315.8      5.39    7875.0       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:33  115377.1      5.39    7873.2       0.0 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:34  115436.0      5.39    7870.1       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:34  115449.0      5.39    7869.0       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:34  115480.7      5.39    7867.3       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:34  115530.8      5.39    7865.8       0.0 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:34  115564.9      5.39    7865.1       0.0 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:34  115610.4      5.39    7862.7       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:34  115617.2      5.39    7861.7       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:34  115642.6      5.39    7857.0       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:34  115649.5      5.39    7856.0       0.0 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:34  115710.7      5.39    7854.6       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:35  115744.3      5.38    7850.6       0.0 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:35  115779.4      5.38    7850.3       0.0 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:35  115779.9      5.38    7850.0       0.0 net133782                      0.00  
    0:03:35  115779.9      5.38    7849.7       0.0                                0.00  
    0:03:36  115778.6      5.38    7848.0       0.0                                0.00  
    0:03:36  115783.4      5.38    7847.3       0.0                                0.00  
    0:03:36  115785.2      5.38    7845.5       0.0                                0.00  
    0:03:36  115790.8      5.38    7844.7       0.0                                0.00  
    0:03:36  115791.3      5.38    7844.5       0.0                                0.00  
    0:03:36  115791.3      5.38    7844.2       0.0                                0.00  
    0:03:36  115791.6      5.38    7843.7       0.0                                0.00  
    0:03:36  115793.3      5.38    7841.0       0.0                                0.00  
    0:03:36  115785.0      5.38    7840.2       0.0                                0.00  
    0:03:36  115786.2      5.38    7839.8       0.0                                0.00  
    0:03:36  115788.5      5.38    7838.9       0.0                                0.00  
    0:03:36  115783.2      5.38    7838.3       0.0                                0.00  
    0:03:36  115789.0      5.38    7836.8       0.0                                0.00  
    0:03:36  115790.3      5.38    7836.8       0.0                                0.00  
    0:03:37  115799.4      5.38    7835.8       0.0                                0.00  
    0:03:37  115800.2      5.38    7834.9       0.0                                0.00  
    0:03:37  115803.0      5.38    7833.4       0.0                                0.00  
    0:03:37  115784.2      5.38    7832.2       0.0                                0.00  
    0:03:37  115774.0      5.38    7831.3       0.0                                0.00  
    0:03:37  115765.1      5.38    7829.9       0.0                                0.00  
    0:03:37  115766.4      5.38    7829.8       0.0                                0.00  
    0:03:37  115766.4      5.38    7829.5       0.0                                0.00  
    0:03:37  115753.4      5.38    7827.6       0.0                                0.00  
    0:03:37  115753.4      5.38    7825.7       0.0                                0.00  
    0:03:37  115757.3      5.38    7824.9       0.0                                0.00  
    0:03:37  115777.6      5.38    7825.4       0.0                                0.00  
    0:03:37  115776.1      5.38    7825.1       0.0                                0.00  
    0:03:38  115770.2      5.38    7824.0       0.0                                0.00  
    0:03:38  115762.1      5.38    7823.6       0.0                                0.00  
    0:03:38  115762.1      5.38    7823.4       0.0                                0.00  
    0:03:38  115764.6      5.38    7822.5       0.0                                0.00  
    0:03:38  115763.4      5.38    7820.5       0.0                                0.00  
    0:03:38  115767.9      5.38    7819.1       0.0                                0.00  
    0:03:38  115777.6      5.38    7819.3       0.0                                0.00  
    0:03:38  115780.9      5.38    7816.0       0.0                                0.00  
    0:03:38  115778.3      5.38    7814.0       0.0                                0.00  
    0:03:38  115777.8      5.38    7813.8       0.0                                0.00  
    0:03:38  115782.9      5.38    7812.2       0.0                                0.00  
    0:03:39  115789.0      5.38    7811.2       0.0                                0.00  
    0:03:39  115790.3      5.38    7810.7       0.0                                0.00  
    0:03:39  115803.0      5.38    7810.9       0.0                                0.00  
    0:03:39  115786.5      5.38    7809.7       0.0                                0.00  
    0:03:39  115775.0      5.38    7808.2       0.0                                0.00  
    0:03:39  115770.0      5.38    7806.8       0.0                                0.00  
    0:03:39  115762.3      5.38    7806.2       0.0                                0.00  
    0:03:39  115760.8      5.38    7806.1       0.0                                0.00  
    0:03:39  115762.1      5.38    7805.4       0.0                                0.00  
    0:03:39  115764.1      5.38    7805.0       0.0                                0.00  
    0:03:39  115766.2      5.38    7804.6       0.0                                0.00  
    0:03:39  115777.8      5.38    7804.1       0.0                                0.00  
    0:03:40  115777.8      5.38    7803.8       0.0                                0.00  
    0:03:40  115767.9      5.38    7801.6       0.0                                0.00  
    0:03:40  115767.9      5.38    7800.0       0.0                                0.00  
    0:03:40  115765.4      5.38    7796.6       0.0                                0.00  
    0:03:40  115766.7      5.38    7794.7       0.0                                0.00  
    0:03:40  115766.7      5.38    7794.6       0.0                                0.00  
    0:03:40  115755.2      5.38    7794.1       0.0                                0.00  
    0:03:40  115753.7      5.38    7794.0       0.0                                0.00  
    0:03:40  115764.4      5.38    7791.8       0.0                                0.00  
    0:03:40  115785.0      5.38    7792.2       0.0                                0.00  
    0:03:40  115785.0      5.38    7790.5       0.0                                0.00  
    0:03:40  115791.8      5.38    7789.9       0.0                                0.00  
    0:03:40  115789.8      5.38    7789.6       0.0                                0.00  
    0:03:40  115794.1      5.38    7788.3       0.0                                0.00  
    0:03:41  115798.2      5.38    7787.8       0.0                                0.00  
    0:03:41  115807.1      5.38    7787.5       0.0                                0.00  
    0:03:41  115807.1      5.38    7787.3       0.0                                0.00  
    0:03:41  115817.2      5.38    7786.4       0.0                                0.00  
    0:03:41  115840.6      5.38    7784.4       0.0                                0.00  
    0:03:41  115826.4      5.38    7781.5       0.0                                0.00  
    0:03:41  115828.9      5.38    7778.2       0.0                                0.00  
    0:03:41  115850.0      5.38    7777.8       0.0                                0.00  
    0:03:41  115899.3      5.38    7777.8       0.0                                0.00  
    0:03:41  115904.2      5.38    7775.4       0.0                                0.00  
    0:03:41  115905.9      5.38    7774.4       0.0                                0.00  
    0:03:41  115912.8      5.38    7771.9       0.0                                0.00  
    0:03:41  115914.1      5.38    7771.7       0.0                                0.00  
    0:03:42  115892.7      5.38    7771.9       0.0                                0.00  
    0:03:42  115890.7      5.38    7769.4       0.0                                0.00  
    0:03:42  115889.4      5.38    7767.8       0.0                                0.00  
    0:03:42  115889.4      5.38    7767.6       0.0                                0.00  
    0:03:42  115889.7      5.38    7765.0       0.0                                0.00  
    0:03:42  115889.7      5.38    7764.9       0.0                                0.00  
    0:03:42  115889.7      5.38    7764.8       0.0                                0.00  
    0:03:42  115889.7      5.38    7764.7       0.0                                0.00  
    0:03:42  115889.7      5.38    7764.6       0.0                                0.00  
    0:03:42  115889.7      5.38    7764.4       0.0                                0.00  
    0:03:42  115900.6      5.38    7762.7       0.0                                0.00  
    0:03:42  115892.7      5.38    7760.5       0.0                                0.00  
    0:03:42  115900.8      5.38    7756.5       0.0                                0.00  
    0:03:43  115899.3      5.38    7755.9       0.0                                0.00  
    0:03:43  115902.6      5.38    7755.6       0.0                                0.00  
    0:03:43  115905.2      5.38    7754.7       0.0                                0.00  
    0:03:43  115905.2      5.38    7754.5       0.0                                0.00  
    0:03:43  115954.2      5.38    7752.3       0.0                                0.00  
    0:03:43  115954.2      5.38    7752.1       0.0                                0.00  
    0:03:43  115967.4      5.38    7750.1       0.0                                0.00  
    0:03:43  115967.4      5.38    7748.7       0.0                                0.00  
    0:03:43  115972.0      5.38    7745.2       0.0                                0.00  
    0:03:43  115975.1      5.38    7744.5       0.0                                0.00  
    0:03:43  115979.1      5.38    7743.3       0.0                                0.00  
    0:03:43  115972.8      5.38    7742.9       0.0                                0.00  
    0:03:43  115975.3      5.38    7742.1       0.0                                0.00  
    0:03:44  115971.0      5.38    7739.0       0.0                                0.00  
    0:03:44  115986.7      5.38    7737.6       0.0                                0.00  
    0:03:44  115985.2      5.38    7737.4       0.0                                0.00  
    0:03:44  115976.3      5.38    7734.2       0.0                                0.00  
    0:03:44  115988.8      5.38    7734.0       0.0                                0.00  
    0:03:44  116007.6      5.38    7732.2       0.0                                0.00  
    0:03:44  116027.4      5.38    7731.0       0.0                                0.00  
    0:03:44  116016.7      5.38    7729.4       0.0                                0.00  
    0:03:44  116016.7      5.38    7728.7       0.0                                0.00  
    0:03:44  116019.3      5.38    7728.0       0.0                                0.00  
    0:03:44  116030.0      5.38    7725.4       0.0                                0.00  
    0:03:44  116028.4      5.38    7725.1       0.0                                0.00  
    0:03:44  116024.4      5.38    7724.6       0.0                                0.00  
    0:03:44  116025.4      5.38    7724.1       0.0                                0.00  
    0:03:44  116027.4      5.38    7721.7       0.0                                0.00  
    0:03:45  115996.4      5.38    7721.0       0.0                                0.00  
    0:03:45  115989.0      5.38    7719.5       0.0                                0.00  
    0:03:45  115981.4      5.38    7718.9       0.0                                0.00  
    0:03:45  115951.7      5.38    7718.0       0.0                                0.00  
    0:03:45  115928.3      5.38    7717.4       0.0                                0.00  
    0:03:45  115905.9      5.38    7717.0       0.0                                0.00  
    0:03:45  115933.6      5.38    7715.8       0.0                                0.00  
    0:03:45  115935.7      5.38    7715.4       0.0                                0.00  
    0:03:45  115950.4      5.38    7713.9       0.0                                0.00  
    0:03:45  115945.3      5.38    7712.3       0.0                                0.00  
    0:03:45  115945.8      5.38    7711.4       0.0                                0.00  
    0:03:45  115948.1      5.38    7711.1       0.0                                0.00  
    0:03:46  115947.6      5.38    7711.1       0.0                                0.00  
    0:03:46  115973.0      5.38    7708.5       0.0                                0.00  
    0:03:46  115972.3      5.38    7708.3       0.0                                0.00  
    0:03:46  115971.5      5.38    7707.6       0.0                                0.00  
    0:03:46  115953.2      5.38    7706.0       0.0                                0.00  
    0:03:46  115953.2      5.38    7705.5       0.0                                0.00  
    0:03:46  115958.5      5.38    7705.0       0.0                                0.00  
    0:03:46  115950.2      5.38    7702.6       0.0                                0.00  
    0:03:46  115951.4      5.38    7702.2       0.0                                0.00  
    0:03:46  115967.2      5.38    7701.0       0.0                                0.00  
    0:03:46  115964.9      5.38    7700.5       0.0                                0.00  
    0:03:46  115968.4      5.38    7697.9       0.0                                0.00  
    0:03:46  115978.9      5.38    7697.6       0.0                                0.00  
    0:03:47  115978.4      5.38    7696.8       0.0                                0.00  
    0:03:47  115975.6      5.38    7696.3       0.0                                0.00  
    0:03:47  115964.6      5.38    7695.3       0.0                                0.00  
    0:03:47  115967.2      5.38    7694.3       0.0                                0.00  
    0:03:47  115992.8      5.38    7689.8       0.0                                0.00  
    0:03:47  115992.8      5.38    7685.8       0.0                                0.00  
    0:03:47  115990.3      5.38    7682.6       0.0                                0.00  
    0:03:47  115990.3      5.38    7682.4       0.0                                0.00  
    0:03:47  115965.9      5.38    7681.1       0.0                                0.00  
    0:03:47  115964.6      5.38    7680.6       0.0                                0.00  
    0:03:47  115961.6      5.38    7680.3       0.0                                0.00  
    0:03:47  115948.4      5.38    7679.1       0.0                                0.00  
    0:03:47  115951.4      5.38    7677.4       0.0                                0.00  
    0:03:47  115952.9      5.38    7676.4       0.0                                0.00  
    0:03:47  115959.6      5.38    7673.5       0.0                                0.00  
    0:03:47  115960.8      5.38    7672.8       0.0                                0.00  
    0:03:48  115975.6      5.38    7671.5       0.0                                0.00  
    0:03:48  115990.6      5.38    7667.9       0.0                                0.00  
    0:03:48  115994.1      5.38    7664.9       0.0                                0.00  
    0:03:48  116015.5      5.38    7664.2       0.0                                0.00  
    0:03:48  116020.5      5.38    7663.3       0.0                                0.00  
    0:03:48  116019.8      5.38    7662.4       0.0                                0.00  
    0:03:48  116022.8      5.38    7661.3       0.0                                0.00  
    0:03:48  116006.8      5.38    7657.7       0.0                                0.00  
    0:03:48  116008.3      5.38    7657.4       0.0                                0.00  
    0:03:48  115985.0      5.38    7657.3       0.0                                0.00  
    0:03:48  115965.9      5.38    7655.1       0.0                                0.00  
    0:03:48  115992.1      5.38    7653.9       0.0                                0.00  
    0:03:48  115984.5      5.38    7653.4       0.0                                0.00  
    0:03:48  115986.5      5.38    7653.1       0.0                                0.00  
    0:03:48  115982.9      5.38    7651.8       0.0                                0.00  
    0:03:48  115982.9      5.38    7651.4       0.0                                0.00  
    0:03:49  115999.5      5.38    7647.6       0.0                                0.00  
    0:03:49  115994.9      5.38    7646.7       0.0                                0.00  
    0:03:49  116008.9      5.38    7645.5       0.0                                0.00  
    0:03:49  116024.6      5.38    7644.0       0.0                                0.00  
    0:03:49  116031.5      5.38    7640.9       0.0                                0.00  
    0:03:49  116034.0      5.38    7640.3       0.0                                0.00  
    0:03:49  116046.7      5.38    7633.4       0.0                                0.00  
    0:03:49  116046.7      5.38    7633.2       0.0                                0.00  
    0:03:49  116059.9      5.38    7631.6       0.0                                0.00  
    0:03:49  116084.6      5.38    7630.5       0.0                                0.00  
    0:03:49  116079.3      5.38    7629.8       0.0                                0.00  
    0:03:49  116080.8      5.38    7629.1       0.0                                0.00  
    0:03:49  116077.5      5.38    7627.2       0.0                                0.00  
    0:03:50  116090.7      5.38    7626.7       0.0                                0.00  
    0:03:50  116092.5      5.38    7624.5       0.0                                0.00  
    0:03:50  116077.2      5.38    7623.7       0.0                                0.00  
    0:03:50  116068.3      5.38    7620.1       0.0                                0.00  
    0:03:50  116063.0      5.38    7617.6       0.0                                0.00  
    0:03:50  116069.3      5.38    7612.1       0.0                                0.00  
    0:03:50  116066.3      5.38    7609.5       0.0                                0.00  
    0:03:50  116060.2      5.38    7607.4       0.0                                0.00  
    0:03:50  116063.5      5.38    7605.8       0.0                                0.00  
    0:03:50  116075.7      5.38    7605.8       0.0                                0.00  
    0:03:50  116078.7      5.38    7603.2       0.0                                0.00  
    0:03:50  116090.4      5.38    7601.3       0.0                                0.00  
    0:03:51  116093.2      5.38    7600.9       0.0                                0.00  
    0:03:51  116094.8      5.38    7599.5       0.0                                0.00  
    0:03:51  116096.0      5.38    7606.4       0.0                                0.00  
    0:03:51  116098.1      5.38    7603.7       0.0                                0.00  
    0:03:51  116100.1      5.38    7603.6       0.0                                0.00  
    0:03:51  116098.8      5.38    7601.3       0.0                                0.00  
    0:03:51  116098.3      5.38    7596.0       0.0                                0.00  
    0:03:51  116083.6      5.38    7595.5       0.0                                0.00  
    0:03:51  116076.0      5.38    7590.8       0.0                                0.00  
    0:03:51  116076.0      5.38    7589.5       0.0                                0.00  
    0:03:51  116078.2      5.38    7586.2       0.0                                0.00  
    0:03:51  116083.8      5.38    7585.7       0.0                                0.00  
    0:03:51  116086.1      5.38    7584.2       0.0                                0.00  
    0:03:52  116106.7      5.38    7578.0       0.0                                0.00  
    0:03:52  116105.2      5.38    7575.0       0.0                                0.00  
    0:03:52  116105.2      5.38    7574.9       0.0                                0.00  
    0:03:52  116105.2      5.38    7574.4       0.0                                0.00  
    0:03:52  116104.7      5.38    7574.3       0.0                                0.00  
    0:03:52  116104.7      5.38    7573.6       0.0                                0.00  
    0:03:52  116105.9      5.38    7572.1       0.0                                0.00  
    0:03:52  116107.2      5.38    7572.0       0.0                                0.00  
    0:03:52  116107.7      5.38    7570.0       0.0                                0.00  
    0:03:52  116109.2      5.38    7569.6       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:52  116109.2      5.38    7569.6       0.0                                0.00  
    0:03:52  116109.2      5.38    7569.6       0.0                                0.00  
    0:03:54  113822.7      5.38    7565.1       0.2                                0.00  
    0:03:54  113017.1      5.38    7549.9       0.2                                0.00  
    0:03:55  112790.9      5.38    7549.9       0.2                                0.00  
    0:03:55  112721.0      5.38    7549.9       0.2                                0.00  
    0:03:55  112718.5      5.38    7549.9       0.2                                0.00  
    0:03:55  112718.5      5.38    7549.9       0.2                                0.00  
    0:03:56  112786.8      5.38    7549.3       0.1 mac_done_x[8][12]              0.00  
    0:03:56  112788.1      5.38    7549.3       0.1 mac_done_x[5][13]              0.00  
    0:03:56  112793.9      5.38    7549.2       0.1 mac_done_x[8][2]               0.00  
    0:03:57  112792.9      5.38    7549.2       0.1 mac_done_x[8][2]               0.00  
    0:03:57  112794.7      5.38    7549.1       0.1 mac_done_x[8][4]               0.00  
    0:03:58  112796.2      5.38    7549.1       0.1                                0.00  
    0:04:00  112087.7      5.42    7600.9       0.1                                0.00  
    0:04:01  111750.9      5.47    7636.7       0.1                                0.00  
    0:04:02  111600.0      5.49    7650.8       0.1                                0.00  
    0:04:02  111567.9      5.51    7652.1       0.1                                0.00  
    0:04:02  111559.8      5.51    7652.4       0.1                                0.00  
    0:04:02  111559.8      5.51    7652.4       0.1                                0.00  
    0:04:02  111559.8      5.51    7652.4       0.1                                0.00  
    0:04:02  111559.8      5.51    7652.4       0.1                                0.00  
    0:04:04  111562.4      5.50    7651.8       0.1 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:05  111603.3      5.46    7648.4       0.1 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:05  111631.7      5.44    7645.6       0.1 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:05  111651.1      5.44    7644.6       0.1 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:05  111711.8      5.43    7642.6       0.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:05  111720.4      5.42    7640.3       0.1 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:05  111787.8      5.41    7635.9       0.1 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:05  111823.6      5.41    7634.4       0.1 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:05  111840.1      5.40    7632.1       0.1 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:05  111930.1      5.39    7627.4       0.1 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:05  111955.5      5.39    7626.0       0.1 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:05  111979.4      5.39    7625.4       0.1 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:06  112058.7      5.38    7621.2       0.1 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:06  112058.7      5.38    7621.1       0.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:06  112124.3      5.37    7617.9       0.1 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:06  112183.2      5.37    7616.6       0.1 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:06  112249.8      5.37    7614.9       0.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:06  112266.8      5.37    7614.5       0.1 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:06  112284.6      5.37    7612.0       0.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:06  112327.1      5.37    7610.7       0.1 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:06  112353.0      5.36    7609.5       0.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:06  112353.8      5.36    7609.4       0.1                                0.00  
    0:04:06  112359.1      5.36    7609.0       0.1                                0.00  
    0:04:07  112364.4      5.36    7608.0       0.1                                0.00  
    0:04:07  112378.2      5.36    7607.1       0.1                                0.00  
    0:04:07  112410.4      5.35    7602.8       0.1                                0.00  
    0:04:07  112412.7      5.35    7602.5       0.1                                0.00  
    0:04:07  112430.3      5.35    7601.8       0.1                                0.00  
    0:04:07  112463.0      5.35    7597.0       0.1                                0.00  
    0:04:07  112475.5      5.35    7596.3       0.1                                0.00  
    0:04:07  112476.8      5.35    7596.2       0.1                                0.00  
    0:04:07  112492.5      5.35    7594.8       0.1                                0.00  
    0:04:07  112497.6      5.35    7592.0       0.1                                0.00  
    0:04:07  112498.9      5.35    7591.7       0.1                                0.00  
    0:04:07  112502.7      5.35    7591.1       0.1                                0.00  
    0:04:07  112502.7      5.35    7591.0       0.1                                0.00  
    0:04:08  112512.3      5.35    7589.4       0.1                                0.00  
    0:04:08  112522.3      5.35    7587.8       0.1                                0.00  
    0:04:08  112522.8      5.35    7587.6       0.1                                0.00  
    0:04:08  112532.9      5.35    7585.6       0.1                                0.00  
    0:04:08  112535.5      5.35    7584.0       0.1                                0.00  
    0:04:08  112538.0      5.35    7583.6       0.1                                0.00  
    0:04:08  112550.5      5.35    7582.5       0.1                                0.00  
    0:04:08  112553.0      5.35    7582.1       0.1                                0.00  
    0:04:08  112548.9      5.35    7581.4       0.1                                0.00  
    0:04:08  112554.0      5.35    7580.7       0.1                                0.00  
    0:04:08  112548.4      5.35    7580.1       0.1                                0.00  
    0:04:09  112551.0      5.35    7579.2       0.1                                0.00  
    0:04:09  112553.5      5.35    7578.8       0.1                                0.00  
    0:04:09  112559.1      5.35    7578.3       0.1                                0.00  
    0:04:09  112552.5      5.35    7575.3       0.1                                0.00  
    0:04:09  112563.7      5.35    7573.8       0.1                                0.00  
    0:04:09  112576.1      5.35    7571.5       0.1                                0.00  
    0:04:09  112576.6      5.35    7571.3       0.1                                0.00  
    0:04:09  112586.8      5.35    7569.9       0.1                                0.00  
    0:04:09  112592.4      5.35    7568.9       0.1                                0.00  
    0:04:09  112597.2      5.35    7568.4       0.1                                0.00  
    0:04:09  112608.9      5.35    7563.3       0.1                                0.00  
    0:04:09  112608.9      5.35    7563.2       0.1                                0.00  
    0:04:10  112610.2      5.35    7562.8       0.1                                0.00  
    0:04:10  112606.9      5.35    7562.4       0.1                                0.00  
    0:04:10  112602.8      5.35    7561.5       0.1                                0.00  
    0:04:10  112607.6      5.35    7561.0       0.1                                0.00  
    0:04:10  112601.3      5.35    7560.5       0.1                                0.00  
    0:04:10  112596.2      5.35    7559.8       0.1                                0.00  
    0:04:10  112615.5      5.35    7557.1       0.1                                0.00  
    0:04:10  112621.9      5.35    7556.3       0.1                                0.00  
    0:04:10  112641.7      5.35    7553.4       0.1                                0.00  
    0:04:10  112657.0      5.35    7549.2       0.1                                0.00  
    0:04:10  112666.4      5.35    7547.3       0.1                                0.00  
    0:04:10  112668.1      5.35    7547.1       0.1                                0.00  
    0:04:11  112664.1      5.35    7545.1       0.1                                0.00  
    0:04:11  112675.3      5.35    7543.4       0.1                                0.00  
    0:04:11  112675.3      5.35    7543.1       0.1                                0.00  
    0:04:11  112676.0      5.35    7542.6       0.1                                0.00  
    0:04:11  112678.3      5.35    7542.3       0.1                                0.00  
    0:04:11  112680.8      5.35    7541.9       0.1                                0.00  
    0:04:11  112680.3      5.35    7540.3       0.1                                0.00  
    0:04:11  112683.1      5.35    7540.2       0.1                                0.00  
    0:04:12  112680.6      5.35    7539.2       0.1                                0.00  
    0:04:12  112683.6      5.35    7538.4       0.1                                0.00  
    0:04:12  112684.9      5.35    7536.7       0.1                                0.00  
    0:04:12  112685.9      5.35    7536.7       0.1                                0.00  
    0:04:12  112686.2      5.35    7535.3       0.1                                0.00  
    0:04:12  112678.3      5.35    7534.7       0.1                                0.00  
    0:04:12  112683.4      5.35    7534.1       0.1                                0.00  
    0:04:12  112690.5      5.35    7529.8       0.1                                0.00  
    0:04:12  112695.6      5.35    7529.2       0.1                                0.00  
    0:04:13  112699.4      5.35    7528.8       0.1                                0.00  
    0:04:13  112700.7      5.35    7528.6       0.1                                0.00  
    0:04:13  112700.4      5.35    7528.6       0.1                                0.00  
    0:04:13  112700.4      5.35    7527.2       0.1                                0.00  
    0:04:13  112708.5      5.35    7525.9       0.1                                0.00  
    0:04:13  112724.3      5.35    7522.5       0.1                                0.00  
    0:04:13  112727.9      5.35    7522.2       0.1                                0.00  
    0:04:13  112728.4      5.35    7521.4       0.1                                0.00  
    0:04:13  112738.8      5.35    7519.9       0.1                                0.00  
    0:04:13  112742.6      5.35    7517.8       0.1                                0.00  
    0:04:14  112743.9      5.35    7517.7       0.1                                0.00  
    0:04:14  112747.7      5.35    7516.3       0.1                                0.00  
    0:04:14  112743.9      5.35    7515.2       0.1                                0.00  
    0:04:14  112734.2      5.35    7514.2       0.1                                0.00  
    0:04:14  112732.7      5.35    7513.2       0.1                                0.00  
    0:04:14  112735.2      5.35    7512.7       0.1                                0.00  
    0:04:14  112737.8      5.35    7512.5       0.1                                0.00  
    0:04:14  112740.3      5.35    7510.8       0.1                                0.00  
    0:04:14  112763.7      5.35    7510.2       0.1                                0.00  
    0:04:14  112773.9      5.35    7508.7       0.1                                0.00  
    0:04:14  112765.5      5.35    7508.6       0.1                                0.00  
    0:04:15  112757.8      5.35    7508.2       0.1                                0.00  
    0:04:15  112760.9      5.35    7506.8       0.1                                0.00  
    0:04:15  112760.9      5.35    7506.6       0.1                                0.00  
    0:04:15  112761.7      5.35    7506.2       0.1                                0.00  
    0:04:15  112755.6      5.35    7505.5       0.1                                0.00  
    0:04:15  112758.6      5.35    7505.2       0.1                                0.00  
    0:04:15  112757.8      5.35    7504.1       0.1                                0.00  
    0:04:16  112770.8      5.35    7502.6       0.1                                0.00  
    0:04:16  112771.3      5.35    7502.3       0.1                                0.00  
    0:04:16  112765.2      5.35    7502.0       0.1                                0.00  
    0:04:16  112761.4      5.35    7501.2       0.1                                0.00  
    0:04:16  112762.7      5.35    7500.8       0.1                                0.00  
    0:04:16  112763.9      5.35    7500.2       0.1                                0.00  
    0:04:16  112770.3      5.35    7499.2       0.1                                0.00  
    0:04:16  112770.3      5.35    7499.1       0.1                                0.00  
    0:04:16  112774.1      5.35    7498.0       0.1                                0.00  
    0:04:17  112769.0      5.35    7496.7       0.1                                0.00  
    0:04:17  112768.3      5.35    7496.5       0.1                                0.00  
    0:04:17  112769.5      5.35    7496.3       0.1                                0.00  
    0:04:17  112769.5      5.35    7496.2       0.1                                0.00  
    0:04:17  112772.1      5.35    7495.2       0.1                                0.00  
    0:04:17  112766.0      5.35    7493.8       0.1                                0.00  
    0:04:17  112766.0      5.35    7493.6       0.1                                0.00  
    0:04:17  112770.8      5.35    7492.9       0.1                                0.00  
    0:04:18  112770.6      5.35    7492.7       0.1                                0.00  
    0:04:18  112771.8      5.35    7492.5       0.1                                0.00  
    0:04:18  112771.6      5.35    7492.3       0.1                                0.00  
    0:04:18  112772.1      5.35    7491.9       0.1                                0.00  
    0:04:18  112774.6      5.35    7491.5       0.1                                0.00  
    0:04:18  112776.7      5.35    7491.2       0.1                                0.00  
    0:04:18  112776.7      5.35    7491.0       0.1                                0.00  
    0:04:18  112774.6      5.35    7490.9       0.1                                0.00  
    0:04:18  112776.9      5.35    7490.7       0.1                                0.00  
    0:04:18  112776.9      5.35    7490.6       0.1                                0.00  
    0:04:18  112779.5      5.35    7490.3       0.1                                0.00  
    0:04:18  112783.3      5.35    7489.7       0.1                                0.00  
    0:04:19  112775.4      5.35    7489.2       0.1                                0.00  
    0:04:19  112780.2      5.35    7488.3       0.1                                0.00  
    0:04:19  112786.3      5.35    7486.8       0.1                                0.00  
    0:04:19  112784.3      5.35    7486.7       0.1                                0.00  
    0:04:19  112786.6      5.35    7486.4       0.1                                0.00  
    0:04:19  112786.6      5.35    7486.1       0.1                                0.00  
    0:04:19  112783.8      5.35    7485.6       0.1                                0.00  
    0:04:19  112784.3      5.35    7485.2       0.1                                0.00  
    0:04:19  112784.8      5.35    7484.5       0.1                                0.00  
    0:04:19  112778.2      5.35    7484.1       0.1                                0.00  
    0:04:20  112781.2      5.35    7483.9       0.1                                0.00  
    0:04:20  112780.2      5.35    7483.2       0.1                                0.00  
    0:04:20  112780.5      5.35    7483.1       0.1                                0.00  
    0:04:20  112780.5      5.35    7482.9       0.1                                0.00  
    0:04:20  112779.2      5.35    7482.8       0.1                                0.00  
    0:04:20  112774.9      5.35    7482.2       0.1                                0.00  
    0:04:20  112774.9      5.35    7482.0       0.1                                0.00  
    0:04:20  112774.6      5.35    7481.7       0.1                                0.00  
    0:04:20  112774.6      5.35    7481.7       0.1                                0.00  
    0:04:20  112767.0      5.35    7481.3       0.1                                0.00  
    0:04:21  112767.8      5.35    7481.2       0.1                                0.00  
    0:04:21  112792.7      5.35    7479.4       0.1                                0.00  
    0:04:21  112797.2      5.35    7477.1       0.1                                0.00  
    0:04:21  112789.6      5.35    7476.6       0.1                                0.00  
    0:04:21  112786.1      5.35    7475.4       0.1                                0.00  
    0:04:21  112777.7      5.35    7473.1       0.1                                0.00  
    0:04:21  112777.7      5.35    7472.7       0.1                                0.00  
    0:04:21  112780.2      5.35    7471.1       0.1                                0.00  
    0:04:21  112780.2      5.35    7470.5       0.1                                0.00  
    0:04:21  112790.9      5.35    7467.7       0.1                                0.00  
    0:04:22  112791.9      5.35    7467.2       0.1                                0.00  
    0:04:22  112791.1      5.35    7462.8       0.1                                0.00  
    0:04:22  112791.6      5.35    7462.5       0.1                                0.00  
    0:04:22  112804.1      5.35    7462.4       0.1                                0.00  
    0:04:22  112805.6      5.35    7462.3       0.1                                0.00  
    0:04:22  112808.7      5.35    7462.0       0.1                                0.00  
    0:04:22  112807.2      5.35    7461.8       0.1                                0.00  
    0:04:22  112806.6      5.35    7457.9       0.1                                0.00  
    0:04:22  112798.5      5.35    7457.4       0.1                                0.00  
    0:04:22  112810.7      5.35    7453.4       0.1                                0.00  
    0:04:23  112808.9      5.35    7453.1       0.1                                0.00  
    0:04:23  112812.7      5.35    7451.7       0.1                                0.00  
    0:04:23  112811.2      5.35    7451.8       0.1                                0.00  
    0:04:23  112814.3      5.35    7450.4       0.1                                0.00  
    0:04:23  112811.7      5.35    7447.9       0.1                                0.00  
    0:04:23  112813.0      5.35    7446.4       0.1                                0.00  
    0:04:23  112813.0      5.35    7446.3       0.1                                0.00  
    0:04:23  112815.5      5.35    7445.9       0.1                                0.00  
    0:04:23  112828.5      5.35    7439.9       0.1                                0.00  
    0:04:23  112834.6      5.35    7432.5       0.1                                0.00  
    0:04:23  112822.7      5.35    7431.6       0.1                                0.00  
    0:04:23  112821.6      5.35    7428.1       0.1                                0.00  
    0:04:23  112825.2      5.35    7426.5       0.1                                0.00  
    0:04:24  112820.6      5.35    7425.4       0.1                                0.00  
    0:04:24  112820.6      5.35    7424.8       0.1                                0.00  
    0:04:24  112822.1      5.35    7424.4       0.1                                0.00  
    0:04:24  112823.4      5.35    7424.4       0.1 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:24  112827.2      5.34    7424.2       0.1 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:24  112856.7      5.34    7423.0       0.1 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:24  112856.7      5.34    7422.9       0.1 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:24  112915.4      5.33    7422.1       0.1 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:24  112919.5      5.33    7421.4       0.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:24  112933.5      5.33    7420.9       0.1 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:25  112970.1      5.33    7419.6       0.1 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:25  113004.6      5.33    7418.5       0.1 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:25  113050.9      5.32    7417.0       0.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:25  113092.8      5.32    7416.7       0.1 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:25  113096.1      5.32    7416.4       0.1 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:25  113117.2      5.32    7415.1       0.1 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:25  113204.1      5.32    7412.2       0.1 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:25  113213.8      5.31    7412.6       0.1 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:25  113225.0      5.31    7412.4       0.1 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113244.0      5.31    7413.0       0.1 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113278.3      5.31    7413.5       0.1 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113281.6      5.31    7413.5       0.1 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113290.0      5.31    7414.0       0.1 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113290.5      5.31    7414.0       0.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113321.8      5.30    7415.0       0.1 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113337.0      5.30    7415.3       0.1 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113332.2      5.30    7415.2       0.1 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113368.8      5.30    7416.5       0.1 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113399.3      5.30    7417.3       0.1 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113403.1      5.30    7417.3       0.1 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113426.5      5.30    7417.9       0.1 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:26  113454.7      5.30    7418.1       0.1 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:04:27  113324.8      5.30    7366.3       0.1                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_eyeriss' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_eyeriss_area.txt
report_power > array_eyeriss_power.txt
report_timing -delay min > array_eyeriss_min_delay.txt
report_timing -delay max > array_eyeriss_max_delay.txt
#### write out final netlist ######
write -format verilog array_eyeriss -output array_eyeriss.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unaryrate/array_eyeriss.vg'.
1
exit
Memory usage for this session 361 Mbytes.
Memory usage for this session including child processes 361 Mbytes.
CPU usage for this session 269 seconds ( 0.07 hours ).
Elapsed time for this session 273 seconds ( 0.08 hours ).

Thank you...
