/*
 * Copyright (c) 2016, NVIDIA CORPORATION.  All rights reserved.
 *
 * NVIDIA CORPORATION and its licensors retain all intellectual property
 * and proprietary rights in and to this software, related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA CORPORATION is strictly prohibited.
 */

#ifndef __ABI_MACH_T194_CLOCK_H
#define __ABI_MACH_T194_CLOCK_H

#define TEGRA194_CLK_ACTMON			1
#define TEGRA194_CLK_ADSP			2
#define TEGRA194_CLK_ADSPNEON			3
#define TEGRA194_CLK_AHUB			4
#define TEGRA194_CLK_APB2APE			5
#define TEGRA194_CLK_APE			6
#define TEGRA194_CLK_AUD_MCLK			7
#define TEGRA194_CLK_AXI_CBB			8
#define TEGRA194_CLK_CAN1			9
#define TEGRA194_CLK_CAN1_HOST			10
#define TEGRA194_CLK_CAN2			11
#define TEGRA194_CLK_CAN2_HOST			12
#define TEGRA194_CLK_CEC			13
#define TEGRA194_CLK_CLK_M			14
#define TEGRA194_CLK_DBGAPB			15
#define TEGRA194_CLK_DMIC1			16
#define TEGRA194_CLK_DMIC2			17
#define TEGRA194_CLK_DMIC3			18
#define TEGRA194_CLK_DMIC4			19
#define TEGRA194_CLK_DPAUX			20
#define TEGRA194_CLK_DPAUX1			21
#define TEGRA194_CLK_DSI			22
#define TEGRA194_CLK_DSIA_LP			23
#define TEGRA194_CLK_DSIB			24
#define TEGRA194_CLK_DSIB_LP			25
#define TEGRA194_CLK_DSIC			26
#define TEGRA194_CLK_DSIC_LP			27
#define TEGRA194_CLK_DSID			28
#define TEGRA194_CLK_DSID_LP			29
#define TEGRA194_CLK_DSPK1			30
#define TEGRA194_CLK_DSPK2			31
#define TEGRA194_CLK_EMC			32
#define TEGRA194_CLK_EQOS_AXI			33
#define TEGRA194_CLK_EQOS_PTP_REF		34
#define TEGRA194_CLK_EQOS_RX			35
#define TEGRA194_CLK_EQOS_TX			36
#define TEGRA194_CLK_EXTPERIPH1			37
#define TEGRA194_CLK_EXTPERIPH2			38
#define TEGRA194_CLK_EXTPERIPH3			39
#define TEGRA194_CLK_EXTPERIPH4			40
#define TEGRA194_CLK_FUSE			41
#define TEGRA194_CLK_GPCCLK			42
#define TEGRA194_CLK_GPU_PWR			43
#define TEGRA194_CLK_HDA			44
#define TEGRA194_CLK_HDA2CODEC_2X		45
#define TEGRA194_CLK_HDA2HDMICODEC		46
#define TEGRA194_CLK_HOST1X			47
#define TEGRA194_CLK_HSIC_TRK			48
#define TEGRA194_CLK_I2C1			49
#define TEGRA194_CLK_I2C2			50
#define TEGRA194_CLK_I2C3			51
#define TEGRA194_CLK_I2C4			52
#define TEGRA194_CLK_I2C6			53
#define TEGRA194_CLK_I2C7			54
#define TEGRA194_CLK_I2C8			55
#define TEGRA194_CLK_I2C9			56
#define TEGRA194_CLK_I2S1			57
#define TEGRA194_CLK_I2S1_SYNC_INPUT		58
#define TEGRA194_CLK_I2S2			59
#define TEGRA194_CLK_I2S2_SYNC_INPUT		60
#define TEGRA194_CLK_I2S3			61
#define TEGRA194_CLK_I2S3_SYNC_INPUT		62
#define TEGRA194_CLK_I2S4			63
#define TEGRA194_CLK_I2S4_SYNC_INPUT		64
#define TEGRA194_CLK_I2S5			65
#define TEGRA194_CLK_I2S5_SYNC_INPUT		66
#define TEGRA194_CLK_I2S6			67
#define TEGRA194_CLK_I2S6_SYNC_INPUT		68
#define TEGRA194_CLK_IQC1			69
#define TEGRA194_CLK_ISP			70
#define TEGRA194_CLK_KFUSE			71
#define TEGRA194_CLK_MAUD			72
#define TEGRA194_CLK_MIPI_CAL			73
#define TEGRA194_CLK_MPHY_CORE_PLL_FIXED	74
#define TEGRA194_CLK_MPHY_L0_RX_ANA		75
#define TEGRA194_CLK_MPHY_L0_RX_LS_BIT		76
#define TEGRA194_CLK_MPHY_L0_RX_SYMB		77
#define TEGRA194_CLK_MPHY_L0_TX_LS_3XBIT	78
#define TEGRA194_CLK_MPHY_L0_TX_SYMB		79
#define TEGRA194_CLK_MPHY_L1_RX_ANA		80
#define TEGRA194_CLK_MPHY_TX_1MHZ_REF		81
#define TEGRA194_CLK_NVCSI			82
#define TEGRA194_CLK_NVCSILP			83
#define TEGRA194_CLK_NVDEC			84
#define TEGRA194_CLK_NVDISPLAYHUB		85
#define TEGRA194_CLK_NVDISPLAY_DISP		86
#define TEGRA194_CLK_NVDISPLAY_P0		87
#define TEGRA194_CLK_NVDISPLAY_P1		88
#define TEGRA194_CLK_NVDISPLAY_P2		89
#define TEGRA194_CLK_NVENC			90
#define TEGRA194_CLK_NVJPG			91
#define TEGRA194_CLK_OSC			92
#define TEGRA194_CLK_PCIE			93
#define TEGRA194_CLK_PLLA			94
#define TEGRA194_CLK_PLLAON			95
#define TEGRA194_CLK_PLLD			96
#define TEGRA194_CLK_PLLD2			97
#define TEGRA194_CLK_PLLD3			98
#define TEGRA194_CLK_PLLDP			99
#define TEGRA194_CLK_PLLD_OUT1			100
#define TEGRA194_CLK_PLLE			101
#define TEGRA194_CLK_PLLP			102
#define TEGRA194_CLK_PLLP_OUT0			103
#define TEGRA194_CLK_PLLU			104
#define TEGRA194_CLK_PLL_A_OUT0			105
#define TEGRA194_CLK_PWM1			106
#define TEGRA194_CLK_PWM2			107
#define TEGRA194_CLK_PWM3			108
#define TEGRA194_CLK_PWM4			109
#define TEGRA194_CLK_PWM5			110
#define TEGRA194_CLK_PWM6			111
#define TEGRA194_CLK_PWM7			112
#define TEGRA194_CLK_PWM8			113
#define TEGRA194_CLK_QSPI			114
#define TEGRA194_CLK_QSPI_OUT			115
#define TEGRA194_CLK_SATA			116
#define TEGRA194_CLK_SATA_OOB			117
#define TEGRA194_CLK_SCE_APB			118
#define TEGRA194_CLK_SCE_CPU_NIC		119
#define TEGRA194_CLK_SCE_NIC			120
#define TEGRA194_CLK_SDMMC1			121
#define TEGRA194_CLK_SDMMC2			122
#define TEGRA194_CLK_SDMMC3			123
#define TEGRA194_CLK_SDMMC4			124
#define TEGRA194_CLK_SE				125
#define TEGRA194_CLK_SOR0			126
#define TEGRA194_CLK_SOR0_OUT			127
#define TEGRA194_CLK_SOR0_PAD_CLKOUT		128
#define TEGRA194_CLK_SOR1			129
#define TEGRA194_CLK_SOR1_OUT			130
#define TEGRA194_CLK_SOR1_PAD_CLKOUT		131
#define TEGRA194_CLK_SOR_SAFE			132
#define TEGRA194_CLK_SPDIF_DOUBLER		133
#define TEGRA194_CLK_SPDIF_IN			134
#define TEGRA194_CLK_SPDIF_OUT			135
#define TEGRA194_CLK_SPI1			136
#define TEGRA194_CLK_SPI2			137
#define TEGRA194_CLK_SPI3			138
#define TEGRA194_CLK_SPI4			139
#define TEGRA194_CLK_SYNC_DMIC1			140
#define TEGRA194_CLK_SYNC_DMIC2			141
#define TEGRA194_CLK_SYNC_DMIC3			142
#define TEGRA194_CLK_SYNC_DMIC4			143
#define TEGRA194_CLK_SYNC_DSPK1			144
#define TEGRA194_CLK_SYNC_DSPK2			145
#define TEGRA194_CLK_SYNC_I2S1			146
#define TEGRA194_CLK_SYNC_I2S2			147
#define TEGRA194_CLK_SYNC_I2S3			148
#define TEGRA194_CLK_SYNC_I2S4			149
#define TEGRA194_CLK_SYNC_I2S5			150
#define TEGRA194_CLK_SYNC_I2S6			151
#define TEGRA194_CLK_SYNC_SPDIF			152
#define TEGRA194_CLK_TACH			153
#define TEGRA194_CLK_TSEC			154
#define TEGRA194_CLK_TSECB			155
#define TEGRA194_CLK_UARTA			156
#define TEGRA194_CLK_UARTB			157
#define TEGRA194_CLK_UARTC			158
#define TEGRA194_CLK_UARTD			159
#define TEGRA194_CLK_UARTE			160
#define TEGRA194_CLK_UARTF			161
#define TEGRA194_CLK_UARTG			162
#define TEGRA194_CLK_UART_FST_MIPI_CAL		163
#define TEGRA194_CLK_UFSDEV_REF			164
#define TEGRA194_CLK_UFSHC			165
#define TEGRA194_CLK_USB2_TRK			166
#define TEGRA194_CLK_VI				167
#define TEGRA194_CLK_VIC			168
#define TEGRA194_CLK_PVA0_AXI			169
#define TEGRA194_CLK_PVA0_VPS0			170
#define TEGRA194_CLK_PVA0_VPS1			171
#define TEGRA194_CLK_PVA1_AXI			172
#define TEGRA194_CLK_PVA1_VPS0			173
#define TEGRA194_CLK_PVA1_VPS1			174
#define TEGRA194_CLK_DLA0_FALCON		175
#define TEGRA194_CLK_DLA0_CORE			176
#define TEGRA194_CLK_DLA1_FALCON		177
#define TEGRA194_CLK_DLA1_CORE			178

#endif
