vendor_name = ModelSim
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ADD_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/AND_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/DIV_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/MUL_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/NEG_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/OR_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/NOT_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ROL_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ROR_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/SHL_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/SHRA_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/SUB_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/SHR_tb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Bus.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/CLA_8inputs_updated.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/mux2_1.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/myencoder32.qip
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/myencoder32_enc8b10b.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/myencoder32.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/myencoder32_enc8b10b.ocp
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/twoCompliment.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/TestbenchMultiplier.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/TestbenchControlUnit.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ripple_carry_adder.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/right_shift_combined.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/right_rotate.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/reg32bit.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/P_G_block.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/NotOperation.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/nonRestoringDivisionPosiNeg.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/nonRestoringDivision.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/mybusmux_bb.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Multiplexer.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/MDRunit.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/logical_or.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/logical_and.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/left_shift.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/left_rotate.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/Hierarchical_CLA.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/half_adder.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/full_adder.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/encoder.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/dff_Q.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ControlUnit.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/boothMultiplier.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ALU.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/ALURegisters.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/select_encode.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/four_sixteen_decoder.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/two_four_decoder.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/CON_FF.v
source_file = 1, C:/Users/emmaf/OneDrive/Documents/GitHub/ELEC-374/db/Phase1.cbx.xml
design_name = Bus
instance = comp, \OutportOut[0]~output , OutportOut[0]~output, Bus, 1
instance = comp, \OutportOut[1]~output , OutportOut[1]~output, Bus, 1
instance = comp, \OutportOut[2]~output , OutportOut[2]~output, Bus, 1
instance = comp, \OutportOut[3]~output , OutportOut[3]~output, Bus, 1
instance = comp, \OutportOut[4]~output , OutportOut[4]~output, Bus, 1
instance = comp, \OutportOut[5]~output , OutportOut[5]~output, Bus, 1
instance = comp, \OutportOut[6]~output , OutportOut[6]~output, Bus, 1
instance = comp, \OutportOut[7]~output , OutportOut[7]~output, Bus, 1
instance = comp, \OutportOut[8]~output , OutportOut[8]~output, Bus, 1
instance = comp, \OutportOut[9]~output , OutportOut[9]~output, Bus, 1
instance = comp, \OutportOut[10]~output , OutportOut[10]~output, Bus, 1
instance = comp, \OutportOut[11]~output , OutportOut[11]~output, Bus, 1
instance = comp, \OutportOut[12]~output , OutportOut[12]~output, Bus, 1
instance = comp, \OutportOut[13]~output , OutportOut[13]~output, Bus, 1
instance = comp, \OutportOut[14]~output , OutportOut[14]~output, Bus, 1
instance = comp, \OutportOut[15]~output , OutportOut[15]~output, Bus, 1
instance = comp, \OutportOut[16]~output , OutportOut[16]~output, Bus, 1
instance = comp, \OutportOut[17]~output , OutportOut[17]~output, Bus, 1
instance = comp, \OutportOut[18]~output , OutportOut[18]~output, Bus, 1
instance = comp, \OutportOut[19]~output , OutportOut[19]~output, Bus, 1
instance = comp, \OutportOut[20]~output , OutportOut[20]~output, Bus, 1
instance = comp, \OutportOut[21]~output , OutportOut[21]~output, Bus, 1
instance = comp, \OutportOut[22]~output , OutportOut[22]~output, Bus, 1
instance = comp, \OutportOut[23]~output , OutportOut[23]~output, Bus, 1
instance = comp, \OutportOut[24]~output , OutportOut[24]~output, Bus, 1
instance = comp, \OutportOut[25]~output , OutportOut[25]~output, Bus, 1
instance = comp, \OutportOut[26]~output , OutportOut[26]~output, Bus, 1
instance = comp, \OutportOut[27]~output , OutportOut[27]~output, Bus, 1
instance = comp, \OutportOut[28]~output , OutportOut[28]~output, Bus, 1
instance = comp, \OutportOut[29]~output , OutportOut[29]~output, Bus, 1
instance = comp, \OutportOut[30]~output , OutportOut[30]~output, Bus, 1
instance = comp, \OutportOut[31]~output , OutportOut[31]~output, Bus, 1
instance = comp, \clr~input , clr~input, Bus, 1
instance = comp, \clk~input , clk~input, Bus, 1
instance = comp, \MDRRead~input , MDRRead~input, Bus, 1
instance = comp, \ALUen~input , ALUen~input, Bus, 1
instance = comp, \incPC~input , incPC~input, Bus, 1
instance = comp, \R0out~input , R0out~input, Bus, 1
instance = comp, \R1out~input , R1out~input, Bus, 1
instance = comp, \R2out~input , R2out~input, Bus, 1
instance = comp, \R3out~input , R3out~input, Bus, 1
instance = comp, \R4out~input , R4out~input, Bus, 1
instance = comp, \R5out~input , R5out~input, Bus, 1
instance = comp, \R6out~input , R6out~input, Bus, 1
instance = comp, \R7out~input , R7out~input, Bus, 1
instance = comp, \R8out~input , R8out~input, Bus, 1
instance = comp, \R9out~input , R9out~input, Bus, 1
instance = comp, \R10out~input , R10out~input, Bus, 1
instance = comp, \R11out~input , R11out~input, Bus, 1
instance = comp, \R12out~input , R12out~input, Bus, 1
instance = comp, \R13out~input , R13out~input, Bus, 1
instance = comp, \R14out~input , R14out~input, Bus, 1
instance = comp, \R15out~input , R15out~input, Bus, 1
instance = comp, \HIout~input , HIout~input, Bus, 1
instance = comp, \LOout~input , LOout~input, Bus, 1
instance = comp, \ZHIout~input , ZHIout~input, Bus, 1
instance = comp, \ZLOout~input , ZLOout~input, Bus, 1
instance = comp, \PCout~input , PCout~input, Bus, 1
instance = comp, \MDRout~input , MDRout~input, Bus, 1
instance = comp, \InportOut~input , InportOut~input, Bus, 1
instance = comp, \Cout~input , Cout~input, Bus, 1
instance = comp, \r0ins~input , r0ins~input, Bus, 1
instance = comp, \r1ins~input , r1ins~input, Bus, 1
instance = comp, \r2ins~input , r2ins~input, Bus, 1
instance = comp, \r3ins~input , r3ins~input, Bus, 1
instance = comp, \r4ins~input , r4ins~input, Bus, 1
instance = comp, \r5ins~input , r5ins~input, Bus, 1
instance = comp, \r6ins~input , r6ins~input, Bus, 1
instance = comp, \r7ins~input , r7ins~input, Bus, 1
instance = comp, \r8ins~input , r8ins~input, Bus, 1
instance = comp, \r9ins~input , r9ins~input, Bus, 1
instance = comp, \r10ins~input , r10ins~input, Bus, 1
instance = comp, \r11ins~input , r11ins~input, Bus, 1
instance = comp, \r12ins~input , r12ins~input, Bus, 1
instance = comp, \r13ins~input , r13ins~input, Bus, 1
instance = comp, \r14ins~input , r14ins~input, Bus, 1
instance = comp, \r15ins~input , r15ins~input, Bus, 1
instance = comp, \HIins~input , HIins~input, Bus, 1
instance = comp, \LOins~input , LOins~input, Bus, 1
instance = comp, \ZHIins~input , ZHIins~input, Bus, 1
instance = comp, \ZLOins~input , ZLOins~input, Bus, 1
instance = comp, \PCins~input , PCins~input, Bus, 1
instance = comp, \MDRins~input , MDRins~input, Bus, 1
instance = comp, \Inports~input , Inports~input, Bus, 1
instance = comp, \Outports~input , Outports~input, Bus, 1
instance = comp, \IRins~input , IRins~input, Bus, 1
instance = comp, \MDRMDataIn[0]~input , MDRMDataIn[0]~input, Bus, 1
instance = comp, \MDRMDataIn[1]~input , MDRMDataIn[1]~input, Bus, 1
instance = comp, \MDRMDataIn[2]~input , MDRMDataIn[2]~input, Bus, 1
instance = comp, \MDRMDataIn[3]~input , MDRMDataIn[3]~input, Bus, 1
instance = comp, \MDRMDataIn[4]~input , MDRMDataIn[4]~input, Bus, 1
instance = comp, \MDRMDataIn[5]~input , MDRMDataIn[5]~input, Bus, 1
instance = comp, \MDRMDataIn[6]~input , MDRMDataIn[6]~input, Bus, 1
instance = comp, \MDRMDataIn[7]~input , MDRMDataIn[7]~input, Bus, 1
instance = comp, \MDRMDataIn[8]~input , MDRMDataIn[8]~input, Bus, 1
instance = comp, \MDRMDataIn[9]~input , MDRMDataIn[9]~input, Bus, 1
instance = comp, \MDRMDataIn[10]~input , MDRMDataIn[10]~input, Bus, 1
instance = comp, \MDRMDataIn[11]~input , MDRMDataIn[11]~input, Bus, 1
instance = comp, \MDRMDataIn[12]~input , MDRMDataIn[12]~input, Bus, 1
instance = comp, \MDRMDataIn[13]~input , MDRMDataIn[13]~input, Bus, 1
instance = comp, \MDRMDataIn[14]~input , MDRMDataIn[14]~input, Bus, 1
instance = comp, \MDRMDataIn[15]~input , MDRMDataIn[15]~input, Bus, 1
instance = comp, \MDRMDataIn[16]~input , MDRMDataIn[16]~input, Bus, 1
instance = comp, \MDRMDataIn[17]~input , MDRMDataIn[17]~input, Bus, 1
instance = comp, \MDRMDataIn[18]~input , MDRMDataIn[18]~input, Bus, 1
instance = comp, \MDRMDataIn[19]~input , MDRMDataIn[19]~input, Bus, 1
instance = comp, \MDRMDataIn[20]~input , MDRMDataIn[20]~input, Bus, 1
instance = comp, \MDRMDataIn[21]~input , MDRMDataIn[21]~input, Bus, 1
instance = comp, \MDRMDataIn[22]~input , MDRMDataIn[22]~input, Bus, 1
instance = comp, \MDRMDataIn[23]~input , MDRMDataIn[23]~input, Bus, 1
instance = comp, \MDRMDataIn[24]~input , MDRMDataIn[24]~input, Bus, 1
instance = comp, \MDRMDataIn[25]~input , MDRMDataIn[25]~input, Bus, 1
instance = comp, \MDRMDataIn[26]~input , MDRMDataIn[26]~input, Bus, 1
instance = comp, \MDRMDataIn[27]~input , MDRMDataIn[27]~input, Bus, 1
instance = comp, \MDRMDataIn[28]~input , MDRMDataIn[28]~input, Bus, 1
instance = comp, \MDRMDataIn[29]~input , MDRMDataIn[29]~input, Bus, 1
instance = comp, \MDRMDataIn[30]~input , MDRMDataIn[30]~input, Bus, 1
instance = comp, \MDRMDataIn[31]~input , MDRMDataIn[31]~input, Bus, 1
