0.7
2020.2
Oct 19 2021
02:56:52
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1643152740,vhdl,,,,design_1_wrapper,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,1643152770,verilog,,,,design_1_auto_pc_0,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../pynq_nqueens_4.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../pynq_nqueens_4.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/agustinsilva447/Vitis/Vivado/2021.2/data/xilinx_vip/include,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ip/design_1_comblock_0_0/sim/design_1_comblock_0_0.vhd,1643152770,vhdl,,,,design_1_comblock_0_0,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,1643152767,verilog,,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,,design_1_processing_system7_0_0,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../pynq_nqueens_4.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../pynq_nqueens_4.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/agustinsilva447/Vitis/Vivado/2021.2/data/xilinx_vip/include,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,1643152770,vhdl,,,,design_1_rst_ps7_0_100m_0,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ip/design_1_top_queens_0_0/sim/design_1_top_queens_0_0.vhd,1643152770,vhdl,,,,design_1_top_queens_0_0,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/axi_comblock.vhdl,1643152770,vhdl,,,,axi_comblock,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/axif.vhdl,1643152770,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/axi_comblock.vhdl,,,axif,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/axil.vhdl,1643152770,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/axi_comblock.vhdl,,,axil,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl,1643152770,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/axi_comblock.vhdl,,,comblock,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/fifo.vhdl,1643152770,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl,,,fifo,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/graysync.vhdl,1643152770,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/fifo.vhdl,,,graysync,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/tdpram.vhdl,1643152770,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl;/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/ipshared/2cb9/hdl/fifo.vhdl,,,tdpram,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.ip_user_files/bd/design_1/sim/design_1.vhd,1643152740,vhdl,,,,design_1;design_1_ps7_0_axi_periph_0;s00_couplers_imp_uyskka,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;xilinx_vip,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sim_1/new/top_queens_tb.vhd,1643154039,vhdl,,,,top_queens_tb,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/ctrl_logic.vhd,1643148419,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd,,,ctrl_logic,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd,1643148580,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/top_queens.vhd,,,fsm_block,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/sol_counter.vhd,1643148920,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/top_queens.vhd,,,sol_counter,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/top_queens.vhd,1643151934,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sim_1/new/top_queens_tb.vhd,,,top_queens,,,,,,,,
/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/up_counter.vhd,1643148399,vhdl,/home/agustinsilva447/Escritorio/Github/FPGA/pynq/pynq_nqueens_4/pynq_nqueens_4.srcs/sources_1/new/fsm_block.vhd,,,up_counter,,,,,,,,
