{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 16:12:32 2018 " "Info: Processing started: Wed May 16 16:12:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mux4 -c mux4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux4 -c mux4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s\[1\] y\[8\] 14.014 ns Longest " "Info: Longest tpd from source pin \"s\[1\]\" to destination pin \"y\[8\]\" is 14.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns s\[1\] 1 PIN PIN_A17 48 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A17; Fanout = 48; PIN Node = 's\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "mux4.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/mux4/mux4.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.055 ns) + CELL(0.438 ns) 7.343 ns mux2:mux2_out\|y\[8\]~16 2 COMB LCCOMB_X30_Y26_N12 1 " "Info: 2: + IC(6.055 ns) + CELL(0.438 ns) = 7.343 ns; Loc. = LCCOMB_X30_Y26_N12; Fanout = 1; COMB Node = 'mux2:mux2_out\|y\[8\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.493 ns" { s[1] mux2:mux2_out|y[8]~16 } "NODE_NAME" } } { "../mux2/mux2.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/mux2/mux2.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.733 ns mux2:mux2_out\|y\[8\]~17 3 COMB LCCOMB_X30_Y26_N30 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 7.733 ns; Loc. = LCCOMB_X30_Y26_N30; Fanout = 1; COMB Node = 'mux2:mux2_out\|y\[8\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { mux2:mux2_out|y[8]~16 mux2:mux2_out|y[8]~17 } "NODE_NAME" } } { "../mux2/mux2.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/mux2/mux2.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.493 ns) + CELL(2.788 ns) 14.014 ns y\[8\] 4 PIN PIN_AA11 0 " "Info: 4: + IC(3.493 ns) + CELL(2.788 ns) = 14.014 ns; Loc. = PIN_AA11; Fanout = 0; PIN Node = 'y\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.281 ns" { mux2:mux2_out|y[8]~17 y[8] } "NODE_NAME" } } { "mux4.sv" "" { Text "C:/Users/Edimar/Desktop/ceci 2018/mips/mux4/mux4.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.226 ns ( 30.16 % ) " "Info: Total cell delay = 4.226 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.788 ns ( 69.84 % ) " "Info: Total interconnect delay = 9.788 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.014 ns" { s[1] mux2:mux2_out|y[8]~16 mux2:mux2_out|y[8]~17 y[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.014 ns" { s[1] {} s[1]~combout {} mux2:mux2_out|y[8]~16 {} mux2:mux2_out|y[8]~17 {} y[8] {} } { 0.000ns 0.000ns 6.055ns 0.240ns 3.493ns } { 0.000ns 0.850ns 0.438ns 0.150ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 16:12:33 2018 " "Info: Processing ended: Wed May 16 16:12:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
