# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Value_Grabber/ipshared/1046/xup_dff_en_reset.srcs/sources_1/new/xup_dff_en_reset.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Value_Grabber/ip/Value_Grabber_xup_dff_en_reset_0_0/sim/Value_Grabber_xup_dff_en_reset_0_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Value_Grabber/ip/Value_Grabber_xlslice_0_0/sim/Value_Grabber_xlslice_0_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Value_Grabber/ip/Value_Grabber_xup_dff_en_reset_0_1/sim/Value_Grabber_xup_dff_en_reset_0_1.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Value_Grabber/ip/Value_Grabber_xlslice_0_1/sim/Value_Grabber_xlslice_0_1.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Value_Grabber/ip/Value_Grabber_xup_dff_en_reset_0_2/sim/Value_Grabber_xup_dff_en_reset_0_2.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Value_Grabber/ip/Value_Grabber_xlslice_0_2/sim/Value_Grabber_xlslice_0_2.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Value_Grabber/ip/Value_Grabber_xup_dff_en_reset_0_3/sim/Value_Grabber_xup_dff_en_reset_0_3.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Value_Grabber/ip/Value_Grabber_xlslice_0_3/sim/Value_Grabber_xlslice_0_3.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Value_Grabber/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Value_Grabber/ip/Value_Grabber_xup_inv_0_0/sim/Value_Grabber_xup_inv_0_0.v" \
"../../../../Slot_Machine_Remake.ip_user_files/bd/Value_Grabber/sim/Value_Grabber.v" \
"../../../../Slot_Machine_Remake.srcs/sources_1/bd/Value_Grabber/hdl/Value_Grabber_wrapper.v" \
"../../../../Slot_Machine_Remake.srcs/sim_1/new/Value_Grabber_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
