// Seed: 2505679848
module module_0;
  wire id_1 = (id_1);
  assign module_2.id_2 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd85
) (
    id_1,
    ._id_6(id_2),
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  assign id_5[1'd0] = -1'h0;
  wire [-1 'b0 : -1] id_7[-1 : id_6];
endmodule
module module_2 #(
    parameter id_0 = 32'd98,
    parameter id_1 = 32'd24,
    parameter id_2 = 32'd15,
    parameter id_7 = 32'd70,
    parameter id_8 = 32'd13
) (
    input wire _id_0,
    input supply1 _id_1,
    input uwire _id_2,
    output uwire id_3,
    output tri id_4
    , id_6
);
  integer _id_7;
  assign id_3 = -1;
  wire _id_8;
  ;
  module_0 modCall_1 ();
  tri [id_8  #  (
      .  id_2(  1  ),
      .  id_0(  -1 'h0 ),
      .  id_7(  -1  ),
      .  id_1(  1  ),
      .  id_7(  1  ),
      .  id_1( "" )
) : 1] id_9 = 1'b0;
  id_10 :
  assert property (@(posedge id_0) 1'b0)
  else $clog2(31);
  ;
endmodule
