22:13:15 **** Build of configuration Debug for project ps_intr_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 62333 C:/Vulcan/Design_Tool/Vitis/ZC702_Vitis/zc702_irq/export/zc702_irq/zc702_irq.xpfm standalone_domain C:/Vulcan/Design_Tool/Vitis/ZC702_Vitis/ps_intr_system/Debug/system.bif
sdcard_gen --xpfm C:/Vulcan/Design_Tool/Vitis/ZC702_Vitis/zc702_irq/export/zc702_irq/zc702_irq.xpfm --sys_config zc702_irq --bif C:/Vulcan/Design_Tool/Vitis/ZC702_Vitis/ps_intr_system/Debug/system.bif --bitstream C:/Vulcan/Design_Tool/Vitis/ZC702_Vitis/ps_intr/_ide/bitstream/design_1_wrapper.bit --elf C:/Vulcan/Design_Tool/Vitis/ZC702_Vitis/ps_intr/Debug/ps_intr.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Vulcan/Design_Tool/Vitis/ZC702_Vitis/ps_intr/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2023.2/bin/bootgen  -image C:/Vulcan/Design_Tool/Vitis/ZC702_Vitis/ps_intr_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

22:13:18 Build Finished (took 3s.428ms)

