Revision: e06adba4e55237c2c488da6c0e07fc769b0fe0ca
Patch-set: 13
File: compiler/optimizing/intrinsics_mips.cc

1934:0-1936:89
Tue Mar 01 22:21:23 2016 +0000
Author: Alexey Frunze <1057043@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: e27a7932_f223ec3e
Bytes: 149
I wonder why we have 3 inputs here when it looks like there should be just 1. MIPS64 and ARM64 versions are implemented similarly. What am I missing?

