
---------- Begin Simulation Statistics ----------
final_tick                               109109238000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181677                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731056                       # Number of bytes of host memory used
host_op_rate                                   198282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   550.43                       # Real time elapsed on the host
host_tick_rate                              198226727                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109109                       # Number of seconds simulated
sim_ticks                                109109238000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.964402                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8063008                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8673221                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88894                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15819004                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551058                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263177                       # Number of indirect misses.
system.cpu.branchPred.lookups                19659392                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050651                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          986                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.091092                       # CPI: cycles per instruction
system.cpu.discardedOps                        430730                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49082835                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17523552                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083700                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2514086                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.916513                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        109109238                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       106595152                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       105850                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                724                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37940                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37940                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           724                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        77328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  77328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2474496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2474496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38664                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38664    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38664                       # Request fanout histogram
system.membus.respLayer1.occupancy          207681750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            38664000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             15671                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        48615                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          610                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37960                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37960                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           998                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14673                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       156875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                159481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       102912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6479872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6582784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            53631                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000298                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017270                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  53615     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     16      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              53631                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          204300000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         157899999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2994999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  491                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14474                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14965                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 491                       # number of overall hits
system.l2.overall_hits::.cpu.data               14474                       # number of overall hits
system.l2.overall_hits::total                   14965                       # number of overall hits
system.l2.demand_misses::.cpu.inst                507                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38159                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38666                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               507                       # number of overall misses
system.l2.overall_misses::.cpu.data             38159                       # number of overall misses
system.l2.overall_misses::total                 38666                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48863000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4118546000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4167409000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48863000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4118546000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4167409000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            52633                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53631                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           52633                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53631                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.508016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.725001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.720964                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.508016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.725001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.720964                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96376.725838                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107931.182683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107779.677236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96376.725838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107931.182683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107779.677236                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38664                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38664                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38669000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3355299000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3393968000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38669000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3355299000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3393968000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.507014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.724982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.720926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.507014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.724982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.720926                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76420.948617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87931.731223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87781.088351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76420.948617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87931.731223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87781.088351                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48615                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48615                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48615                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48615                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          606                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              606                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          606                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          606                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    20                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37940                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4094423000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4094423000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107918.371112                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107918.371112                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3335623000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3335623000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87918.371112                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87918.371112                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48863000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48863000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.508016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.508016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96376.725838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96376.725838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38669000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38669000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.507014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.507014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76420.948617                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76420.948617                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24123000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24123000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.014925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.014925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110150.684932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110150.684932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19676000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19676000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.014857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.014857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90256.880734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90256.880734                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26981.665311                       # Cycle average of tags in use
system.l2.tags.total_refs                      105834                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38664                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.737275                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       504.896772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26476.768539                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.404003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.411708                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         38664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1731                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        36742                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.589966                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    885352                       # Number of tag accesses
system.l2.tags.data_accesses                   885352                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2442112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2474496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38664                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            296803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22382266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22679070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       296803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           296803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           296803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22382266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             22679070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              105354                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38664                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    682785250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  193320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1407735250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17659.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36409.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19818                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38664                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.300860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.530824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    79.518414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7140     37.89%     37.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9619     51.04%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1668      8.85%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          387      2.05%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      0.06%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.03%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            7      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18846                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2474496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2474496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        22.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  109107008000                       # Total gap between requests
system.mem_ctrls.avgGap                    2821927.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2442112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 296803.465899010305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22382266.110226158053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12709500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1395025750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25117.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36559.19                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    51.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             65166780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             34636965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           134446200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8612950320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21864462420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23485768800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54197431485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.726331                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  60852285000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3643380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44613573000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             69393660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             36883605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           141614760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8612950320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22054043280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23326121760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54241007385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        497.125710                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60433579250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3643380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45032278750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    109109238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27000580                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27000580                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27000580                       # number of overall hits
system.cpu.icache.overall_hits::total        27000580                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          998                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            998                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          998                       # number of overall misses
system.cpu.icache.overall_misses::total           998                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     64179000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64179000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     64179000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64179000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27001578                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27001578                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27001578                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27001578                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64307.615230                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64307.615230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64307.615230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64307.615230                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          610                       # number of writebacks
system.cpu.icache.writebacks::total               610                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          998                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          998                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          998                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          998                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62183000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62183000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62307.615230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62307.615230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62307.615230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62307.615230                       # average overall mshr miss latency
system.cpu.icache.replacements                    610                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27000580                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27000580                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          998                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           998                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     64179000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64179000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27001578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27001578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64307.615230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64307.615230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62183000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62183000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62307.615230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62307.615230                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           387.617638                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27001578                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               998                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27055.689379                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   387.617638                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.757066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.757066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54004154                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54004154                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35098516                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35098516                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35101610                       # number of overall hits
system.cpu.dcache.overall_hits::total        35101610                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        72114                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          72114                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        72149                       # number of overall misses
system.cpu.dcache.overall_misses::total         72149                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5984931000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5984931000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5984931000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5984931000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170630                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170630                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173759                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173759                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002050                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002050                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002051                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82992.636659                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82992.636659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82952.376332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82952.376332                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48615                       # number of writebacks
system.cpu.dcache.writebacks::total             48615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19512                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19512                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        52602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        52633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52633                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4578313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4578313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4580420000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4580420000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001496                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87036.861716                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87036.861716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87025.630308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87025.630308                       # average overall mshr miss latency
system.cpu.dcache.replacements                  51609                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20886016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20886016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    492230000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    492230000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000843                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000843                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27923.190379                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27923.190379                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        14642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    369586000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    369586000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25241.497063                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25241.497063                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14212500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14212500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5492701000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5492701000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003819                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003819                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100809.400580                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100809.400580                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4208727000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4208727000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110872.681770                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110872.681770                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3094                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3094                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011186                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011186                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2107000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2107000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009907                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009907                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 67967.741935                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 67967.741935                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.536610                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35325463                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             52633                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            671.165676                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.536610                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70742591                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70742591                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109109238000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
