// Seed: 1795547619
module module_0;
  uwire id_1;
  module_2 modCall_1 ();
  assign id_1 = (1);
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    output wor   id_2
);
  always @(1 - id_0 & 1) $display(id_0);
  assign id_2 = id_0;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  wire id_5;
endmodule
module module_2;
  reg id_1;
  supply1 id_2 = 1'b0;
  reg id_3;
  always @(negedge 1) begin : LABEL_0
    id_1 <= id_1;
  end
  assign module_0.id_1 = 0;
  assign id_2 = id_2;
  assign id_1 = id_3;
  reg id_4;
  assign id_4 = id_1 ? id_3 : id_3;
endmodule
