Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec 10 18:49:00 2023
| Host         : BOOK-22PN8T4506 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simon_game_top_timing_summary_routed.rpt -pb simon_game_top_timing_summary_routed.pb -rpx simon_game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : simon_game_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.610        0.000                      0                  577        0.121        0.000                      0                  577        3.500        0.000                       0                   343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.610        0.000                      0                  577        0.121        0.000                      0                  577        3.500        0.000                       0                   343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.047ns  (logic 3.356ns (47.620%)  route 3.691ns (52.380%))
  Logic Levels:           12  (CARRY4=8 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.746     5.415    clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  level_reg[0]/Q
                         net (fo=24, routed)          0.661     6.532    level_reg[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.112 r  FSM_sequential_current_state_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.112    FSM_sequential_current_state_reg[2]_i_100_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  FSM_sequential_current_state_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.226    FSM_sequential_current_state_reg[2]_i_99_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  FSM_sequential_current_state_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.340    FSM_sequential_current_state_reg[2]_i_74_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  FSM_sequential_current_state_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.454    FSM_sequential_current_state_reg[2]_i_73_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  FSM_sequential_current_state_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.568    FSM_sequential_current_state_reg[2]_i_72_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  FSM_sequential_current_state_reg[2]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.682    FSM_sequential_current_state_reg[2]_i_47_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.995 r  FSM_sequential_current_state_reg[2]_i_46/O[3]
                         net (fo=3, routed)           0.989     8.984    current_state1[28]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.306     9.290 r  FSM_sequential_current_state[2]_i_18/O
                         net (fo=1, routed)           0.000     9.290    FSM_sequential_current_state[2]_i_18_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.860 r  FSM_sequential_current_state_reg[2]_i_7/CO[2]
                         net (fo=4, routed)           0.701    10.560    p_0_in
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.313    10.873 f  mem_index[31]_i_18/O
                         net (fo=1, routed)           0.310    11.184    mem_index[31]_i_18_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.308 f  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.309    11.617    pulse_inst_3/mem_index_reg[0]_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.741 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.721    12.462    pulse_inst_3_n_17
    SLICE_X34Y31         FDCE                                         r  mem_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.493    12.885    clk_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  mem_index_reg[1]/C
                         clock pessimism              0.391    13.277    
                         clock uncertainty           -0.035    13.241    
    SLICE_X34Y31         FDCE (Setup_fdce_C_CE)      -0.169    13.072    mem_index_reg[1]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.047ns  (logic 3.356ns (47.620%)  route 3.691ns (52.380%))
  Logic Levels:           12  (CARRY4=8 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.746     5.415    clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  level_reg[0]/Q
                         net (fo=24, routed)          0.661     6.532    level_reg[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.112 r  FSM_sequential_current_state_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.112    FSM_sequential_current_state_reg[2]_i_100_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  FSM_sequential_current_state_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.226    FSM_sequential_current_state_reg[2]_i_99_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  FSM_sequential_current_state_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.340    FSM_sequential_current_state_reg[2]_i_74_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  FSM_sequential_current_state_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.454    FSM_sequential_current_state_reg[2]_i_73_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  FSM_sequential_current_state_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.568    FSM_sequential_current_state_reg[2]_i_72_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  FSM_sequential_current_state_reg[2]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.682    FSM_sequential_current_state_reg[2]_i_47_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.995 r  FSM_sequential_current_state_reg[2]_i_46/O[3]
                         net (fo=3, routed)           0.989     8.984    current_state1[28]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.306     9.290 r  FSM_sequential_current_state[2]_i_18/O
                         net (fo=1, routed)           0.000     9.290    FSM_sequential_current_state[2]_i_18_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.860 r  FSM_sequential_current_state_reg[2]_i_7/CO[2]
                         net (fo=4, routed)           0.701    10.560    p_0_in
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.313    10.873 f  mem_index[31]_i_18/O
                         net (fo=1, routed)           0.310    11.184    mem_index[31]_i_18_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.308 f  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.309    11.617    pulse_inst_3/mem_index_reg[0]_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.741 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.721    12.462    pulse_inst_3_n_17
    SLICE_X34Y31         FDCE                                         r  mem_index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.493    12.885    clk_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  mem_index_reg[4]/C
                         clock pessimism              0.391    13.277    
                         clock uncertainty           -0.035    13.241    
    SLICE_X34Y31         FDCE (Setup_fdce_C_CE)      -0.169    13.072    mem_index_reg[4]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 3.356ns (47.847%)  route 3.658ns (52.153%))
  Logic Levels:           12  (CARRY4=8 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.746     5.415    clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  level_reg[0]/Q
                         net (fo=24, routed)          0.661     6.532    level_reg[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.112 r  FSM_sequential_current_state_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.112    FSM_sequential_current_state_reg[2]_i_100_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  FSM_sequential_current_state_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.226    FSM_sequential_current_state_reg[2]_i_99_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  FSM_sequential_current_state_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.340    FSM_sequential_current_state_reg[2]_i_74_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  FSM_sequential_current_state_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.454    FSM_sequential_current_state_reg[2]_i_73_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  FSM_sequential_current_state_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.568    FSM_sequential_current_state_reg[2]_i_72_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  FSM_sequential_current_state_reg[2]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.682    FSM_sequential_current_state_reg[2]_i_47_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.995 r  FSM_sequential_current_state_reg[2]_i_46/O[3]
                         net (fo=3, routed)           0.989     8.984    current_state1[28]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.306     9.290 r  FSM_sequential_current_state[2]_i_18/O
                         net (fo=1, routed)           0.000     9.290    FSM_sequential_current_state[2]_i_18_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.860 r  FSM_sequential_current_state_reg[2]_i_7/CO[2]
                         net (fo=4, routed)           0.701    10.560    p_0_in
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.313    10.873 f  mem_index[31]_i_18/O
                         net (fo=1, routed)           0.310    11.184    mem_index[31]_i_18_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.308 f  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.309    11.617    pulse_inst_3/mem_index_reg[0]_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.741 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.688    12.429    pulse_inst_3_n_17
    SLICE_X33Y37         FDCE                                         r  mem_index_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.499    12.891    clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  mem_index_reg[29]/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X33Y37         FDCE (Setup_fdce_C_CE)      -0.205    13.042    mem_index_reg[29]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 3.356ns (47.847%)  route 3.658ns (52.153%))
  Logic Levels:           12  (CARRY4=8 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.746     5.415    clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  level_reg[0]/Q
                         net (fo=24, routed)          0.661     6.532    level_reg[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.112 r  FSM_sequential_current_state_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.112    FSM_sequential_current_state_reg[2]_i_100_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  FSM_sequential_current_state_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.226    FSM_sequential_current_state_reg[2]_i_99_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  FSM_sequential_current_state_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.340    FSM_sequential_current_state_reg[2]_i_74_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  FSM_sequential_current_state_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.454    FSM_sequential_current_state_reg[2]_i_73_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  FSM_sequential_current_state_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.568    FSM_sequential_current_state_reg[2]_i_72_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  FSM_sequential_current_state_reg[2]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.682    FSM_sequential_current_state_reg[2]_i_47_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.995 r  FSM_sequential_current_state_reg[2]_i_46/O[3]
                         net (fo=3, routed)           0.989     8.984    current_state1[28]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.306     9.290 r  FSM_sequential_current_state[2]_i_18/O
                         net (fo=1, routed)           0.000     9.290    FSM_sequential_current_state[2]_i_18_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.860 r  FSM_sequential_current_state_reg[2]_i_7/CO[2]
                         net (fo=4, routed)           0.701    10.560    p_0_in
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.313    10.873 f  mem_index[31]_i_18/O
                         net (fo=1, routed)           0.310    11.184    mem_index[31]_i_18_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.308 f  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.309    11.617    pulse_inst_3/mem_index_reg[0]_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.741 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.688    12.429    pulse_inst_3_n_17
    SLICE_X33Y37         FDCE                                         r  mem_index_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.499    12.891    clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  mem_index_reg[30]/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X33Y37         FDCE (Setup_fdce_C_CE)      -0.205    13.042    mem_index_reg[30]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 3.356ns (47.847%)  route 3.658ns (52.153%))
  Logic Levels:           12  (CARRY4=8 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.746     5.415    clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  level_reg[0]/Q
                         net (fo=24, routed)          0.661     6.532    level_reg[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.112 r  FSM_sequential_current_state_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.112    FSM_sequential_current_state_reg[2]_i_100_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  FSM_sequential_current_state_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.226    FSM_sequential_current_state_reg[2]_i_99_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  FSM_sequential_current_state_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.340    FSM_sequential_current_state_reg[2]_i_74_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  FSM_sequential_current_state_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.454    FSM_sequential_current_state_reg[2]_i_73_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  FSM_sequential_current_state_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.568    FSM_sequential_current_state_reg[2]_i_72_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  FSM_sequential_current_state_reg[2]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.682    FSM_sequential_current_state_reg[2]_i_47_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.995 r  FSM_sequential_current_state_reg[2]_i_46/O[3]
                         net (fo=3, routed)           0.989     8.984    current_state1[28]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.306     9.290 r  FSM_sequential_current_state[2]_i_18/O
                         net (fo=1, routed)           0.000     9.290    FSM_sequential_current_state[2]_i_18_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.860 r  FSM_sequential_current_state_reg[2]_i_7/CO[2]
                         net (fo=4, routed)           0.701    10.560    p_0_in
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.313    10.873 f  mem_index[31]_i_18/O
                         net (fo=1, routed)           0.310    11.184    mem_index[31]_i_18_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.308 f  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.309    11.617    pulse_inst_3/mem_index_reg[0]_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.741 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.688    12.429    pulse_inst_3_n_17
    SLICE_X33Y37         FDCE                                         r  mem_index_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.499    12.891    clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  mem_index_reg[31]/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X33Y37         FDCE (Setup_fdce_C_CE)      -0.205    13.042    mem_index_reg[31]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 3.356ns (47.778%)  route 3.668ns (52.222%))
  Logic Levels:           12  (CARRY4=8 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.746     5.415    clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  level_reg[0]/Q
                         net (fo=24, routed)          0.661     6.532    level_reg[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.112 r  FSM_sequential_current_state_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.112    FSM_sequential_current_state_reg[2]_i_100_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  FSM_sequential_current_state_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.226    FSM_sequential_current_state_reg[2]_i_99_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  FSM_sequential_current_state_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.340    FSM_sequential_current_state_reg[2]_i_74_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  FSM_sequential_current_state_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.454    FSM_sequential_current_state_reg[2]_i_73_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  FSM_sequential_current_state_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.568    FSM_sequential_current_state_reg[2]_i_72_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  FSM_sequential_current_state_reg[2]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.682    FSM_sequential_current_state_reg[2]_i_47_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.995 r  FSM_sequential_current_state_reg[2]_i_46/O[3]
                         net (fo=3, routed)           0.989     8.984    current_state1[28]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.306     9.290 r  FSM_sequential_current_state[2]_i_18/O
                         net (fo=1, routed)           0.000     9.290    FSM_sequential_current_state[2]_i_18_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.860 r  FSM_sequential_current_state_reg[2]_i_7/CO[2]
                         net (fo=4, routed)           0.701    10.560    p_0_in
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.313    10.873 f  mem_index[31]_i_18/O
                         net (fo=1, routed)           0.310    11.184    mem_index[31]_i_18_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.308 f  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.309    11.617    pulse_inst_3/mem_index_reg[0]_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.741 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.698    12.439    pulse_inst_3_n_17
    SLICE_X34Y32         FDCE                                         r  mem_index_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.495    12.887    clk_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  mem_index_reg[11]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.243    
    SLICE_X34Y32         FDCE (Setup_fdce_C_CE)      -0.169    13.074    mem_index_reg[11]
  -------------------------------------------------------------------
                         required time                         13.074    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 3.356ns (47.778%)  route 3.668ns (52.222%))
  Logic Levels:           12  (CARRY4=8 LUT6=4)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.746     5.415    clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  level_reg[0]/Q
                         net (fo=24, routed)          0.661     6.532    level_reg[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.112 r  FSM_sequential_current_state_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.112    FSM_sequential_current_state_reg[2]_i_100_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  FSM_sequential_current_state_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.226    FSM_sequential_current_state_reg[2]_i_99_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  FSM_sequential_current_state_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.340    FSM_sequential_current_state_reg[2]_i_74_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  FSM_sequential_current_state_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.454    FSM_sequential_current_state_reg[2]_i_73_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  FSM_sequential_current_state_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.568    FSM_sequential_current_state_reg[2]_i_72_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  FSM_sequential_current_state_reg[2]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.682    FSM_sequential_current_state_reg[2]_i_47_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.995 r  FSM_sequential_current_state_reg[2]_i_46/O[3]
                         net (fo=3, routed)           0.989     8.984    current_state1[28]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.306     9.290 r  FSM_sequential_current_state[2]_i_18/O
                         net (fo=1, routed)           0.000     9.290    FSM_sequential_current_state[2]_i_18_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.860 r  FSM_sequential_current_state_reg[2]_i_7/CO[2]
                         net (fo=4, routed)           0.701    10.560    p_0_in
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.313    10.873 f  mem_index[31]_i_18/O
                         net (fo=1, routed)           0.310    11.184    mem_index[31]_i_18_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.308 f  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.309    11.617    pulse_inst_3/mem_index_reg[0]_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.741 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.698    12.439    pulse_inst_3_n_17
    SLICE_X34Y32         FDCE                                         r  mem_index_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.495    12.887    clk_IBUF_BUFG
    SLICE_X34Y32         FDCE                                         r  mem_index_reg[12]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.243    
    SLICE_X34Y32         FDCE (Setup_fdce_C_CE)      -0.169    13.074    mem_index_reg[12]
  -------------------------------------------------------------------
                         required time                         13.074    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 3.356ns (47.042%)  route 3.778ns (52.958%))
  Logic Levels:           12  (CARRY4=8 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.962 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.746     5.415    clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  level_reg[0]/Q
                         net (fo=24, routed)          0.661     6.532    level_reg[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.112 r  FSM_sequential_current_state_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.112    FSM_sequential_current_state_reg[2]_i_100_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  FSM_sequential_current_state_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.226    FSM_sequential_current_state_reg[2]_i_99_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  FSM_sequential_current_state_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.340    FSM_sequential_current_state_reg[2]_i_74_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  FSM_sequential_current_state_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.454    FSM_sequential_current_state_reg[2]_i_73_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  FSM_sequential_current_state_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.568    FSM_sequential_current_state_reg[2]_i_72_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  FSM_sequential_current_state_reg[2]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.682    FSM_sequential_current_state_reg[2]_i_47_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.995 r  FSM_sequential_current_state_reg[2]_i_46/O[3]
                         net (fo=3, routed)           0.989     8.984    current_state1[28]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.306     9.290 r  FSM_sequential_current_state[2]_i_18/O
                         net (fo=1, routed)           0.000     9.290    FSM_sequential_current_state[2]_i_18_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.860 r  FSM_sequential_current_state_reg[2]_i_7/CO[2]
                         net (fo=4, routed)           0.701    10.560    p_0_in
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.313    10.873 f  mem_index[31]_i_18/O
                         net (fo=1, routed)           0.310    11.184    mem_index[31]_i_18_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.308 f  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.309    11.617    pulse_inst_3/mem_index_reg[0]_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.741 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.808    12.549    pulse_inst_3_n_17
    SLICE_X38Y32         FDCE                                         r  mem_index_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.570    12.962    clk_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  mem_index_reg[10]/C
                         clock pessimism              0.428    13.391    
                         clock uncertainty           -0.035    13.355    
    SLICE_X38Y32         FDCE (Setup_fdce_C_CE)      -0.169    13.186    mem_index_reg[10]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 3.356ns (47.042%)  route 3.778ns (52.958%))
  Logic Levels:           12  (CARRY4=8 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.962 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.746     5.415    clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  level_reg[0]/Q
                         net (fo=24, routed)          0.661     6.532    level_reg[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.112 r  FSM_sequential_current_state_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.112    FSM_sequential_current_state_reg[2]_i_100_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  FSM_sequential_current_state_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.226    FSM_sequential_current_state_reg[2]_i_99_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  FSM_sequential_current_state_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.340    FSM_sequential_current_state_reg[2]_i_74_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  FSM_sequential_current_state_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.454    FSM_sequential_current_state_reg[2]_i_73_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  FSM_sequential_current_state_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.568    FSM_sequential_current_state_reg[2]_i_72_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  FSM_sequential_current_state_reg[2]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.682    FSM_sequential_current_state_reg[2]_i_47_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.995 r  FSM_sequential_current_state_reg[2]_i_46/O[3]
                         net (fo=3, routed)           0.989     8.984    current_state1[28]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.306     9.290 r  FSM_sequential_current_state[2]_i_18/O
                         net (fo=1, routed)           0.000     9.290    FSM_sequential_current_state[2]_i_18_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.860 r  FSM_sequential_current_state_reg[2]_i_7/CO[2]
                         net (fo=4, routed)           0.701    10.560    p_0_in
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.313    10.873 f  mem_index[31]_i_18/O
                         net (fo=1, routed)           0.310    11.184    mem_index[31]_i_18_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.308 f  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.309    11.617    pulse_inst_3/mem_index_reg[0]_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.741 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.808    12.549    pulse_inst_3_n_17
    SLICE_X38Y32         FDCE                                         r  mem_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.570    12.962    clk_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  mem_index_reg[2]/C
                         clock pessimism              0.428    13.391    
                         clock uncertainty           -0.035    13.355    
    SLICE_X38Y32         FDCE (Setup_fdce_C_CE)      -0.169    13.186    mem_index_reg[2]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 level_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 3.356ns (47.042%)  route 3.778ns (52.958%))
  Logic Levels:           12  (CARRY4=8 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 12.962 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.746     5.415    clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  level_reg[0]/Q
                         net (fo=24, routed)          0.661     6.532    level_reg[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.112 r  FSM_sequential_current_state_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.112    FSM_sequential_current_state_reg[2]_i_100_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  FSM_sequential_current_state_reg[2]_i_99/CO[3]
                         net (fo=1, routed)           0.000     7.226    FSM_sequential_current_state_reg[2]_i_99_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  FSM_sequential_current_state_reg[2]_i_74/CO[3]
                         net (fo=1, routed)           0.000     7.340    FSM_sequential_current_state_reg[2]_i_74_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.454 r  FSM_sequential_current_state_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000     7.454    FSM_sequential_current_state_reg[2]_i_73_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  FSM_sequential_current_state_reg[2]_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.568    FSM_sequential_current_state_reg[2]_i_72_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  FSM_sequential_current_state_reg[2]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.682    FSM_sequential_current_state_reg[2]_i_47_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.995 r  FSM_sequential_current_state_reg[2]_i_46/O[3]
                         net (fo=3, routed)           0.989     8.984    current_state1[28]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.306     9.290 r  FSM_sequential_current_state[2]_i_18/O
                         net (fo=1, routed)           0.000     9.290    FSM_sequential_current_state[2]_i_18_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.860 r  FSM_sequential_current_state_reg[2]_i_7/CO[2]
                         net (fo=4, routed)           0.701    10.560    p_0_in
    SLICE_X34Y37         LUT6 (Prop_lut6_I3_O)        0.313    10.873 f  mem_index[31]_i_18/O
                         net (fo=1, routed)           0.310    11.184    mem_index[31]_i_18_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.308 f  mem_index[31]_i_5/O
                         net (fo=1, routed)           0.309    11.617    pulse_inst_3/mem_index_reg[0]_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.741 r  pulse_inst_3/mem_index[31]_i_1/O
                         net (fo=32, routed)          0.808    12.549    pulse_inst_3_n_17
    SLICE_X38Y32         FDCE                                         r  mem_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.570    12.962    clk_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  mem_index_reg[3]/C
                         clock pessimism              0.428    13.391    
                         clock uncertainty           -0.035    13.355    
    SLICE_X38Y32         FDCE (Setup_fdce_C_CE)      -0.169    13.186    mem_index_reg[3]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  0.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rand_gen_int/currstate_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rand_gen_int/currstate_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.552     1.464    rand_gen_int/CLK
    SLICE_X33Y24         FDPE                                         r  rand_gen_int/currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  rand_gen_int/currstate_reg[2]/Q
                         net (fo=2, routed)           0.068     1.674    rand_gen_int/currstate[2]
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.719 r  rand_gen_int/nextstate/O
                         net (fo=1, routed)           0.000     1.719    rand_gen_int/nextstate__0[7]
    SLICE_X32Y24         FDPE                                         r  rand_gen_int/currstate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.817     1.976    rand_gen_int/CLK
    SLICE_X32Y24         FDPE                                         r  rand_gen_int/currstate_reg[7]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X32Y24         FDPE (Hold_fdpe_C_D)         0.120     1.597    rand_gen_int/currstate_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 debounce_inst_0/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_inst_0/FF0_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.212%)  route 0.113ns (40.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.591     1.503    debounce_inst_0/CLK
    SLICE_X38Y42         FDCE                                         r  debounce_inst_0/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  debounce_inst_0/sig_reg/Q
                         net (fo=1, routed)           0.113     1.780    pulse_inst_0/sig
    SLICE_X41Y41         FDCE                                         r  pulse_inst_0/FF0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.862     2.021    pulse_inst_0/CLK
    SLICE_X41Y41         FDCE                                         r  pulse_inst_0/FF0_reg/C
                         clock pessimism             -0.480     1.541    
    SLICE_X41Y41         FDCE (Hold_fdce_C_D)         0.070     1.611    pulse_inst_0/FF0_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debounce_inst_2/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_inst_2/FF0_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     1.502    debounce_inst_2/CLK
    SLICE_X42Y34         FDCE                                         r  debounce_inst_2/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.164     1.666 r  debounce_inst_2/sig_reg/Q
                         net (fo=1, routed)           0.112     1.778    pulse_inst_2/FF0_reg_0
    SLICE_X43Y35         FDCE                                         r  pulse_inst_2/FF0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.858     2.017    pulse_inst_2/CLK
    SLICE_X43Y35         FDCE                                         r  pulse_inst_2/FF0_reg/C
                         clock pessimism             -0.500     1.517    
    SLICE_X43Y35         FDCE (Hold_fdce_C_D)         0.075     1.592    pulse_inst_2/FF0_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 pulse_inst_2/FF0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_inst_2/FF1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.065%)  route 0.138ns (51.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     1.502    pulse_inst_2/CLK
    SLICE_X43Y35         FDCE                                         r  pulse_inst_2/FF0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.128     1.630 r  pulse_inst_2/FF0_reg/Q
                         net (fo=4, routed)           0.138     1.769    pulse_inst_2/FF0
    SLICE_X43Y37         FDCE                                         r  pulse_inst_2/FF1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.859     2.018    pulse_inst_2/CLK
    SLICE_X43Y37         FDCE                                         r  pulse_inst_2/FF1_reg/C
                         clock pessimism             -0.500     1.518    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.016     1.534    pulse_inst_2/FF1_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rand_gen_int/currstate_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rand_gen_int/currstate_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.983%)  route 0.134ns (45.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.552     1.464    rand_gen_int/CLK
    SLICE_X32Y24         FDPE                                         r  rand_gen_int/currstate_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.628 r  rand_gen_int/currstate_reg[7]/Q
                         net (fo=20, routed)          0.134     1.762    rand_gen_int/D[3]
    SLICE_X32Y24         FDCE                                         r  rand_gen_int/currstate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.817     1.976    rand_gen_int/CLK
    SLICE_X32Y24         FDCE                                         r  rand_gen_int/currstate_reg[6]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X32Y24         FDCE (Hold_fdce_C_D)         0.063     1.527    rand_gen_int/currstate_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 rand_gen_int/currstate_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rand_gen_int/currstate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.552     1.464    rand_gen_int/CLK
    SLICE_X33Y24         FDPE                                         r  rand_gen_int/currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  rand_gen_int/currstate_reg[1]/Q
                         net (fo=1, routed)           0.176     1.782    rand_gen_int/currstate[1]
    SLICE_X33Y24         FDCE                                         r  rand_gen_int/currstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.817     1.976    rand_gen_int/CLK
    SLICE_X33Y24         FDCE                                         r  rand_gen_int/currstate_reg[0]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X33Y24         FDCE (Hold_fdce_C_D)         0.070     1.534    rand_gen_int/currstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 debounce_inst_3/sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_inst_3/FF0_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.183%)  route 0.176ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.594     1.506    debounce_inst_3/CLK
    SLICE_X42Y44         FDCE                                         r  debounce_inst_3/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.164     1.670 r  debounce_inst_3/sig_reg/Q
                         net (fo=1, routed)           0.176     1.847    pulse_inst_3/FF0_reg_0
    SLICE_X43Y40         FDCE                                         r  pulse_inst_3/FF0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.862     2.021    pulse_inst_3/CLK
    SLICE_X43Y40         FDCE                                         r  pulse_inst_3/FF0_reg/C
                         clock pessimism             -0.500     1.521    
    SLICE_X43Y40         FDCE (Hold_fdce_C_D)         0.070     1.591    pulse_inst_3/FF0_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 pulse_inst_1/FF0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pulse_inst_1/FF1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.345%)  route 0.208ns (59.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.591     1.503    pulse_inst_1/CLK
    SLICE_X43Y37         FDCE                                         r  pulse_inst_1/FF0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  pulse_inst_1/FF0_reg/Q
                         net (fo=5, routed)           0.208     1.853    pulse_inst_1/FF0
    SLICE_X43Y37         FDCE                                         r  pulse_inst_1/FF1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.859     2.018    pulse_inst_1/CLK
    SLICE_X43Y37         FDCE                                         r  pulse_inst_1/FF1_reg/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.066     1.569    pulse_inst_1/FF1_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.686%)  route 0.212ns (50.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.563     1.475    clk_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=61, routed)          0.212     1.851    current_state__0[0]
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.896 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X34Y38         FDCE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.832     1.991    clk_IBUF_BUFG
    SLICE_X34Y38         FDCE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X34Y38         FDCE (Hold_fdce_C_D)         0.120     1.595    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 rand_gen_int/currstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rand_gen_int/currstate_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.595%)  route 0.234ns (62.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.552     1.464    rand_gen_int/CLK
    SLICE_X33Y24         FDCE                                         r  rand_gen_int/currstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  rand_gen_int/currstate_reg[3]/Q
                         net (fo=2, routed)           0.234     1.839    rand_gen_int/currstate[3]
    SLICE_X33Y24         FDPE                                         r  rand_gen_int/currstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.817     1.976    rand_gen_int/CLK
    SLICE_X33Y24         FDPE                                         r  rand_gen_int/currstate_reg[2]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X33Y24         FDPE (Hold_fdpe_C_D)         0.070     1.534    rand_gen_int/currstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X34Y38    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X38Y34    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X38Y34    FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y35    disp_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y35    disp_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y36    disp_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y35    disp_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y36    disp_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y36    disp_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y38    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y38    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y34    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y34    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y34    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y34    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y35    disp_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y35    disp_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    disp_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    disp_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y38    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y38    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y34    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y34    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y34    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y34    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y35    disp_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y35    disp_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    disp_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    disp_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 3.966ns (53.124%)  route 3.499ns (46.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.754     5.423    clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  led_reg_reg[3]/Q
                         net (fo=1, routed)           3.499     9.378    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    12.888 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.888    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.187ns  (logic 3.941ns (54.845%)  route 3.245ns (45.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.754     5.423    clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  led_reg_reg[2]/Q
                         net (fo=1, routed)           3.245     9.124    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    12.609 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.609    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 4.114ns (57.416%)  route 3.051ns (42.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.755     5.424    clk_IBUF_BUFG
    SLICE_X42Y39         FDCE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.518     5.942 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           3.051     8.993    led_b_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.596    12.589 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.589    led_b
    M17                                                               r  led_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.920ns  (logic 3.967ns (57.331%)  route 2.953ns (42.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.753     5.422    clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.953     8.830    led_g_OBUF
    F17                  OBUF (Prop_obuf_I_O)         3.511    12.342 r  led_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.342    led_g
    F17                                                               r  led_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.544ns  (logic 4.044ns (61.797%)  route 2.500ns (38.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.752     5.421    clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.939 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.500     8.439    led_r_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.526    11.965 r  led_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.965    led_r
    V16                                                               r  led_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 4.125ns (66.047%)  route 2.121ns (33.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.754     5.423    clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.419     5.842 r  led_reg_reg[0]/Q
                         net (fo=1, routed)           2.121     7.962    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.706    11.669 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.669    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 4.057ns (65.809%)  route 2.108ns (34.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.754     5.423    clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.518     5.941 r  led_reg_reg[1]/Q
                         net (fo=1, routed)           2.108     8.049    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    11.588 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.588    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.404ns (72.751%)  route 0.526ns (27.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.592     1.504    clk_IBUF_BUFG
    SLICE_X42Y38         FDCE                                         r  led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  led_reg_reg[1]/Q
                         net (fo=1, routed)           0.526     2.194    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.434 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.434    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.945ns  (logic 1.414ns (72.713%)  route 0.531ns (27.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.592     1.504    clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.128     1.632 r  led_reg_reg[0]/Q
                         net (fo=1, routed)           0.531     2.163    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.286     3.449 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.449    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.391ns (67.001%)  route 0.685ns (32.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     1.502    clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     1.666 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     2.351    led_r_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.227     3.578 r  led_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.578    led_r
    V16                                                               r  led_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.353ns (62.422%)  route 0.815ns (37.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     1.502    clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.815     2.458    led_g_OBUF
    F17                  OBUF (Prop_obuf_I_O)         1.212     3.670 r  led_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.670    led_g
    F17                                                               r  led_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.328ns (57.987%)  route 0.962ns (42.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.592     1.504    clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  led_reg_reg[2]/Q
                         net (fo=1, routed)           0.962     2.607    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.794 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.794    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.460ns (61.629%)  route 0.909ns (38.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.592     1.504    clk_IBUF_BUFG
    SLICE_X42Y39         FDCE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.909     2.577    led_b_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.296     3.873 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.873    led_b
    M17                                                               r  led_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.352ns (54.483%)  route 1.129ns (45.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.592     1.504    clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  led_reg_reg[3]/Q
                         net (fo=1, routed)           1.129     2.775    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.986 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.986    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           434 Endpoints
Min Delay           434 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_int/currstate_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.613ns (22.507%)  route 5.553ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.057     3.546    debounce_inst_2/btn_IBUF[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.670 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         3.496     7.166    rand_gen_int/rst
    SLICE_X33Y24         FDCE                                         f  rand_gen_int/currstate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.486     4.878    rand_gen_int/CLK
    SLICE_X33Y24         FDCE                                         r  rand_gen_int/currstate_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_int/currstate_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.613ns (22.507%)  route 5.553ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.057     3.546    debounce_inst_2/btn_IBUF[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.670 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         3.496     7.166    rand_gen_int/rst
    SLICE_X33Y24         FDPE                                         f  rand_gen_int/currstate_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.486     4.878    rand_gen_int/CLK
    SLICE_X33Y24         FDPE                                         r  rand_gen_int/currstate_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_int/currstate_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.613ns (22.507%)  route 5.553ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.057     3.546    debounce_inst_2/btn_IBUF[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.670 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         3.496     7.166    rand_gen_int/rst
    SLICE_X33Y24         FDPE                                         f  rand_gen_int/currstate_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.486     4.878    rand_gen_int/CLK
    SLICE_X33Y24         FDPE                                         r  rand_gen_int/currstate_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_int/currstate_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.613ns (22.507%)  route 5.553ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.057     3.546    debounce_inst_2/btn_IBUF[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.670 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         3.496     7.166    rand_gen_int/rst
    SLICE_X33Y24         FDCE                                         f  rand_gen_int/currstate_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.486     4.878    rand_gen_int/CLK
    SLICE_X33Y24         FDCE                                         r  rand_gen_int/currstate_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_int/currstate_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.613ns (22.507%)  route 5.553ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.057     3.546    debounce_inst_2/btn_IBUF[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.670 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         3.496     7.166    rand_gen_int/rst
    SLICE_X32Y24         FDPE                                         f  rand_gen_int/currstate_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.486     4.878    rand_gen_int/CLK
    SLICE_X32Y24         FDPE                                         r  rand_gen_int/currstate_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_int/currstate_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.613ns (22.507%)  route 5.553ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.057     3.546    debounce_inst_2/btn_IBUF[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.670 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         3.496     7.166    rand_gen_int/rst
    SLICE_X32Y24         FDCE                                         f  rand_gen_int/currstate_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.486     4.878    rand_gen_int/CLK
    SLICE_X32Y24         FDCE                                         r  rand_gen_int/currstate_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_int/currstate_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.613ns (22.507%)  route 5.553ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.057     3.546    debounce_inst_2/btn_IBUF[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.670 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         3.496     7.166    rand_gen_int/rst
    SLICE_X32Y24         FDCE                                         f  rand_gen_int/currstate_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.486     4.878    rand_gen_int/CLK
    SLICE_X32Y24         FDCE                                         r  rand_gen_int/currstate_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rand_gen_int/currstate_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.166ns  (logic 1.613ns (22.507%)  route 5.553ns (77.493%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.057     3.546    debounce_inst_2/btn_IBUF[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.670 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         3.496     7.166    rand_gen_int/rst
    SLICE_X32Y24         FDPE                                         f  rand_gen_int/currstate_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.486     4.878    rand_gen_int/CLK
    SLICE_X32Y24         FDPE                                         r  rand_gen_int/currstate_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            main_array_reg_reg[13][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.613ns (23.060%)  route 5.381ns (76.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.057     3.546    debounce_inst_2/btn_IBUF[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.670 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         3.324     6.994    rst
    SLICE_X33Y26         FDCE                                         f  main_array_reg_reg[13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.488     4.880    clk_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  main_array_reg_reg[13][0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            main_array_reg_reg[13][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.613ns (23.060%)  route 5.381ns (76.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn_IBUF[0]_inst/O
                         net (fo=25, routed)          2.057     3.546    debounce_inst_2/btn_IBUF[0]
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124     3.670 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         3.324     6.994    rst
    SLICE_X33Y26         FDCE                                         f  main_array_reg_reg[13][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.488     4.880    clk_IBUF_BUFG
    SLICE_X33Y26         FDCE                                         r  main_array_reg_reg[13][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.334ns (39.359%)  route 0.514ns (60.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.514     0.848    debounce_inst_3/btn_IBUF[0]
    SLICE_X42Y44         FDCE                                         r  debounce_inst_3/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.863     2.022    debounce_inst_3/CLK
    SLICE_X42Y44         FDCE                                         r  debounce_inst_3/sig_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debounce_inst_1/sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.222ns (21.158%)  route 0.826ns (78.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=24, routed)          0.826     1.047    debounce_inst_1/btn_IBUF[0]
    SLICE_X41Y42         FDCE                                         r  debounce_inst_1/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.862     2.021    debounce_inst_1/CLK
    SLICE_X41Y42         FDCE                                         r  debounce_inst_1/sig_reg/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.445ns (40.155%)  route 0.663ns (59.845%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.663     0.997    debounce_inst_3/btn_IBUF[0]
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.042 r  debounce_inst_3/count[0]_i_3__2/O
                         net (fo=1, routed)           0.000     1.042    debounce_inst_3/count[0]_i_3__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.108 r  debounce_inst_3/count_reg[0]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.108    debounce_inst_3/count_reg[0]_i_1__2_n_5
    SLICE_X37Y43         FDCE                                         r  debounce_inst_3/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.861     2.020    debounce_inst_3/CLK
    SLICE_X37Y43         FDCE                                         r  debounce_inst_3/count_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.442ns (39.884%)  route 0.666ns (60.116%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.666     1.000    debounce_inst_3/btn_IBUF[0]
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.045 r  debounce_inst_3/count[0]_i_2__2/O
                         net (fo=1, routed)           0.000     1.045    debounce_inst_3/count[0]_i_2__2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.108 r  debounce_inst_3/count_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.108    debounce_inst_3/count_reg[0]_i_1__2_n_4
    SLICE_X37Y43         FDCE                                         r  debounce_inst_3/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.861     2.020    debounce_inst_3/CLK
    SLICE_X37Y43         FDCE                                         r  debounce_inst_3/count_reg[3]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/sig_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.379ns (33.641%)  route 0.747ns (66.359%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.561     0.895    debounce_inst_2/btn_IBUF[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.940 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         0.186     1.126    debounce_inst_3/rst
    SLICE_X42Y44         FDCE                                         f  debounce_inst_3/sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.863     2.022    debounce_inst_3/CLK
    SLICE_X42Y44         FDCE                                         r  debounce_inst_3/sig_reg/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.444ns (38.868%)  route 0.698ns (61.132%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.698     1.032    debounce_inst_3/btn_IBUF[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.045     1.077 r  debounce_inst_3/count[4]_i_4__2/O
                         net (fo=1, routed)           0.000     1.077    debounce_inst_3/count[4]_i_4__2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.142 r  debounce_inst_3/count_reg[4]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.142    debounce_inst_3/count_reg[4]_i_1__2_n_6
    SLICE_X37Y44         FDCE                                         r  debounce_inst_3/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.861     2.020    debounce_inst_3/CLK
    SLICE_X37Y44         FDCE                                         r  debounce_inst_3/count_reg[5]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.379ns (33.038%)  route 0.768ns (66.962%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.561     0.895    debounce_inst_2/btn_IBUF[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.940 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         0.207     1.147    debounce_inst_3/rst
    SLICE_X37Y44         FDCE                                         f  debounce_inst_3/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.861     2.020    debounce_inst_3/CLK
    SLICE_X37Y44         FDCE                                         r  debounce_inst_3/count_reg[4]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.379ns (33.038%)  route 0.768ns (66.962%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.561     0.895    debounce_inst_2/btn_IBUF[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.940 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         0.207     1.147    debounce_inst_3/rst
    SLICE_X37Y44         FDCE                                         f  debounce_inst_3/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.861     2.020    debounce_inst_3/CLK
    SLICE_X37Y44         FDCE                                         r  debounce_inst_3/count_reg[5]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.379ns (33.038%)  route 0.768ns (66.962%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.561     0.895    debounce_inst_2/btn_IBUF[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.940 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         0.207     1.147    debounce_inst_3/rst
    SLICE_X37Y44         FDCE                                         f  debounce_inst_3/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.861     2.020    debounce_inst_3/CLK
    SLICE_X37Y44         FDCE                                         r  debounce_inst_3/count_reg[6]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce_inst_3/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.379ns (33.038%)  route 0.768ns (66.962%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  btn_IBUF[3]_inst/O
                         net (fo=25, routed)          0.561     0.895    debounce_inst_2/btn_IBUF[2]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.940 f  debounce_inst_2/currstate[7]_i_1/O
                         net (fo=342, routed)         0.207     1.147    debounce_inst_3/rst
    SLICE_X37Y44         FDCE                                         f  debounce_inst_3/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.861     2.020    debounce_inst_3/CLK
    SLICE_X37Y44         FDCE                                         r  debounce_inst_3/count_reg[7]/C





