# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-2/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-2/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/SyncMux.sv ../primary-sources/verification/assert/layers-SyncMux-Verification-Assert.sv ../primary-sources/verification/layers-SyncMux-Verification.sv ../primary-sources/verification/cover/layers-SyncMux-Verification-Cover.sv ../primary-sources/verification/assume/layers-SyncMux-Verification-Assume.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      5249  2120647  1748006496   978681379  1748006496   978681379 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-2/primary-sources/../generated-sources/testbench.sv"
S      3635  2120641  1748006496   974681379  1748006496   970681379 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-2/primary-sources/../primary-sources/SyncMux.sv"
S       256  2120640  1748006496   975681379  1748006496   970681379 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-2/primary-sources/../primary-sources/verification/assert/layers-SyncMux-Verification-Assert.sv"
S       256  2120639  1748006496   976681379  1748006496   970681379 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-2/primary-sources/../primary-sources/verification/assume/layers-SyncMux-Verification-Assume.sv"
S       253  2120636  1748006496   975681379  1748006496   970681379 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-2/primary-sources/../primary-sources/verification/cover/layers-SyncMux-Verification-Cover.sv"
S       178  2120635  1748006496   975681379  1748006496   970681379 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-2/primary-sources/../primary-sources/verification/layers-SyncMux-Verification.sv"
S       178  2120635  1748006496   975681379  1748006496   970681379 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/MuxTest/Sync-MUX/test-2/primary-sources/verification/layers-SyncMux-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2120703  1748006497    90681382  1748006497    90681382 "verilated-sources/VsvsimTestbench.cpp"
T      4404  2120693  1748006497    90681382  1748006497    90681382 "verilated-sources/VsvsimTestbench.h"
T      2236  2120786  1748006497    91681382  1748006497    91681382 "verilated-sources/VsvsimTestbench.mk"
T      7761  2120676  1748006497    90681382  1748006497    90681382 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      5774  2120675  1748006497    90681382  1748006497    90681382 "verilated-sources/VsvsimTestbench__Dpi.h"
T     15142  2120704  1748006497    90681382  1748006497    90681382 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      7509  2120670  1748006497    89681382  1748006497    89681382 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      3680  2120671  1748006497    89681382  1748006497    89681382 "verilated-sources/VsvsimTestbench__Syms.h"
T      1861  2120707  1748006497    90681382  1748006497    90681382 "verilated-sources/VsvsimTestbench___024root.h"
T      8355  2120784  1748006497    91681382  1748006497    91681382 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T     10189  2120783  1748006497    91681382  1748006497    91681382 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T     12851  2120780  1748006497    91681382  1748006497    91681382 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      3290  2120782  1748006497    91681382  1748006497    91681382 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2120708  1748006497    90681382  1748006497    90681382 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2120705  1748006497    90681382  1748006497    90681382 "verilated-sources/VsvsimTestbench__pch.h"
T      2052  2120952  1748006497    91681382  1748006497    91681382 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1748006497    91681382  1748006497    91681382 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2120785  1748006497    91681382  1748006497    91681382 "verilated-sources/VsvsimTestbench_classes.mk"
