0.6
2017.1
Apr 14 2017
18:58:24
/home/carljohnsen/vivado/SingleCycleMIPS/SingleCycleMIPS.sim/sim_1/synth/timing/design_1_wrapper_time_synth.v,1497346986,verilog,,,,design_1;design_1_SingleCycleMIPS_export_0_0;design_1_SingleCycleMIPS_export_0_0_ALU;design_1_SingleCycleMIPS_export_0_0_Adder;design_1_SingleCycleMIPS_export_0_0_Memory;design_1_SingleCycleMIPS_export_0_0_PC;design_1_SingleCycleMIPS_export_0_0_SingleCycleMIPS;design_1_SingleCycleMIPS_export_0_0_SingleCycleMIPS_export;design_1_SingleCycleMIPS_export_0_0_WriteBuffer;design_1_SingleCycleMIPS_export_0_0_vhdl_Register;design_1_clk_wiz_0_0;design_1_clk_wiz_0_0__design_1_clk_wiz_0_0_clk_wiz;design_1_proc_sys_reset_0_0;design_1_proc_sys_reset_0_0__cdc_sync;design_1_proc_sys_reset_0_0__cdc_sync_0;design_1_proc_sys_reset_0_0__lpf;design_1_proc_sys_reset_0_0__proc_sys_reset;design_1_proc_sys_reset_0_0__sequence_psr;design_1_proc_sys_reset_0_0__upcnt_n;design_1_wrapper;design_1_xlconstant_0_0;glbl,,,../../../../SingleCycleMIPS.srcs/sources_1/bd/design_1/ipshared/65a4,,,,,
