//-----------------------------------------------
// System Verilog run file for lab04
//------------------------------------------------

typedefs.sv
control.sv // compile src file
control_test.sv            // compile top level module
