# General build artifacts
*.log
*.bak
*.out
*.tmp
*.dmp
*.bit
*.bin
*.hex
*.jed
*.asc
*.json
*.rpt
*.edf
*.edf~
*.vcd
*.wav
*.svg
*.ex
*.tcl
*.bgn

# Synthesis & Implementation Outputs
*.blif
*.net
*.ngc
*.ngd
*.ngm
*.xpi
*.map
*.par
*.syr
*.mrp
*.pcf
*.xise
*.ise
*.bld
*.pdc
*.par
*.prj
*.qsf
*.qpf
*.sof
*.pof
*.rbf
*.gbs
*.twr
*.ncd
*.xdl
*.xwbt
*.xwbt.log
*.str
*.xci
*.rbt
*.chg
*.dcp
*.bgn

# Cache files from FPGA tools
__pycache__/
*.pyc
*.pyo
*.cache
*.xdc
*.log
*.jou
*.str
*.ip_user_files/
*.runs/
*.hw/
*.sim/
*.tmp/
*.backup/
*.bak
*.xpr
*.bld
*.vivado/
*.metadata/

# Lattice iCECube2 files
*.synproj
*.srr
*.edf
*.jed
*.ncd
*.pcf
*.qsf
*.qpf
*.xise
*.vlg

# NextPNR & Yosys (OSS-CAD-Suite)
*.asc
*.json
*.blif
*.smt2
*.ys
*.log
*.yslog
*.bin
*.dot
*.vcd
*.svg
*.ys
*.pcf
*.il
*.tb

# Quartus (Intel FPGA)
db/
incremental_db/
*.qws
*.qdf
*.qdb
*.rpt
*.done
*.pof
*.sof
*.jdi
*.jic
*.map
*.cdb
*.rpd

# Vivado (Xilinx)
*.jou
*.str
*.log
*.cache/
*.hw/
*.sim/
*.runs/
*.xpr
*.dcp
*.pb
*.tcl
*.xci
*.xdc
*.xsa
*.xpr
*.wcfg
*.xsim
*.ltx

# Gowin FPGA Toolchain Files
*.fs
*.cst
*.gprj
*.log
*.hds
*.fs
*.drc
*.gws
*.qws
*.gcp
*.rpt
*.synlog
*.timing
*.time
*.sdc
*.ldb
*.pln
*.cmd
*.tmp
*.dat
*.xml
*.lst
*.lpf
*.gex
*.gwx
*.revx
*.fpga
*.lso
*.vgx

# Lushay Labs VSCode Plugin (Tang Nano, Gowin, etc.)
*.gproj
*.gwd
*.synproj
*.tbdata
*.simdata
*.cache/
*.build/
*.work/
*.output/
*.generated/

# OSS-CAD-Suite (Yosys, NextPNR, etc.)
*.log
*.bin
*.asc
*.json
*.blif
*.smt2
*.ys
*.dot
*.vcd
*.svg
*.pcf
*.il
*.tb
*.fir
*.ver
*.smtc
*.mem
*.pyc
*.out
__pycache__/
.temp/
.build/
.synthesis/
.place_route/

# VS Code project-specific files (Keep settings but ignore workspace settings)
.vscode/*
!.vscode/settings.json
!.vscode/extensions.json
!.vscode/tasks.json
!.vscode/launch.json

# Ignore user-specific workspace settings
.vscode/*.code-workspace

# cmake build files
build/