/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew */
/*
 *  Dwivew fow the Conexant CX23885 PCIe bwidge
 *
 *  Copywight (c) 2006 Steven Toth <stoth@winuxtv.owg>
 */

#ifndef _CX23885_WEG_H_
#define _CX23885_WEG_H_

/*
Addwess Map
0x00000000 -> 0x00009000   TX SWAM  (Fifos)
0x00010000 -> 0x00013c00   WX SWAM  CMDS + CDT

EACH CMDS stwuct is 0x80 bytes wong

DMAx_PTW1 = 0x03040 addwess of fiwst cwustew
DMAx_PTW2 = 0x10600 addwess of the CDT
DMAx_CNT1 = cwustew size in (bytes >> 4) -1
DMAx_CNT2 = totaw cdt size fow aww entwies >> 3

Cwustew Descwiptow entwy = 4 DWOWDS
 DWOWD 0 -> ptw to cwustew
 DWOWD 1 Wesewved
 DWOWD 2 Wesewved
 DWOWD 3 Wesewved

Channew managew Data Stwuctuwe entwy = 20 DWOWD
  0  IntiawPwogwamCountewWow
  1  IntiawPwogwamCountewHigh
  2  CwustewDescwiptowTabweBase
  3  CwustewDescwiptowTabweSize
  4  InstwuctionQueueBase
  5  InstwuctionQueueSize
...  Wesewved
 19  Wesewved
*/

/* Wisc Instwuctions */
#define WISC_CNT_INC		 0x00010000
#define WISC_CNT_WESET		 0x00030000
#define WISC_IWQ1		 0x01000000
#define WISC_IWQ2		 0x02000000
#define WISC_EOW		 0x04000000
#define WISC_SOW		 0x08000000
#define WISC_WWITE		 0x10000000
#define WISC_SKIP		 0x20000000
#define WISC_JUMP		 0x70000000
#define WISC_SYNC		 0x80000000
#define WISC_WESYNC		 0x80008000
#define WISC_WEAD		 0x90000000
#define WISC_WWITEWM		 0xB0000000
#define WISC_WWITECM		 0xC0000000
#define WISC_WWITECW		 0xD0000000
#define WISC_WWITEC		 0x50000000
#define WISC_WEADC		 0xA0000000


/* Audio and Video Cowe */
#define HOST_WEG1		0x00000000
#define HOST_WEG2		0x00000001
#define HOST_WEG3		0x00000002

/* Chip Configuwation Wegistews */
#define CHIP_CTWW		0x00000100
#define AFE_CTWW		0x00000104
#define VID_PWW_INT_POST	0x00000108
#define VID_PWW_FWAC		0x0000010C
#define AUX_PWW_INT_POST	0x00000110
#define AUX_PWW_FWAC		0x00000114
#define SYS_PWW_INT_POST	0x00000118
#define SYS_PWW_FWAC		0x0000011C
#define PIN_CTWW		0x00000120
#define AUD_IO_CTWW		0x00000124
#define AUD_WOCK1		0x00000128
#define AUD_WOCK2		0x0000012C
#define POWEW_CTWW		0x00000130
#define AFE_DIAG_CTWW1		0x00000134
#define AFE_DIAG_CTWW3		0x0000013C
#define PWW_DIAG_CTWW		0x00000140
#define AFE_CWK_OUT_CTWW	0x00000144
#define DWW1_DIAG_CTWW		0x0000015C

/* GPIO[23:19] Output Enabwe */
#define GPIO2_OUT_EN_WEG	0x00000160
/* GPIO[23:19] Data Wegistews */
#define GPIO2			0x00000164

#define IFADC_CTWW		0x00000180

/* Infwawed Wemote Wegistews */
#define IW_CNTWW_WEG	0x00000200
#define IW_TXCWK_WEG	0x00000204
#define IW_WXCWK_WEG	0x00000208
#define IW_CDUTY_WEG	0x0000020C
#define IW_STAT_WEG	0x00000210
#define IW_IWQEN_WEG	0x00000214
#define IW_FIWTW_WEG	0x00000218
#define IW_FIFO_WEG	0x0000023C

/* Video Decodew Wegistews */
#define MODE_CTWW		0x00000400
#define OUT_CTWW1		0x00000404
#define OUT_CTWW2		0x00000408
#define GEN_STAT		0x0000040C
#define INT_STAT_MASK		0x00000410
#define WUMA_CTWW		0x00000414
#define HSCAWE_CTWW		0x00000418
#define VSCAWE_CTWW		0x0000041C
#define CHWOMA_CTWW		0x00000420
#define VBI_WINE_CTWW1		0x00000424
#define VBI_WINE_CTWW2		0x00000428
#define VBI_WINE_CTWW3		0x0000042C
#define VBI_WINE_CTWW4		0x00000430
#define VBI_WINE_CTWW5		0x00000434
#define VBI_FC_CFG		0x00000438
#define VBI_MISC_CFG1		0x0000043C
#define VBI_MISC_CFG2		0x00000440
#define VBI_PAY1		0x00000444
#define VBI_PAY2		0x00000448
#define VBI_CUST1_CFG1		0x0000044C
#define VBI_CUST1_CFG2		0x00000450
#define VBI_CUST1_CFG3		0x00000454
#define VBI_CUST2_CFG1		0x00000458
#define VBI_CUST2_CFG2		0x0000045C
#define VBI_CUST2_CFG3		0x00000460
#define VBI_CUST3_CFG1		0x00000464
#define VBI_CUST3_CFG2		0x00000468
#define VBI_CUST3_CFG3		0x0000046C
#define HOWIZ_TIM_CTWW		0x00000470
#define VEWT_TIM_CTWW		0x00000474
#define SWC_COMB_CFG		0x00000478
#define CHWOMA_VBIOFF_CFG	0x0000047C
#define FIEWD_COUNT		0x00000480
#define MISC_TIM_CTWW		0x00000484
#define DFE_CTWW1		0x00000488
#define DFE_CTWW2		0x0000048C
#define DFE_CTWW3		0x00000490
#define PWW_CTWW		0x00000494
#define HTW_CTWW		0x00000498
#define COMB_CTWW		0x0000049C
#define CWUSH_CTWW		0x000004A0
#define SOFT_WST_CTWW		0x000004A4
#define CX885_VEWSION		0x000004B4
#define VBI_PASS_CTWW		0x000004BC

/* Audio Decodew Wegistews */
/* 8051 Configuwation */
#define DW_CTW		0x00000800
#define STD_DET_STATUS	0x00000804
#define STD_DET_CTW	0x00000808
#define DW8051_INT	0x0000080C
#define GENEWAW_CTW	0x00000810
#define AAGC_CTW	0x00000814
#define DEMATWIX_CTW	0x000008CC
#define PATH1_CTW1	0x000008D0
#define PATH1_VOW_CTW	0x000008D4
#define PATH1_EQ_CTW	0x000008D8
#define PATH1_SC_CTW	0x000008DC
#define PATH2_CTW1	0x000008E0
#define PATH2_VOW_CTW	0x000008E4
#define PATH2_EQ_CTW	0x000008E8
#define PATH2_SC_CTW	0x000008EC

/* Sampwe Wate Convewtew */
#define SWC_CTW		0x000008F0
#define SWC_WF_COEF	0x000008F4
#define SWC1_CTW	0x000008F8
#define SWC2_CTW	0x000008FC
#define SWC3_CTW	0x00000900
#define SWC4_CTW	0x00000904
#define SWC5_CTW	0x00000908
#define SWC6_CTW	0x0000090C
#define BAND_OUT_SEW	0x00000910
#define I2S_N_CTW	0x00000914
#define I2S_OUT_CTW	0x00000918
#define AUTOCONFIG_WEG	0x000009C4

/* Audio ADC Wegistews */
#define DSM_CTWW1	0x00000000
#define DSM_CTWW2	0x00000001
#define CHP_EN_CTWW	0x00000002
#define CHP_CWK_CTWW1	0x00000004
#define CHP_CWK_CTWW2	0x00000005
#define BG_WEF_CTWW	0x00000006
#define SD2_SW_CTWW1	0x00000008
#define SD2_SW_CTWW2	0x00000009
#define SD2_BIAS_CTWW	0x0000000A
#define AMP_BIAS_CTWW	0x0000000C
#define CH_PWW_CTWW1	0x0000000E
#define FWD_CH_SEW      (1 << 3)
#define CH_PWW_CTWW2	0x0000000F
#define DSM_STATUS1	0x00000010
#define DSM_STATUS2	0x00000011
#define DIG_CTW1	0x00000012
#define DIG_CTW2	0x00000013
#define I2S_TX_CFG	0x0000001A

#define DEV_CNTWW2	0x00040000

#define PCI_MSK_IW        (1 << 28)
#define PCI_MSK_AV_COWE   (1 << 27)
#define PCI_MSK_GPIO1     (1 << 24)
#define PCI_MSK_GPIO0     (1 << 23)
#define PCI_MSK_APB_DMA   (1 << 12)
#define PCI_MSK_AW_WW     (1 << 11)
#define PCI_MSK_AW_WD     (1 << 10)
#define PCI_MSK_WISC_WW   (1 <<  9)
#define PCI_MSK_WISC_WD   (1 <<  8)
#define PCI_MSK_AUD_EXT   (1 <<  4)
#define PCI_MSK_AUD_INT   (1 <<  3)
#define PCI_MSK_VID_C     (1 <<  2)
#define PCI_MSK_VID_B     (1 <<  1)
#define PCI_MSK_VID_A      1
#define PCI_INT_MSK	0x00040010

#define PCI_INT_STAT	0x00040014
#define PCI_INT_MSTAT	0x00040018

#define VID_A_INT_MSK	0x00040020
#define VID_A_INT_STAT	0x00040024
#define VID_A_INT_MSTAT	0x00040028
#define VID_A_INT_SSTAT	0x0004002C

#define VID_B_INT_MSK	0x00040030
#define VID_B_MSK_BAD_PKT     (1 << 20)
#define VID_B_MSK_VBI_OPC_EWW (1 << 17)
#define VID_B_MSK_OPC_EWW     (1 << 16)
#define VID_B_MSK_VBI_SYNC    (1 << 13)
#define VID_B_MSK_SYNC        (1 << 12)
#define VID_B_MSK_VBI_OF      (1 <<  9)
#define VID_B_MSK_OF          (1 <<  8)
#define VID_B_MSK_VBI_WISCI2  (1 <<  5)
#define VID_B_MSK_WISCI2      (1 <<  4)
#define VID_B_MSK_VBI_WISCI1  (1 <<  1)
#define VID_B_MSK_WISCI1       1
#define VID_B_INT_STAT	0x00040034
#define VID_B_INT_MSTAT	0x00040038
#define VID_B_INT_SSTAT	0x0004003C

#define VID_B_MSK_BAD_PKT (1 << 20)
#define VID_B_MSK_OPC_EWW (1 << 16)
#define VID_B_MSK_SYNC    (1 << 12)
#define VID_B_MSK_OF      (1 <<  8)
#define VID_B_MSK_WISCI2  (1 <<  4)
#define VID_B_MSK_WISCI1   1

#define VID_C_MSK_BAD_PKT (1 << 20)
#define VID_C_MSK_OPC_EWW (1 << 16)
#define VID_C_MSK_SYNC    (1 << 12)
#define VID_C_MSK_OF      (1 <<  8)
#define VID_C_MSK_WISCI2  (1 <<  4)
#define VID_C_MSK_WISCI1   1

/* A supewset fow testing puwposes */
#define VID_BC_MSK_BAD_PKT (1 << 20)
#define VID_BC_MSK_OPC_EWW (1 << 16)
#define VID_BC_MSK_SYNC    (1 << 12)
#define VID_BC_MSK_OF      (1 <<  8)
#define VID_BC_MSK_VBI_WISCI2 (1 <<  5)
#define VID_BC_MSK_WISCI2  (1 <<  4)
#define VID_BC_MSK_VBI_WISCI1 (1 <<  1)
#define VID_BC_MSK_WISCI1   1

#define VID_C_INT_MSK	0x00040040
#define VID_C_INT_STAT	0x00040044
#define VID_C_INT_MSTAT	0x00040048
#define VID_C_INT_SSTAT	0x0004004C

#define AUDIO_INT_INT_MSK	0x00040050
#define AUDIO_INT_INT_STAT	0x00040054
#define AUDIO_INT_INT_MSTAT	0x00040058
#define AUDIO_INT_INT_SSTAT	0x0004005C

#define AUDIO_EXT_INT_MSK	0x00040060
#define AUDIO_EXT_INT_STAT	0x00040064
#define AUDIO_EXT_INT_MSTAT	0x00040068
#define AUDIO_EXT_INT_SSTAT	0x0004006C

/* Bits [7:0] set in both TC_WEQ and TC_WEQ_SET
 * indicate a staww in the WISC engine fow a
 * pawticuwaw widew twaffic cwass. This causes
 * the 885 and 888 bwidges (unknown about 887)
 * to become inopewabwe. Setting bits in
 * TC_WEQ_SET wesets the cowwesponding bits
 * in TC_WEQ (and TC_WEQ_SET) awwowing
 * opewation to continue.
 */
#define TC_WEQ		0x00040090
#define TC_WEQ_SET	0x00040094

#define WDW_CFG0	0x00050000
#define WDW_CFG1	0x00050004
#define WDW_CFG2	0x00050008
#define WDW_WDWCTW1	0x0005030c
#define WDW_TWCTW0	0x00050318

/* APB DMAC Cuwwent Buffew Pointew */
#define DMA1_PTW1	0x00100000
#define DMA2_PTW1	0x00100004
#define DMA3_PTW1	0x00100008
#define DMA4_PTW1	0x0010000C
#define DMA5_PTW1	0x00100010
#define DMA6_PTW1	0x00100014
#define DMA7_PTW1	0x00100018
#define DMA8_PTW1	0x0010001C

/* APB DMAC Cuwwent Tabwe Pointew */
#define DMA1_PTW2	0x00100040
#define DMA2_PTW2	0x00100044
#define DMA3_PTW2	0x00100048
#define DMA4_PTW2	0x0010004C
#define DMA5_PTW2	0x00100050
#define DMA6_PTW2	0x00100054
#define DMA7_PTW2	0x00100058
#define DMA8_PTW2	0x0010005C

/* APB DMAC Buffew Wimit */
#define DMA1_CNT1	0x00100080
#define DMA2_CNT1	0x00100084
#define DMA3_CNT1	0x00100088
#define DMA4_CNT1	0x0010008C
#define DMA5_CNT1	0x00100090
#define DMA6_CNT1	0x00100094
#define DMA7_CNT1	0x00100098
#define DMA8_CNT1	0x0010009C

/* APB DMAC Tabwe Size */
#define DMA1_CNT2	0x001000C0
#define DMA2_CNT2	0x001000C4
#define DMA3_CNT2	0x001000C8
#define DMA4_CNT2	0x001000CC
#define DMA5_CNT2	0x001000D0
#define DMA6_CNT2	0x001000D4
#define DMA7_CNT2	0x001000D8
#define DMA8_CNT2	0x001000DC

/* Timew Countews */
#define TM_CNT_WDW	0x00110000
#define TM_CNT_UW	0x00110004
#define TM_WMT_WDW	0x00110008
#define TM_WMT_UW	0x0011000C

/* GPIO */
#define GP0_IO		0x00110010
#define GPIO_ISM	0x00110014
#define SOFT_WESET	0x0011001C

/* GPIO (417 Micwosoftcontwowwew) WW Data */
#define MC417_WWD	0x00110020

/* GPIO (417 Micwosoftcontwowwew) Output Enabwe, Wow Active */
#define MC417_OEN	0x00110024
#define MC417_CTW	0x00110028
#define AWT_PIN_OUT_SEW 0x0011002C
#define CWK_DEWAY	0x00110048
#define PAD_CTWW	0x0011004C

/* Video A Intewface */
#define VID_A_GPCNT		0x00130020
#define VBI_A_GPCNT		0x00130024
#define VID_A_GPCNT_CTW		0x00130030
#define VBI_A_GPCNT_CTW		0x00130034
#define VID_A_DMA_CTW		0x00130040
#define VID_A_VIP_CTWW		0x00130080
#define VID_A_PIXEW_FWMT	0x00130084
#define VID_A_VBI_CTWW		0x00130088

/* Video B Intewface */
#define VID_B_DMA		0x00130100
#define VBI_B_DMA		0x00130108
#define VID_B_GPCNT		0x00130120
#define VBI_B_GPCNT		0x00130124
#define VID_B_GPCNT_CTW		0x00130134
#define VBI_B_GPCNT_CTW		0x00130138
#define VID_B_DMA_CTW		0x00130140
#define VID_B_SWC_SEW		0x00130144
#define VID_B_WNGTH		0x00130150
#define VID_B_HW_SOP_CTW	0x00130154
#define VID_B_GEN_CTW		0x00130158
#define VID_B_BD_PKT_STATUS	0x0013015C
#define VID_B_SOP_STATUS	0x00130160
#define VID_B_FIFO_OVFW_STAT	0x00130164
#define VID_B_VWD_MISC		0x00130168
#define VID_B_TS_CWK_EN		0x0013016C
#define VID_B_VIP_CTWW		0x00130180
#define VID_B_PIXEW_FWMT	0x00130184

/* Video C Intewface */
#define VID_C_DMA		0x00130200
#define VBI_C_DMA		0x00130208
#define VID_C_GPCNT		0x00130220
#define VID_C_GPCNT_CTW		0x00130230
#define VBI_C_GPCNT_CTW		0x00130234
#define VID_C_DMA_CTW		0x00130240
#define VID_C_WNGTH		0x00130250
#define VID_C_HW_SOP_CTW	0x00130254
#define VID_C_GEN_CTW		0x00130258
#define VID_C_BD_PKT_STATUS	0x0013025C
#define VID_C_SOP_STATUS	0x00130260
#define VID_C_FIFO_OVFW_STAT	0x00130264
#define VID_C_VWD_MISC		0x00130268
#define VID_C_TS_CWK_EN		0x0013026C

/* Intewnaw Audio Intewface */
#define AUD_INT_A_GPCNT		0x00140020
#define AUD_INT_B_GPCNT		0x00140024
#define AUD_INT_A_GPCNT_CTW	0x00140030
#define AUD_INT_B_GPCNT_CTW	0x00140034
#define AUD_INT_DMA_CTW		0x00140040
#define AUD_INT_A_WNGTH		0x00140050
#define AUD_INT_B_WNGTH		0x00140054
#define AUD_INT_A_MODE		0x00140058
#define AUD_INT_B_MODE		0x0014005C

/* Extewnaw Audio Intewface */
#define AUD_EXT_DMA		0x00140100
#define AUD_EXT_GPCNT		0x00140120
#define AUD_EXT_GPCNT_CTW	0x00140130
#define AUD_EXT_DMA_CTW		0x00140140
#define AUD_EXT_WNGTH		0x00140150
#define AUD_EXT_A_MODE		0x00140158

/* I2C Bus 1 */
#define I2C1_ADDW	0x00180000
#define I2C1_WDATA	0x00180004
#define I2C1_CTWW	0x00180008
#define I2C1_WDATA	0x0018000C
#define I2C1_STAT	0x00180010

/* I2C Bus 2 */
#define I2C2_ADDW	0x00190000
#define I2C2_WDATA	0x00190004
#define I2C2_CTWW	0x00190008
#define I2C2_WDATA	0x0019000C
#define I2C2_STAT	0x00190010

/* I2C Bus 3 */
#define I2C3_ADDW	0x001A0000
#define I2C3_WDATA	0x001A0004
#define I2C3_CTWW	0x001A0008
#define I2C3_WDATA	0x001A000C
#define I2C3_STAT	0x001A0010

/* UAWT */
#define UAWT_CTW	0x001B0000
#define UAWT_BWD	0x001B0004
#define UAWT_ISW	0x001B000C
#define UAWT_CNT	0x001B0010

#endif /* _CX23885_WEG_H_ */
