Classic Timing Analyzer report for distance1
Sun Dec 16 18:30:42 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.904 ns                         ; xl                                                                                                              ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.706 ns                         ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; distance[1]                                                                                                     ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.689 ns                         ; DL                                                                                                              ; distance[1]                                                                                                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.294 ns                        ; time[2]                                                                                                         ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 316.26 MHz ( period = 3.162 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                 ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.000 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.000 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.000 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.000 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.000 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.000 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.000 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.000 ns                ;
; N/A   ; 316.66 MHz ( period = 3.158 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.000 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 317.46 MHz ( period = 3.150 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 318.27 MHz ( period = 3.142 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 318.27 MHz ( period = 3.142 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 318.27 MHz ( period = 3.142 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 318.27 MHz ( period = 3.142 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 318.27 MHz ( period = 3.142 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 318.27 MHz ( period = 3.142 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 318.27 MHz ( period = 3.142 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 318.27 MHz ( period = 3.142 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 318.27 MHz ( period = 3.142 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a1~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a2~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a3~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a4~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a5~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a6~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a7~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                      ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.904 ns   ; xl      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A   ; None         ; 3.606 ns   ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A   ; None         ; 3.476 ns   ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 3.472 ns   ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 3.464 ns   ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 3.462 ns   ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 3.345 ns   ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 3.342 ns   ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 3.341 ns   ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 3.336 ns   ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 2.587 ns   ; time[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 2.573 ns   ; time[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 2.561 ns   ; time[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 2.557 ns   ; time[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; 2.554 ns   ; time[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 2.537 ns   ; time[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 2.530 ns   ; time[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 2.519 ns   ; time[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                            ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 8.706 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; distance[1] ; clk        ;
; N/A   ; None         ; 8.706 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; distance[1] ; clk        ;
; N/A   ; None         ; 8.706 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; distance[1] ; clk        ;
; N/A   ; None         ; 8.706 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; distance[1] ; clk        ;
; N/A   ; None         ; 8.706 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; distance[1] ; clk        ;
; N/A   ; None         ; 8.706 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; distance[1] ; clk        ;
; N/A   ; None         ; 8.706 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; distance[1] ; clk        ;
; N/A   ; None         ; 8.706 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; distance[1] ; clk        ;
; N/A   ; None         ; 8.706 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; distance[1] ; clk        ;
; N/A   ; None         ; 7.981 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; distance[3] ; clk        ;
; N/A   ; None         ; 7.981 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; distance[3] ; clk        ;
; N/A   ; None         ; 7.981 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; distance[3] ; clk        ;
; N/A   ; None         ; 7.981 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; distance[3] ; clk        ;
; N/A   ; None         ; 7.981 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; distance[3] ; clk        ;
; N/A   ; None         ; 7.981 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; distance[3] ; clk        ;
; N/A   ; None         ; 7.981 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; distance[3] ; clk        ;
; N/A   ; None         ; 7.981 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; distance[3] ; clk        ;
; N/A   ; None         ; 7.981 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; distance[3] ; clk        ;
; N/A   ; None         ; 7.763 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; distance[5] ; clk        ;
; N/A   ; None         ; 7.763 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; distance[5] ; clk        ;
; N/A   ; None         ; 7.763 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; distance[5] ; clk        ;
; N/A   ; None         ; 7.763 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; distance[5] ; clk        ;
; N/A   ; None         ; 7.763 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; distance[5] ; clk        ;
; N/A   ; None         ; 7.763 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; distance[5] ; clk        ;
; N/A   ; None         ; 7.763 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; distance[5] ; clk        ;
; N/A   ; None         ; 7.763 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; distance[5] ; clk        ;
; N/A   ; None         ; 7.763 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; distance[5] ; clk        ;
; N/A   ; None         ; 7.758 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; distance[6] ; clk        ;
; N/A   ; None         ; 7.758 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; distance[6] ; clk        ;
; N/A   ; None         ; 7.758 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; distance[6] ; clk        ;
; N/A   ; None         ; 7.758 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; distance[6] ; clk        ;
; N/A   ; None         ; 7.758 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; distance[6] ; clk        ;
; N/A   ; None         ; 7.758 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; distance[6] ; clk        ;
; N/A   ; None         ; 7.758 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; distance[6] ; clk        ;
; N/A   ; None         ; 7.758 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; distance[6] ; clk        ;
; N/A   ; None         ; 7.758 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; distance[6] ; clk        ;
; N/A   ; None         ; 7.602 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; distance[4] ; clk        ;
; N/A   ; None         ; 7.602 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; distance[4] ; clk        ;
; N/A   ; None         ; 7.602 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; distance[4] ; clk        ;
; N/A   ; None         ; 7.602 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; distance[4] ; clk        ;
; N/A   ; None         ; 7.602 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; distance[4] ; clk        ;
; N/A   ; None         ; 7.602 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; distance[4] ; clk        ;
; N/A   ; None         ; 7.602 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; distance[4] ; clk        ;
; N/A   ; None         ; 7.602 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; distance[4] ; clk        ;
; N/A   ; None         ; 7.602 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; distance[4] ; clk        ;
; N/A   ; None         ; 7.453 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; distance[7] ; clk        ;
; N/A   ; None         ; 7.453 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; distance[7] ; clk        ;
; N/A   ; None         ; 7.453 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; distance[7] ; clk        ;
; N/A   ; None         ; 7.453 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; distance[7] ; clk        ;
; N/A   ; None         ; 7.453 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; distance[7] ; clk        ;
; N/A   ; None         ; 7.453 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; distance[7] ; clk        ;
; N/A   ; None         ; 7.453 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; distance[7] ; clk        ;
; N/A   ; None         ; 7.453 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; distance[7] ; clk        ;
; N/A   ; None         ; 7.453 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; distance[7] ; clk        ;
; N/A   ; None         ; 7.237 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; distance[2] ; clk        ;
; N/A   ; None         ; 7.237 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; distance[2] ; clk        ;
; N/A   ; None         ; 7.237 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; distance[2] ; clk        ;
; N/A   ; None         ; 7.237 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; distance[2] ; clk        ;
; N/A   ; None         ; 7.237 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; distance[2] ; clk        ;
; N/A   ; None         ; 7.237 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; distance[2] ; clk        ;
; N/A   ; None         ; 7.237 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; distance[2] ; clk        ;
; N/A   ; None         ; 7.237 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; distance[2] ; clk        ;
; N/A   ; None         ; 7.237 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; distance[2] ; clk        ;
; N/A   ; None         ; 7.001 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; distance[0] ; clk        ;
; N/A   ; None         ; 7.001 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; distance[0] ; clk        ;
; N/A   ; None         ; 7.001 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; distance[0] ; clk        ;
; N/A   ; None         ; 7.001 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; distance[0] ; clk        ;
; N/A   ; None         ; 7.001 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; distance[0] ; clk        ;
; N/A   ; None         ; 7.001 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; distance[0] ; clk        ;
; N/A   ; None         ; 7.001 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; distance[0] ; clk        ;
; N/A   ; None         ; 7.001 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; distance[0] ; clk        ;
; N/A   ; None         ; 7.001 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; distance[0] ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To          ;
+-------+-------------------+-----------------+------+-------------+
; N/A   ; None              ; 7.689 ns        ; DL   ; distance[1] ;
; N/A   ; None              ; 7.213 ns        ; DL   ; distance[7] ;
; N/A   ; None              ; 7.075 ns        ; DL   ; distance[3] ;
; N/A   ; None              ; 6.696 ns        ; DL   ; distance[2] ;
; N/A   ; None              ; 6.606 ns        ; DL   ; distance[5] ;
; N/A   ; None              ; 6.596 ns        ; DL   ; distance[6] ;
; N/A   ; None              ; 6.580 ns        ; DL   ; distance[0] ;
; N/A   ; None              ; 6.558 ns        ; DL   ; distance[4] ;
+-------+-------------------+-----------------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                             ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                                              ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.294 ns ; time[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -2.305 ns ; time[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -2.312 ns ; time[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -2.329 ns ; time[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -2.332 ns ; time[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -2.336 ns ; time[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -2.348 ns ; time[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -2.362 ns ; time[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -3.111 ns ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -3.116 ns ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -3.117 ns ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; -3.120 ns ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -3.237 ns ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -3.239 ns ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -3.247 ns ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -3.251 ns ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -3.381 ns ; DL      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A           ; None        ; -3.679 ns ; xl      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 16 18:30:41 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off distance1 -c distance1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 316.26 MHz between source memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg" and destination memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6" (period= 3.162 ns)
    Info: + Longest memory to memory delay is 3.004 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y1; Fanout = 2; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[6]'
        Info: 3: + IC(0.501 ns) + CELL(0.053 ns) = 2.404 ns; Loc. = LCCOMB_X33_Y1_N20; Fanout = 1; COMB Node = 'lpm_ram_io:inst|datatri[6]~10'
        Info: 4: + IC(0.504 ns) + CELL(0.096 ns) = 3.004 ns; Loc. = M4K_X32_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6'
        Info: Total cell delay = 1.999 ns ( 66.54 % )
        Info: Total interconnect delay = 1.005 ns ( 33.46 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.361 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_datain_reg6'
            Info: Total cell delay = 1.335 ns ( 56.54 % )
            Info: Total interconnect delay = 1.026 ns ( 43.46 % )
        Info: - Longest clock path from clock "clk" to source memory is 2.361 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg'
            Info: Total cell delay = 1.335 ns ( 56.54 % )
            Info: Total interconnect delay = 1.026 ns ( 43.46 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg" (data pin = "xl", clock pin = "clk") is 3.904 ns
    Info: + Longest pin to memory delay is 6.243 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W20; Fanout = 1; PIN Node = 'xl'
        Info: 2: + IC(4.444 ns) + CELL(0.228 ns) = 5.502 ns; Loc. = LCCOMB_X33_Y1_N2; Fanout = 1; COMB Node = 'lpm_ram_io:inst|_~1'
        Info: 3: + IC(0.507 ns) + CELL(0.234 ns) = 6.243 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.292 ns ( 20.70 % )
        Info: Total interconnect delay = 4.951 ns ( 79.30 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.335 ns ( 56.54 % )
        Info: Total interconnect delay = 1.026 ns ( 43.46 % )
Info: tco from clock "clk" to destination pin "distance[1]" through memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg" is 8.706 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.335 ns ( 56.54 % )
        Info: Total interconnect delay = 1.026 ns ( 43.46 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 6.209 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y1; Fanout = 2; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|q_a[1]'
        Info: 3: + IC(2.215 ns) + CELL(2.144 ns) = 6.209 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'distance[1]'
        Info: Total cell delay = 3.994 ns ( 64.33 % )
        Info: Total interconnect delay = 2.215 ns ( 35.67 % )
Info: Longest tpd from source pin "DL" to destination pin "distance[1]" is 7.689 ns
    Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 17; PIN Node = 'DL'
    Info: 2: + IC(4.769 ns) + CELL(2.140 ns) = 7.689 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'distance[1]'
    Info: Total cell delay = 2.920 ns ( 37.98 % )
    Info: Total interconnect delay = 4.769 ns ( 62.02 % )
Info: th for memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2" (data pin = "time[2]", clock pin = "clk") is -2.294 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.335 ns ( 56.54 % )
        Info: Total interconnect delay = 1.026 ns ( 43.46 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.858 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 1; PIN Node = 'time[2]'
        Info: 2: + IC(3.948 ns) + CELL(0.103 ns) = 4.858 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_01a1:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 0.910 ns ( 18.73 % )
        Info: Total interconnect delay = 3.948 ns ( 81.27 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 216 megabytes
    Info: Processing ended: Sun Dec 16 18:30:42 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


