<html>
  <head>
    <title>L4Re Reference Manual</title>      
    <link href="doxygen.css" rel="stylesheet" type="text/css">
    <link href="tabs.css" rel="stylesheet" type="text/css">
  </HEAD>

  <body style="background: #fff url(header-bg.png) repeat-x scroll 0 0">
   <div>
    <div style="text-align: center; margin-bottom: 10px; border-width: 0 0 1px 0; border-color: #000; border-style: solid">
    L4Re - L4 Runtime Environment
    </div>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript">
function hasClass(ele,cls) {
  return ele.className.match(new RegExp('(\\s|^)'+cls+'(\\s|$)'));
}

function addClass(ele,cls) {
  if (!this.hasClass(ele,cls)) ele.className += " "+cls;
}

function removeClass(ele,cls) {
  if (hasClass(ele,cls)) {
    var reg = new RegExp('(\\s|^)'+cls+'(\\s|$)');
    ele.className=ele.className.replace(reg,' ');
  }
}

function toggleVisibility(linkObj) {
 var base = linkObj.getAttribute('id');
 var summary = document.getElementById(base + '-summary');
 var content = document.getElementById(base + '-content');
 var trigger = document.getElementById(base + '-trigger');
 if ( hasClass(linkObj,'closed') ) {
   summary.style.display = 'none';
   content.style.display = 'block';
   trigger.src = 'open.png';
   removeClass(linkObj,'closed');
   addClass(linkObj,'opened');
 } else if ( hasClass(linkObj,'opened') ) {
   summary.style.display = 'block';
   content.style.display = 'none';
   trigger.src = 'closed.png';
   removeClass(linkObj,'opened');
   addClass(linkObj,'closed');
 }
 return false;
}
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<h1>l4_tracebuffer_status_t Struct Reference<br/>
<small>
[<a class="el" href="group__api__calls__fiasco.html">Fiasco extensions</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="l4_tracebuffer_status_t" -->
<p>Trace buffer status.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html">ktrace.h</a>&gt;</code></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png"/> Collaboration diagram for l4_tracebuffer_status_t:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="structl4__tracebuffer__status__t__coll__graph.png" border="0" usemap="#l4__tracebuffer__status__t_coll__map" alt="Collaboration graph"/></div>
<map name="l4__tracebuffer__status__t_coll__map" id="l4__tracebuffer__status__t_coll__map">
<area shape="rect" id="node2" href="structl4__tracebuffer__status__window__t.html" title="Trace&#45;buffer status window descriptor." alt="" coords="5,5,227,125"/></map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a708c6621b379bb1d99b5949f6660ddfc">tracebuffer0</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address of trace buffer 0.  <a href="#a708c6621b379bb1d99b5949f6660ddfc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a84f84501ea517a536e5a07970ded0223">size0</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of trace buffer 0.  <a href="#a84f84501ea517a536e5a07970ded0223"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a4a0c3c1d4fc6c2078b5e16c78a1fc171">version0</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Version number of trace buffer 0 (incremented if tb0 overruns).  <a href="#a4a0c3c1d4fc6c2078b5e16c78a1fc171"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a9c55fb00879565b1c4e1d7896fccdec1">tracebuffer1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address of trace buffer 1 (there is no gap between tb0 and tb1).  <a href="#a9c55fb00879565b1c4e1d7896fccdec1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#aae7c625921cfd2d52916883706ace463">size1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of trace buffer 1 (same as tb0).  <a href="#aae7c625921cfd2d52916883706ace463"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a8f9e9faa300bc97c6e5d7b2794ae8245">version1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Version number of trace buffer 1 (incremented if tb1 overruns).  <a href="#a8f9e9faa300bc97c6e5d7b2794ae8245"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72bba928034ddafc713f5b7517e84af3"></a><!-- doxytag: member="l4_tracebuffer_status_t::logevents" ref="a72bba928034ddafc713f5b7517e84af3" args="[16]" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a72bba928034ddafc713f5b7517e84af3">logevents</a> [16]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Available LOG events. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d8fdd39cb7f09fe8755df0297ab8d13"></a><!-- doxytag: member="l4_tracebuffer_status_t::scaler_tsc_to_ns" ref="a6d8fdd39cb7f09fe8755df0297ab8d13" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a6d8fdd39cb7f09fe8755df0297ab8d13">scaler_tsc_to_ns</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Scaler used for translation of CPU cycles to nano seconds. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf178c3a87b755fcdb8b4c97da2a1338"></a><!-- doxytag: member="l4_tracebuffer_status_t::scaler_tsc_to_us" ref="adf178c3a87b755fcdb8b4c97da2a1338" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#adf178c3a87b755fcdb8b4c97da2a1338">scaler_tsc_to_us</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Scaler used for translation of CPU cycles to micro seconds. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af80853624a0c903ccbc0ed5d25293353"></a><!-- doxytag: member="l4_tracebuffer_status_t::scaler_ns_to_tsc" ref="af80853624a0c903ccbc0ed5d25293353" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#af80853624a0c903ccbc0ed5d25293353">scaler_ns_to_tsc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Scaler used for translation of nano seconds to CPU cycles. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b55565c3868ea7c2924547bb9273e84"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_context_switch" ref="a1b55565c3868ea7c2924547bb9273e84" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a1b55565c3868ea7c2924547bb9273e84">cnt_context_switch</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of context switches (intra AS or inter AS). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec43787ddda2768270b75781da696baa"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_addr_space_switch" ref="aec43787ddda2768270b75781da696baa" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#aec43787ddda2768270b75781da696baa">cnt_addr_space_switch</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of inter AS context switches. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a261a71956351f94ad04fdbf81ad2ad9b"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_shortcut_failed" ref="a261a71956351f94ad04fdbf81ad2ad9b" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a261a71956351f94ad04fdbf81ad2ad9b">cnt_shortcut_failed</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">How often was the IPC shortcut not taken. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ab28a43c96fbe9a5114ab87a74adb60"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_shortcut_success" ref="a1ab28a43c96fbe9a5114ab87a74adb60" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a1ab28a43c96fbe9a5114ab87a74adb60">cnt_shortcut_success</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">How often was the IPC shortcut taken. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac005851d95bd2dec7ae92278e2a2c379"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_irq" ref="ac005851d95bd2dec7ae92278e2a2c379" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#ac005851d95bd2dec7ae92278e2a2c379">cnt_irq</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of hardware interrupts (without kernel scheduling interrupt). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1d61ab77a12dbfa5c4d6a3c1992a0a7"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_ipc_long" ref="aa1d61ab77a12dbfa5c4d6a3c1992a0a7" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#aa1d61ab77a12dbfa5c4d6a3c1992a0a7">cnt_ipc_long</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of long IPCs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af70f5a1b1fde319087962ccbb7e6eaee"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_page_fault" ref="af70f5a1b1fde319087962ccbb7e6eaee" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#af70f5a1b1fde319087962ccbb7e6eaee">cnt_page_fault</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of page faults. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a651dd470e83354a5b1a996ce0c8a08e6"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_io_fault" ref="a651dd470e83354a5b1a996ce0c8a08e6" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a651dd470e83354a5b1a996ce0c8a08e6">cnt_io_fault</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of faults (application runs at IOPL 0 and tries to execute cli, sti, in, or out but does not have a sufficient right in the I/O bitmap). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34d31d786ab730ae7dbf5251073925a4"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_task_create" ref="a34d31d786ab730ae7dbf5251073925a4" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a34d31d786ab730ae7dbf5251073925a4">cnt_task_create</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of tasks created. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a681b1b4b2b694cde67ac1f7ddb19c08a"></a><!-- doxytag: member="l4_tracebuffer_status_t::schedule" ref="a681b1b4b2b694cde67ac1f7ddb19c08a" args="" -->
<a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a681b1b4b2b694cde67ac1f7ddb19c08a">schedule</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of reschedules. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae529433e5fa040651f4437a10ed10539"></a><!-- doxytag: member="l4_tracebuffer_status_t::current_entry" ref="ae529433e5fa040651f4437a10ed10539" args="" -->
volatile l4_tracebuffer_entry_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#ae529433e5fa040651f4437a10ed10539">current_entry</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address of the most current event in trace-buffer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3717fd5dd98290a119854c089fbf9d4"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_context_switch" ref="ad3717fd5dd98290a119854c089fbf9d4" args="" -->
volatile <a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#ad3717fd5dd98290a119854c089fbf9d4">cnt_context_switch</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of context switches (intra AS or inter AS). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1609052a18d3018d01301d2a8661ced0"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_addr_space_switch" ref="a1609052a18d3018d01301d2a8661ced0" args="" -->
volatile <a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a1609052a18d3018d01301d2a8661ced0">cnt_addr_space_switch</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of inter AS context switches. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbe72b8b66108f01445bf8d3e9672a59"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_shortcut_failed" ref="afbe72b8b66108f01445bf8d3e9672a59" args="" -->
volatile <a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#afbe72b8b66108f01445bf8d3e9672a59">cnt_shortcut_failed</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">How often was the IPC shortcut taken. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0035b1611afa703f94863bc4f927aeee"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_shortcut_success" ref="a0035b1611afa703f94863bc4f927aeee" args="" -->
volatile <a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a0035b1611afa703f94863bc4f927aeee">cnt_shortcut_success</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">How often was the IPC shortcut not taken. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1b05f8fa295e0db060126f2ecdd9c14"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_irq" ref="ae1b05f8fa295e0db060126f2ecdd9c14" args="" -->
volatile <a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#ae1b05f8fa295e0db060126f2ecdd9c14">cnt_irq</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of hardware interrupts (without kernel scheduling interrupt). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0e6c11ea084b5d9bb324b2e2f616844"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_ipc_long" ref="ab0e6c11ea084b5d9bb324b2e2f616844" args="" -->
volatile <a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#ab0e6c11ea084b5d9bb324b2e2f616844">cnt_ipc_long</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of long IPCs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1686a77cd13682e5151e3892a2ece82"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_page_fault" ref="ad1686a77cd13682e5151e3892a2ece82" args="" -->
volatile <a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#ad1686a77cd13682e5151e3892a2ece82">cnt_page_fault</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of page faults. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26fa659f27ef92d2fd9f3dd8074848d9"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_io_fault" ref="a26fa659f27ef92d2fd9f3dd8074848d9" args="" -->
volatile <a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a26fa659f27ef92d2fd9f3dd8074848d9">cnt_io_fault</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of faults (application runs at IOPL 0 and tries to execute cli, sti, in, or out but does not have a sufficient in the I/O bitmap). <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36a9bdf8591c0d732821796a4ecb49e0"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_task_create" ref="a36a9bdf8591c0d732821796a4ecb49e0" args="" -->
volatile <a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a36a9bdf8591c0d732821796a4ecb49e0">cnt_task_create</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of tasks created. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a2dc4473efc9c54849c1afef531578c"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_schedule" ref="a9a2dc4473efc9c54849c1afef531578c" args="" -->
volatile <a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#a9a2dc4473efc9c54849c1afef531578c">cnt_schedule</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of reschedules. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structl4__tracebuffer__status__t.html#af5cee3a24f17da1cbe2870db3f477662">cnt_iobmap_tlb_flush</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of flushes of the I/O bitmap.  <a href="#af5cee3a24f17da1cbe2870db3f477662"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Trace buffer status. </p>
<p>Trace-buffer status.</p>
<p>Tracebuffer status. </p>

<p>Definition at line <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html#l00055">55</a> of file <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html">ktrace.h</a>.</p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a708c6621b379bb1d99b5949f6660ddfc"></a><!-- doxytag: member="l4_tracebuffer_status_t::tracebuffer0" ref="a708c6621b379bb1d99b5949f6660ddfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__tracebuffer__status__t.html#a708c6621b379bb1d99b5949f6660ddfc">l4_tracebuffer_status_t::tracebuffer0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Address of trace buffer 0. </p>
<p>Address of tracebuffer 0. </p>

<p>Definition at line <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html#l00058">58</a> of file <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html">ktrace.h</a>.</p>

</div>
</div>
<a class="anchor" id="a84f84501ea517a536e5a07970ded0223"></a><!-- doxytag: member="l4_tracebuffer_status_t::size0" ref="a84f84501ea517a536e5a07970ded0223" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__tracebuffer__status__t.html#a84f84501ea517a536e5a07970ded0223">l4_tracebuffer_status_t::size0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Size of trace buffer 0. </p>
<p>Size of tracebuffer 0. </p>

<p>Definition at line <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html#l00060">60</a> of file <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html">ktrace.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a0c3c1d4fc6c2078b5e16c78a1fc171"></a><!-- doxytag: member="l4_tracebuffer_status_t::version0" ref="a4a0c3c1d4fc6c2078b5e16c78a1fc171" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__tracebuffer__status__t.html#a4a0c3c1d4fc6c2078b5e16c78a1fc171">l4_tracebuffer_status_t::version0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Version number of trace buffer 0 (incremented if tb0 overruns). </p>
<p>Version number of tracebuffer 0 (incremented if tb0 overruns). </p>

<p>Definition at line <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html#l00062">62</a> of file <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html">ktrace.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9c55fb00879565b1c4e1d7896fccdec1"></a><!-- doxytag: member="l4_tracebuffer_status_t::tracebuffer1" ref="a9c55fb00879565b1c4e1d7896fccdec1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__tracebuffer__status__t.html#a9c55fb00879565b1c4e1d7896fccdec1">l4_tracebuffer_status_t::tracebuffer1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Address of trace buffer 1 (there is no gap between tb0 and tb1). </p>
<p>Address of tracebuffer 1 (there is no gap between tb0 and tb1). </p>

<p>Definition at line <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html#l00064">64</a> of file <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html">ktrace.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae7c625921cfd2d52916883706ace463"></a><!-- doxytag: member="l4_tracebuffer_status_t::size1" ref="aae7c625921cfd2d52916883706ace463" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__tracebuffer__status__t.html#aae7c625921cfd2d52916883706ace463">l4_tracebuffer_status_t::size1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Size of trace buffer 1 (same as tb0). </p>
<p>Size of tracebuffer 1 (same as tb0). </p>

<p>Definition at line <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html#l00066">66</a> of file <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html">ktrace.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8f9e9faa300bc97c6e5d7b2794ae8245"></a><!-- doxytag: member="l4_tracebuffer_status_t::version1" ref="a8f9e9faa300bc97c6e5d7b2794ae8245" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__tracebuffer__status__t.html#a8f9e9faa300bc97c6e5d7b2794ae8245">l4_tracebuffer_status_t::version1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Version number of trace buffer 1 (incremented if tb1 overruns). </p>
<p>Version number of tracebuffer 1 (incremented if tb1 overruns). </p>

<p>Definition at line <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html#l00068">68</a> of file <a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html">ktrace.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5cee3a24f17da1cbe2870db3f477662"></a><!-- doxytag: member="l4_tracebuffer_status_t::cnt_iobmap_tlb_flush" ref="af5cee3a24f17da1cbe2870db3f477662" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="group__l4__basic__types.html#ga1c2c4b333f75b1d05b59855910f2b9cb">l4_umword_t</a> <a class="el" href="structl4__tracebuffer__status__t.html#af5cee3a24f17da1cbe2870db3f477662">l4_tracebuffer_status_t::cnt_iobmap_tlb_flush</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of flushes of the I/O bitmap. </p>
<p>Increases on context switches between two small address spaces if at least one of the spaces has an I/O bitmap allocated. </p>

<p>Definition at line <a class="el" href="x86_2l4_2sys_2ktrace_8h_source.html#l00099">99</a> of file <a class="el" href="x86_2l4_2sys_2ktrace_8h_source.html">ktrace.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>arm/l4/sys/<a class="el" href="arm_2l4_2sys_2ktrace_8h_source.html">ktrace.h</a></li>
<li>amd64/l4f/l4/sys/<a class="el" href="amd64_2l4f_2l4_2sys_2ktrace_8h_source.html">ktrace.h</a></li>
<li>x86/l4/sys/<a class="el" href="x86_2l4_2sys_2ktrace_8h_source.html">ktrace.h</a></li>
</ul>
</div>
    <div style="background-color: #fff; border-width: 1px 0 0 0; border-color: #000; border-style: solid; text-align: center; margin-top: 10px">
    L4Re - L4 Runtime Environment
    </div>
   </div>
  </body>
</html>
