ğŸ”§ SystemVerilog UVM Testbench â€” Custom ALU Verification
ğŸ§© Overview

This project demonstrates a SystemVerilog verification environment built to test a custom Arithmetic Logic Unit (ALU) design.
It applies UVM-style verification principlesâ€”including randomized stimulus, a driver, monitor, and scoreboardâ€”to validate ALU functionality.

The goal is to showcase a structured verification flow suitable for ASIC/FPGA design validation, highlighting testbench modularity and automation.

âš™ï¸ Features

âœ… Custom ALU Design â€” Implements basic arithmetic and logic operations (ADD, SUB, AND, OR)

âœ… SystemVerilog Testbench â€” Self-checking, object-oriented verification environment

âœ… UVM-style Components â€” Transaction, Driver, Monitor, and Scoreboard

âœ… Randomized Stimulus Generation â€” Uses constrained random values for operands and opcodes

âœ… Simulation-Ready â€” Verified using Vivado Simulator 2024.2 (compatible with ModelSim/QuestaSim)

ğŸ§  Project Structure
â”œâ”€â”€ alu.sv                 # ALU RTL (Device Under Test)
â”œâ”€â”€ alu_if.sv              # DUT interface definition
â”œâ”€â”€ alu_transaction.sv     # Transaction class (randomized test data)
â”œâ”€â”€ alu_driver.sv          # Drives input signals to DUT
â”œâ”€â”€ alu_monitor.sv         # Observes DUT outputs
â”œâ”€â”€ alu_scoreboard.sv      # Compares DUT vs expected results
â”œâ”€â”€ tb_alu.sv              # Top-level testbench connecting all components
â””â”€â”€ README.md              # Project documentation

ğŸ§ª Simulation Instructions
Vivado Simulator (Recommended)

Open Vivado 2024.2

Create a new RTL project

Add all .sv files as Simulation Sources

Set tb_alu.sv as the top module

Run Behavioral Simulation

ModelSim / QuestaSim (Alternative)
vlog *.sv
vsim tb_alu
run -all

ğŸ“Š Expected Output

Console messages should show randomized ALU operations and self-checking results:

[OK] A=5 B=3 opcode=00 result=8
[OK] A=7 B=4 opcode=01 result=3
[OK] A=2 B=5 opcode=10 result=0


If an error occurs, mismatches are reported automatically:

[ERROR] Mismatch! A=9 B=3 opcode=00 DUT=11 EXP=12

ğŸ§© Future Improvements

Add functional coverage and assertions

Expand ALU to include XOR, shift, and comparison operations

Integrate with UVM base classes for reusable components

Build waveform automation for regression testing

ğŸ‘¤ Author

Jerrod Eanes
Computer Engineering Student, University of Central Florida
