Design Entry;HDL Check||(null)||Checking HDL syntax of 'config_sccb.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CG1337||@W:Net pwdn is not declared.||sccb_design.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/58||CoreSCCB.v(64);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/64
Implementation;Synthesis||CL169||@W:Pruning unused register ack. Make sure that there are no unused intermediate registers.||sccb_design.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/79||CoreSCCB.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/83||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/84||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/85||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/86||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/87||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/88||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/89||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/90||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/91||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/92||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/93||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/94||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/95||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/96||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/97||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/98||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of ip_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/99||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 2 of ip_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/100||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 5 of sub_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/101||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of sub_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/102||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of data_in[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/103||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/122||OSC_C0_OSC_C0_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/123||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/124||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/125||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/126||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||sccb_design.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/137||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||sccb_design.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/147||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||CL247||@W:Input port bit 0 of ip_addr[7:0] is unused||sccb_design.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/157||CoreSCCB.v(12);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/12
Implementation;Synthesis||CL190||@W:Optimizing register bit count[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/160||clock_divider.v(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/20
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of count[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/161||clock_divider.v(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/20
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/267||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/285||null;null
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/288||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/289||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/290||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/291||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/292||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 57 sequential elements including config_sccb_0.sccb_clk_0.count[5:0]. This clock has no specified timing constraint which may adversely impact design performance. ||sccb_design.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/323||clock_divider.v(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/20
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||sccb_design.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/325||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/378||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/394||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/399||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/400||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/401||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/402||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/403||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||BN362||@N: Removing sequential instance data_out[7:0] (in view: work.CoreSCCB(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sccb_design.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/408||coresccb.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance config_sccb_0.sccb_clk_0.count[5:0] is being ignored due to limitations in architecture. ||sccb_design.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/409||clock_divider.v(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/20
Implementation;Synthesis||BN362||@N: Removing sequential instance ip_addr[0] (in view: work.config_sccb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sccb_design.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/421||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||BN132||@W:Removing instance config_sccb_0.sub_addr[1] because it is equivalent to instance config_sccb_0.ip_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/422||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||BN132||@W:Removing instance config_sccb_0.ip_addr[6] because it is equivalent to instance config_sccb_0.ip_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/423||config_sccb.v(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/63
Implementation;Synthesis||MO231||@N: Found counter in view:work.clock_divider_10000000s_100000s_49s_23s(verilog) instance count[5:0] ||sccb_design.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/424||clock_divider.v(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\clock_divider.v'/linenumber/20
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreSCCB(verilog) instance step[6:0] ||sccb_design.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/425||coresccb.v(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/66
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreSCCB(verilog) instance delay_cntr[14:0] ||sccb_design.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/426||coresccb.v(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/35
Implementation;Synthesis||FP130||@N: Promoting Net AND2_0_Y_arst on CLKINT  I_78 ||sccb_design.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/460||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.||sccb_design.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/511||null;null
Implementation;Place and Route;RootName:sccb_design
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||sccb_design_layout_log.log;liberoaction://open_report/file/sccb_design_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:sccb_design
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||sccb_design_generateBitstream.log;liberoaction://open_report/file/sccb_design_generateBitstream.log||(null);(null)
