Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 11 14:34:18 2022
| Host         : E14-Windows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-20  Warning           Non-clocked latch               127         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (387)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (132)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (387)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[2]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/DatatoReg_MEM_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/WR_MEM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (132)
--------------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.359       -3.296                     22                14024        0.084        0.000                      0                14024        1.100        0.000                       0                 10378  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           2.379        0.000                      0                   48        0.147        0.000                      0                   48        4.232        0.000                       0                   191  
  clkout2          34.912        0.000                      0                  290        0.084        0.000                      0                  290       19.358        0.000                       0                   161  
  clkout3          43.017        0.000                      0                12721        0.108        0.000                      0                12721       49.232        0.000                       0                 10022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.753        0.000                      0                  254        0.270        0.000                      0                  254  
clkout3       clkout0            -0.359       -3.296                     22                  714        0.941        0.000                      0                  714  
clkout0       clkout2             5.805        0.000                      0                   12        0.236        0.000                      0                   12  
clkout3       clkout2            16.408        0.000                      0                  128        0.194        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 93.880        0.000                      0                   32        1.330        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y6    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_9_11/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.426ns  (logic 0.893ns (36.804%)  route 1.533ns (63.196%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns = ( 2.617 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.211     2.617    vga/MEMBUF_reg_0_63_9_11/WCLK
    SLICE_X58Y168        RAMD64E                                      r  vga/MEMBUF_reg_0_63_9_11/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y168        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.323 r  vga/MEMBUF_reg_0_63_9_11/RAMB/O
                         net (fo=1, routed)           0.639     3.962    vga/MEMBUF_reg_0_63_9_11_n_2
    SLICE_X59Y164        LUT3 (Prop_lut3_I2_O)        0.051     4.013 r  vga/data_buf_reg_0_3_6_11_i_22/O
                         net (fo=1, routed)           0.595     4.608    vga/U12/MEMDATA[10]
    SLICE_X58Y158        LUT5 (Prop_lut5_I4_O)        0.136     4.744 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.299     5.043    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.089     8.183    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.583     7.601    
                         clock uncertainty           -0.066     7.535    
    SLICE_X58Y159        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.423    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          7.423    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_6_8/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.345ns  (logic 0.883ns (37.661%)  route 1.462ns (62.339%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns = ( 2.619 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.213     2.619    vga/MEMBUF_reg_0_63_6_8/WCLK
    SLICE_X58Y166        RAMD64E                                      r  vga/MEMBUF_reg_0_63_6_8/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y166        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.315 r  vga/MEMBUF_reg_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.610     3.925    vga/MEMBUF_reg_0_63_6_8_n_1
    SLICE_X63Y166        LUT3 (Prop_lut3_I2_O)        0.051     3.976 r  vga/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.556     4.532    vga/U12/MEMDATA[6]
    SLICE_X60Y158        LUT5 (Prop_lut5_I4_O)        0.136     4.668 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.296     4.963    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.089     8.183    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.583     7.601    
                         clock uncertainty           -0.066     7.535    
    SLICE_X58Y159        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.439    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_6_8/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.179ns  (logic 0.888ns (40.755%)  route 1.291ns (59.245%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.382ns = ( 2.618 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.212     2.618    vga/MEMBUF_reg_128_191_6_8/WCLK
    SLICE_X62Y166        RAMD64E                                      r  vga/MEMBUF_reg_128_191_6_8/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.324 r  vga/MEMBUF_reg_128_191_6_8/RAMB/O
                         net (fo=1, routed)           0.441     3.765    vga/MEMBUF_reg_128_191_6_8_n_2
    SLICE_X59Y166        LUT3 (Prop_lut3_I0_O)        0.050     3.815 r  vga/data_buf_reg_0_3_6_11_i_9/O
                         net (fo=1, routed)           0.647     4.462    vga/U12/MEMDATA[7]
    SLICE_X57Y158        LUT5 (Prop_lut5_I4_O)        0.132     4.594 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.202     4.797    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.089     8.183    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.603     7.581    
                         clock uncertainty           -0.066     7.515    
    SLICE_X58Y159        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.375    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.375    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_18_20/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.147ns  (logic 0.893ns (41.599%)  route 1.254ns (58.401%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 8.178 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.380ns = ( 2.620 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.214     2.620    vga/MEMBUF_reg_0_63_18_20/WCLK
    SLICE_X62Y164        RAMD64E                                      r  vga/MEMBUF_reg_0_63_18_20/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.326 r  vga/MEMBUF_reg_0_63_18_20/RAMB/O
                         net (fo=1, routed)           0.440     3.766    vga/MEMBUF_reg_0_63_18_20_n_2
    SLICE_X63Y162        LUT3 (Prop_lut3_I2_O)        0.051     3.817 r  vga/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.537     4.354    vga/U12/MEMDATA[18]
    SLICE_X68Y164        LUT5 (Prop_lut5_I4_O)        0.136     4.490 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.277     4.766    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.084     8.178    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.603     7.576    
                         clock uncertainty           -0.066     7.510    
    SLICE_X66Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.370    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_3_5/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.135ns  (logic 0.786ns (36.808%)  route 1.349ns (63.192%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 8.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.384ns = ( 2.616 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.210     2.616    vga/MEMBUF_reg_128_191_3_5/WCLK
    SLICE_X62Y168        RAMD64E                                      r  vga/MEMBUF_reg_128_191_3_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y168        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.316 r  vga/MEMBUF_reg_128_191_3_5/RAMC/O
                         net (fo=1, routed)           0.448     3.763    vga/MEMBUF_reg_128_191_3_5_n_3
    SLICE_X63Y166        LUT3 (Prop_lut3_I0_O)        0.043     3.806 r  vga/data_buf_reg_0_3_0_5_i_22/O
                         net (fo=1, routed)           0.572     4.378    vga/U12/MEMDATA[5]
    SLICE_X63Y159        LUT5 (Prop_lut5_I4_O)        0.043     4.421 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.330     4.751    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X62Y159        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.088     8.182    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X62Y159        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.583     7.600    
                         clock uncertainty           -0.066     7.534    
    SLICE_X62Y159        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.387    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.387    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_24_26/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.119ns  (logic 0.885ns (41.771%)  route 1.234ns (58.229%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 8.177 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns = ( 2.617 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.211     2.617    vga/MEMBUF_reg_128_191_24_26/WCLK
    SLICE_X70Y166        RAMD64E                                      r  vga/MEMBUF_reg_128_191_24_26/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y166        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.317 r  vga/MEMBUF_reg_128_191_24_26/RAMC/O
                         net (fo=1, routed)           0.541     3.858    vga/MEMBUF_reg_128_191_24_26_n_3
    SLICE_X69Y168        LUT3 (Prop_lut3_I0_O)        0.049     3.907 r  vga/data_buf_reg_0_3_24_29_i_18/O
                         net (fo=1, routed)           0.314     4.221    vga/U12/MEMDATA[25]
    SLICE_X69Y167        LUT5 (Prop_lut5_I4_O)        0.136     4.357 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.379     4.736    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.083     8.177    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.583     7.595    
                         clock uncertainty           -0.066     7.529    
    SLICE_X70Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.418    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.418    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_21_23/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.057ns  (logic 0.786ns (38.214%)  route 1.271ns (61.786%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 8.178 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns = ( 2.619 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.213     2.619    vga/MEMBUF_reg_128_191_21_23/WCLK
    SLICE_X62Y165        RAMD64E                                      r  vga/MEMBUF_reg_128_191_21_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y165        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.319 r  vga/MEMBUF_reg_128_191_21_23/RAMC/O
                         net (fo=1, routed)           0.348     3.667    vga/MEMBUF_reg_128_191_21_23_n_3
    SLICE_X63Y165        LUT3 (Prop_lut3_I0_O)        0.043     3.710 r  vga/data_buf_reg_0_3_18_23_i_20/O
                         net (fo=1, routed)           0.529     4.238    vga/U12/MEMDATA[22]
    SLICE_X68Y165        LUT5 (Prop_lut5_I4_O)        0.043     4.281 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.394     4.676    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.084     8.178    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.603     7.576    
                         clock uncertainty           -0.066     7.510    
    SLICE_X66Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.363    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.363    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_9_11/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.070ns  (logic 0.782ns (37.780%)  route 1.288ns (62.220%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.382ns = ( 2.618 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.212     2.618    vga/MEMBUF_reg_128_191_9_11/WCLK
    SLICE_X58Y167        RAMD64E                                      r  vga/MEMBUF_reg_128_191_9_11/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.314 r  vga/MEMBUF_reg_128_191_9_11/RAMA/O
                         net (fo=1, routed)           0.436     3.749    vga/MEMBUF_reg_128_191_9_11_n_1
    SLICE_X59Y166        LUT3 (Prop_lut3_I0_O)        0.043     3.792 r  vga/data_buf_reg_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.574     4.367    vga/U12/MEMDATA[9]
    SLICE_X57Y160        LUT5 (Prop_lut5_I4_O)        0.043     4.410 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.278     4.688    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.089     8.183    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.583     7.601    
                         clock uncertainty           -0.066     7.535    
    SLICE_X58Y159        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.400    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_12_14/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.029ns  (logic 0.897ns (44.202%)  route 1.132ns (55.798%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 8.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns = ( 2.621 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.215     2.621    vga/MEMBUF_reg_0_63_12_14/WCLK
    SLICE_X56Y164        RAMD64E                                      r  vga/MEMBUF_reg_0_63_12_14/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.327 r  vga/MEMBUF_reg_0_63_12_14/RAMB/O
                         net (fo=1, routed)           0.448     3.775    vga/MEMBUF_reg_0_63_12_14_n_2
    SLICE_X59Y164        LUT3 (Prop_lut3_I2_O)        0.054     3.829 r  vga/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=1, routed)           0.407     4.237    vga/U12/MEMDATA[12]
    SLICE_X63Y163        LUT5 (Prop_lut5_I4_O)        0.137     4.374 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.277     4.650    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X62Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.086     8.180    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X62Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.603     7.578    
                         clock uncertainty           -0.066     7.512    
    SLICE_X62Y162        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.372    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.372    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.916ns  (logic 0.850ns (44.368%)  route 1.066ns (55.632%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 8.182 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns = ( 2.619 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.213     2.619    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X66Y165        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y165        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.319 r  vga/MEMBUF_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.698     4.017    vga/MEMBUF_reg_0_63_0_2_n_3
    SLICE_X63Y155        LUT3 (Prop_lut3_I2_O)        0.043     4.060 r  vga/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=1, routed)           0.000     4.060    vga/U12/MEMDATA[2]
    SLICE_X63Y155        MUXF7 (Prop_muxf7_I0_O)      0.107     4.167 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.368     4.535    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X62Y159        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.088     8.182    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X62Y159        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.603     7.580    
                         clock uncertainty           -0.066     7.514    
    SLICE_X62Y159        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.192     7.322    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          7.322    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  2.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (28.038%)  route 0.257ns (71.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X40Y146        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.257    -0.205    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.100ns (25.855%)  route 0.287ns (74.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X43Y147        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.287    -0.175    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.100ns (25.768%)  route 0.288ns (74.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X43Y147        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.288    -0.173    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.176%)  route 0.297ns (74.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.632    -0.561    vga/CLK_OUT1
    SLICE_X41Y147        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.297    -0.163    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.100ns (24.382%)  route 0.310ns (75.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X40Y146        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.310    -0.151    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.100ns (24.258%)  route 0.312ns (75.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.632    -0.561    vga/CLK_OUT1
    SLICE_X41Y147        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.312    -0.148    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.100ns (22.300%)  route 0.348ns (77.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.632    -0.561    vga/CLK_OUT1
    SLICE_X40Y147        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y147        FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.348    -0.112    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.846    -0.613    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.535    
    RAMB18_X2Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.352    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 vga/strdata_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.184ns (27.168%)  route 0.493ns (72.832%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.579    -0.614    vga/CLK_OUT1
    SLICE_X39Y153        FDRE                                         r  vga/strdata_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y153        FDRE (Prop_fdre_C_Q)         0.100    -0.514 r  vga/strdata_reg[41]/Q
                         net (fo=1, routed)           0.157    -0.357    vga/U12/strdata[36]
    SLICE_X39Y153        LUT6 (Prop_lut6_I3_O)        0.028    -0.329 r  vga/U12/ascii_code[1]_i_6/O
                         net (fo=1, routed)           0.139    -0.190    vga/U12/ascii_code[1]_i_6_n_1
    SLICE_X40Y153        LUT6 (Prop_lut6_I4_O)        0.028    -0.162 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.198     0.036    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X40Y147        LUT5 (Prop_lut5_I0_O)        0.028     0.064 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.064    vga/U12_n_121
    SLICE_X40Y147        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.852    -0.606    vga/CLK_OUT1
    SLICE_X40Y147        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.258    -0.349    
    SLICE_X40Y147        FDRE (Hold_fdre_C_D)         0.060    -0.289    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 vga/strdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.184ns (26.920%)  route 0.500ns (73.080%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.579    -0.614    vga/CLK_OUT1
    SLICE_X39Y155        FDRE                                         r  vga/strdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y155        FDRE (Prop_fdre_C_Q)         0.100    -0.514 r  vga/strdata_reg[10]/Q
                         net (fo=1, routed)           0.118    -0.396    vga/U12/strdata[9]
    SLICE_X39Y154        LUT6 (Prop_lut6_I5_O)        0.028    -0.368 r  vga/U12/ascii_code[2]_i_6/O
                         net (fo=1, routed)           0.160    -0.208    vga/U12/ascii_code[2]_i_6_n_1
    SLICE_X41Y153        LUT6 (Prop_lut6_I4_O)        0.028    -0.180 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.222     0.042    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X40Y146        LUT5 (Prop_lut5_I0_O)        0.028     0.070 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.070    vga/U12_n_120
    SLICE_X40Y146        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.607    vga/CLK_OUT1
    SLICE_X40Y146        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.258    -0.350    
    SLICE_X40Y146        FDRE (Hold_fdre_C_D)         0.060    -0.290    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 vga/strdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.293ns (41.785%)  route 0.408ns (58.215%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.580    -0.613    vga/CLK_OUT1
    SLICE_X38Y152        FDRE                                         r  vga/strdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y152        FDRE (Prop_fdre_C_Q)         0.118    -0.495 r  vga/strdata_reg[13]/Q
                         net (fo=1, routed)           0.124    -0.370    vga/U12/strdata[12]
    SLICE_X40Y153        LUT6 (Prop_lut6_I5_O)        0.028    -0.342 r  vga/U12/ascii_code[5]_i_11/O
                         net (fo=1, routed)           0.000    -0.342    vga/U12/ascii_code[5]_i_11_n_1
    SLICE_X40Y153        MUXF7 (Prop_muxf7_I1_O)      0.051    -0.291 r  vga/U12/ascii_code_reg[5]_i_4/O
                         net (fo=1, routed)           0.092    -0.199    vga/U12/ascii_code0[5]
    SLICE_X41Y152        LUT6 (Prop_lut6_I1_O)        0.068    -0.131 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.192     0.061    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X41Y147        LUT4 (Prop_lut4_I0_O)        0.028     0.089 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.089    vga/U12_n_117
    SLICE_X41Y147        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.852    -0.606    vga/CLK_OUT1
    SLICE_X41Y147        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.258    -0.349    
    SLICE_X41Y147        FDRE (Hold_fdre_C_D)         0.060    -0.289    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.377    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y58     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X40Y157    vga/strdata_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X38Y155    vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X38Y153    vga/strdata_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X42Y156    vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X38Y152    vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X37Y154    vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X38Y154    vga/strdata_reg[43]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X56Y164    vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X56Y164    vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X66Y165    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X56Y164    vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X56Y164    vga/MEMBUF_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.912ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.536ns (11.084%)  route 4.300ns (88.916%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.802    -1.113    vga/U12/ADDRC[1]
    SLICE_X43Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_134/O
                         net (fo=1, routed)           0.322    -0.748    vga/U12/data_buf_reg_0_3_0_5_i_134_n_1
    SLICE_X43Y147        LUT5 (Prop_lut5_I3_O)        0.043    -0.705 f  vga/U12/data_buf_reg_0_3_0_5_i_64/O
                         net (fo=33, routed)          1.071     0.366    vga/U12/data_buf_reg_0_3_0_5_i_64_n_1
    SLICE_X43Y145        LUT6 (Prop_lut6_I0_O)        0.043     0.409 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.185     0.595    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X43Y146        LUT6 (Prop_lut6_I5_O)        0.043     0.638 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.457     1.095    vga/U12/p_42_in
    SLICE_X40Y146        LUT6 (Prop_lut6_I0_O)        0.043     1.138 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.452     1.590    vga/U12/dout643_out
    SLICE_X40Y144        LUT6 (Prop_lut6_I5_O)        0.043     1.633 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.451     2.085    vga/U12/dout1
    SLICE_X36Y139        LUT5 (Prop_lut5_I4_O)        0.055     2.140 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.558     2.698    vga/U12/G[3]_i_1_n_1
    SLICE_X36Y138        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X36Y138        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.816    
                         clock uncertainty           -0.081    37.734    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)       -0.125    37.609    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.609    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                 34.912    

Slack (MET) :             34.937ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.536ns (11.121%)  route 4.284ns (88.879%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.802    -1.113    vga/U12/ADDRC[1]
    SLICE_X43Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_134/O
                         net (fo=1, routed)           0.322    -0.748    vga/U12/data_buf_reg_0_3_0_5_i_134_n_1
    SLICE_X43Y147        LUT5 (Prop_lut5_I3_O)        0.043    -0.705 f  vga/U12/data_buf_reg_0_3_0_5_i_64/O
                         net (fo=33, routed)          1.071     0.366    vga/U12/data_buf_reg_0_3_0_5_i_64_n_1
    SLICE_X43Y145        LUT6 (Prop_lut6_I0_O)        0.043     0.409 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.185     0.595    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X43Y146        LUT6 (Prop_lut6_I5_O)        0.043     0.638 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.457     1.095    vga/U12/p_42_in
    SLICE_X40Y146        LUT6 (Prop_lut6_I0_O)        0.043     1.138 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.452     1.590    vga/U12/dout643_out
    SLICE_X40Y144        LUT6 (Prop_lut6_I5_O)        0.043     1.633 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.451     2.085    vga/U12/dout1
    SLICE_X36Y139        LUT5 (Prop_lut5_I4_O)        0.055     2.140 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.542     2.681    vga/U12/G[3]_i_1_n_1
    SLICE_X36Y138        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X36Y138        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.601    37.816    
                         clock uncertainty           -0.081    37.734    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)       -0.116    37.618    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.618    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                 34.937    

Slack (MET) :             35.100ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.524ns (11.028%)  route 4.228ns (88.972%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.802    -1.113    vga/U12/ADDRC[1]
    SLICE_X43Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_134/O
                         net (fo=1, routed)           0.322    -0.748    vga/U12/data_buf_reg_0_3_0_5_i_134_n_1
    SLICE_X43Y147        LUT5 (Prop_lut5_I3_O)        0.043    -0.705 f  vga/U12/data_buf_reg_0_3_0_5_i_64/O
                         net (fo=33, routed)          1.071     0.366    vga/U12/data_buf_reg_0_3_0_5_i_64_n_1
    SLICE_X43Y145        LUT6 (Prop_lut6_I0_O)        0.043     0.409 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.185     0.595    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X43Y146        LUT6 (Prop_lut6_I5_O)        0.043     0.638 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.457     1.095    vga/U12/p_42_in
    SLICE_X40Y146        LUT6 (Prop_lut6_I0_O)        0.043     1.138 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.452     1.590    vga/U12/dout643_out
    SLICE_X40Y144        LUT6 (Prop_lut6_I5_O)        0.043     1.633 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.451     2.085    vga/U12/dout1
    SLICE_X36Y139        LUT5 (Prop_lut5_I4_O)        0.043     2.128 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.486     2.613    vga/U12/B[2]_i_1_n_1
    SLICE_X36Y139        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.323    38.417    vga/U12/CLK_OUT3
    SLICE_X36Y139        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.601    37.817    
                         clock uncertainty           -0.081    37.735    
    SLICE_X36Y139        FDRE (Setup_fdre_C_D)       -0.022    37.713    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.713    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                 35.100    

Slack (MET) :             35.179ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.533ns (11.633%)  route 4.049ns (88.367%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.802    -1.113    vga/U12/ADDRC[1]
    SLICE_X43Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_134/O
                         net (fo=1, routed)           0.322    -0.748    vga/U12/data_buf_reg_0_3_0_5_i_134_n_1
    SLICE_X43Y147        LUT5 (Prop_lut5_I3_O)        0.043    -0.705 f  vga/U12/data_buf_reg_0_3_0_5_i_64/O
                         net (fo=33, routed)          1.071     0.366    vga/U12/data_buf_reg_0_3_0_5_i_64_n_1
    SLICE_X43Y145        LUT6 (Prop_lut6_I0_O)        0.043     0.409 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.185     0.595    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X43Y146        LUT6 (Prop_lut6_I5_O)        0.043     0.638 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.457     1.095    vga/U12/p_42_in
    SLICE_X40Y146        LUT6 (Prop_lut6_I0_O)        0.043     1.138 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.452     1.590    vga/U12/dout643_out
    SLICE_X40Y144        LUT6 (Prop_lut6_I5_O)        0.043     1.633 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.456     2.090    vga/U12/dout1
    SLICE_X36Y139        LUT2 (Prop_lut2_I0_O)        0.052     2.142 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.302     2.444    vga/U12/R[3]_i_1_n_1
    SLICE_X36Y138        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X36Y138        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.816    
                         clock uncertainty           -0.081    37.734    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)       -0.112    37.622    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.622    
                         arrival time                          -2.444    
  -------------------------------------------------------------------
                         slack                                 35.179    

Slack (MET) :             35.290ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 0.533ns (11.924%)  route 3.937ns (88.076%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         0.802    -1.113    vga/U12/ADDRC[1]
    SLICE_X43Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.070 r  vga/U12/data_buf_reg_0_3_0_5_i_134/O
                         net (fo=1, routed)           0.322    -0.748    vga/U12/data_buf_reg_0_3_0_5_i_134_n_1
    SLICE_X43Y147        LUT5 (Prop_lut5_I3_O)        0.043    -0.705 f  vga/U12/data_buf_reg_0_3_0_5_i_64/O
                         net (fo=33, routed)          1.071     0.366    vga/U12/data_buf_reg_0_3_0_5_i_64_n_1
    SLICE_X43Y145        LUT6 (Prop_lut6_I0_O)        0.043     0.409 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.185     0.595    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X43Y146        LUT6 (Prop_lut6_I5_O)        0.043     0.638 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.457     1.095    vga/U12/p_42_in
    SLICE_X40Y146        LUT6 (Prop_lut6_I0_O)        0.043     1.138 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.452     1.590    vga/U12/dout643_out
    SLICE_X40Y144        LUT6 (Prop_lut6_I5_O)        0.043     1.633 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.456     2.090    vga/U12/dout1
    SLICE_X36Y139        LUT2 (Prop_lut2_I0_O)        0.052     2.142 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.190     2.332    vga/U12/R[3]_i_1_n_1
    SLICE_X36Y138        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X36Y138        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.601    37.816    
                         clock uncertainty           -0.081    37.734    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)       -0.112    37.622    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.622    
                         arrival time                          -2.332    
  -------------------------------------------------------------------
                         slack                                 35.290    

Slack (MET) :             36.152ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.309ns (8.783%)  route 3.209ns (91.217%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.414 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         2.589     0.674    vga/U12/ADDRC[0]
    SLICE_X44Y145        LUT6 (Prop_lut6_I3_O)        0.043     0.717 r  vga/U12/v_count[9]_i_3/O
                         net (fo=1, routed)           0.236     0.953    vga/U12/v_count[9]_i_3_n_1
    SLICE_X44Y145        LUT5 (Prop_lut5_I3_O)        0.043     0.996 r  vga/U12/v_count[9]_i_1/O
                         net (fo=10, routed)          0.384     1.380    vga/U12/v_count__30
    SLICE_X48Y145        FDRE                                         r  vga/U12/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.320    38.414    vga/U12/CLK_OUT3
    SLICE_X48Y145        FDRE                                         r  vga/U12/v_count_reg[0]/C
                         clock pessimism             -0.601    37.814    
                         clock uncertainty           -0.081    37.732    
    SLICE_X48Y145        FDRE (Setup_fdre_C_CE)      -0.201    37.531    vga/U12/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.531    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                 36.152    

Slack (MET) :             36.152ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.309ns (8.783%)  route 3.209ns (91.217%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.414 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         2.589     0.674    vga/U12/ADDRC[0]
    SLICE_X44Y145        LUT6 (Prop_lut6_I3_O)        0.043     0.717 r  vga/U12/v_count[9]_i_3/O
                         net (fo=1, routed)           0.236     0.953    vga/U12/v_count[9]_i_3_n_1
    SLICE_X44Y145        LUT5 (Prop_lut5_I3_O)        0.043     0.996 r  vga/U12/v_count[9]_i_1/O
                         net (fo=10, routed)          0.384     1.380    vga/U12/v_count__30
    SLICE_X48Y145        FDRE                                         r  vga/U12/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.320    38.414    vga/U12/CLK_OUT3
    SLICE_X48Y145        FDRE                                         r  vga/U12/v_count_reg[3]/C
                         clock pessimism             -0.601    37.814    
                         clock uncertainty           -0.081    37.732    
    SLICE_X48Y145        FDRE (Setup_fdre_C_CE)      -0.201    37.531    vga/U12/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.531    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                 36.152    

Slack (MET) :             36.152ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.309ns (8.783%)  route 3.209ns (91.217%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.414 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         2.589     0.674    vga/U12/ADDRC[0]
    SLICE_X44Y145        LUT6 (Prop_lut6_I3_O)        0.043     0.717 r  vga/U12/v_count[9]_i_3/O
                         net (fo=1, routed)           0.236     0.953    vga/U12/v_count[9]_i_3_n_1
    SLICE_X44Y145        LUT5 (Prop_lut5_I3_O)        0.043     0.996 r  vga/U12/v_count[9]_i_1/O
                         net (fo=10, routed)          0.384     1.380    vga/U12/v_count__30
    SLICE_X48Y145        FDRE                                         r  vga/U12/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.320    38.414    vga/U12/CLK_OUT3
    SLICE_X48Y145        FDRE                                         r  vga/U12/v_count_reg[6]/C
                         clock pessimism             -0.601    37.814    
                         clock uncertainty           -0.081    37.732    
    SLICE_X48Y145        FDRE (Setup_fdre_C_CE)      -0.201    37.531    vga/U12/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.531    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                 36.152    

Slack (MET) :             36.152ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.309ns (8.783%)  route 3.209ns (91.217%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.414 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         2.589     0.674    vga/U12/ADDRC[0]
    SLICE_X44Y145        LUT6 (Prop_lut6_I3_O)        0.043     0.717 r  vga/U12/v_count[9]_i_3/O
                         net (fo=1, routed)           0.236     0.953    vga/U12/v_count[9]_i_3_n_1
    SLICE_X44Y145        LUT5 (Prop_lut5_I3_O)        0.043     0.996 r  vga/U12/v_count[9]_i_1/O
                         net (fo=10, routed)          0.384     1.380    vga/U12/v_count__30
    SLICE_X48Y145        FDRE                                         r  vga/U12/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.320    38.414    vga/U12/CLK_OUT3
    SLICE_X48Y145        FDRE                                         r  vga/U12/v_count_reg[9]/C
                         clock pessimism             -0.601    37.814    
                         clock uncertainty           -0.081    37.732    
    SLICE_X48Y145        FDRE (Setup_fdre_C_CE)      -0.201    37.531    vga/U12/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.531    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                 36.152    

Slack (MET) :             36.218ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.309ns (8.954%)  route 3.142ns (91.046%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 38.414 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         2.589     0.674    vga/U12/ADDRC[0]
    SLICE_X44Y145        LUT6 (Prop_lut6_I3_O)        0.043     0.717 r  vga/U12/v_count[9]_i_3/O
                         net (fo=1, routed)           0.236     0.953    vga/U12/v_count[9]_i_3_n_1
    SLICE_X44Y145        LUT5 (Prop_lut5_I3_O)        0.043     0.996 r  vga/U12/v_count[9]_i_1/O
                         net (fo=10, routed)          0.317     1.313    vga/U12/v_count__30
    SLICE_X47Y145        FDRE                                         r  vga/U12/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.320    38.414    vga/U12/CLK_OUT3
    SLICE_X47Y145        FDRE                                         r  vga/U12/v_count_reg[2]/C
                         clock pessimism             -0.601    37.814    
                         clock uncertainty           -0.081    37.732    
    SLICE_X47Y145        FDRE (Setup_fdre_C_CE)      -0.201    37.531    vga/U12/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.531    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                 36.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.890%)  route 0.097ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDSE (Prop_fdse_C_Q)         0.100    -0.373 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.097    -0.276    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X6Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.462    
    SLICE_X6Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.360    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (59.069%)  route 0.089ns (40.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.628    -0.565    vga/U12/CLK_OUT3
    SLICE_X47Y145        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.465 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.089    -0.376    vga/U12/PRow[2]
    SLICE_X46Y145        LUT6 (Prop_lut6_I3_O)        0.028    -0.348 r  vga/U12/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.348    vga/U12/v_sync
    SLICE_X46Y145        FDRE                                         r  vga/U12/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.847    -0.611    vga/U12/CLK_OUT3
    SLICE_X46Y145        FDRE                                         r  vga/U12/VS_reg/C
                         clock pessimism              0.058    -0.554    
    SLICE_X46Y145        FDRE (Hold_fdre_C_D)         0.087    -0.467    vga/U12/VS_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.264ns (65.472%)  route 0.139ns (34.528%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.558    -0.635    BTN_SCAN/CLK_OUT3
    SLICE_X108Y199       FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y199       FDRE (Prop_fdre_C_Q)         0.118    -0.517 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.378    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X108Y199       LUT2 (Prop_lut2_I0_O)        0.028    -0.350 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.350    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X108Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.273 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.272    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X108Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.231 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.231    BTN_SCAN/clk_count_reg[12]_i_1_n_8
    SLICE_X108Y200       FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.749    -0.709    BTN_SCAN/CLK_OUT3
    SLICE_X108Y200       FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.266    -0.444    
    SLICE_X108Y200       FDRE (Hold_fdre_C_D)         0.092    -0.352    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.416%)  route 0.190ns (67.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDSE (Prop_fdse_C_Q)         0.091    -0.383 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.190    -0.193    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.443    
    SLICE_X2Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.325    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.276ns (66.470%)  route 0.139ns (33.530%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.558    -0.635    BTN_SCAN/CLK_OUT3
    SLICE_X108Y199       FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y199       FDRE (Prop_fdre_C_Q)         0.118    -0.517 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.378    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X108Y199       LUT2 (Prop_lut2_I0_O)        0.028    -0.350 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.350    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X108Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.273 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.272    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X108Y200       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.219 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.219    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X108Y200       FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.749    -0.709    BTN_SCAN/CLK_OUT3
    SLICE_X108Y200       FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.266    -0.444    
    SLICE_X108Y200       FDRE (Hold_fdre_C_D)         0.092    -0.352    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.963%)  route 0.053ns (33.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  DISPLAY/P2S_SEG/buff_reg_r/Q
                         net (fo=1, routed)           0.053    -0.312    DISPLAY/P2S_SEG/buff_reg_r_n_1
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism              0.028    -0.472    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.023    -0.449    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.283ns (67.026%)  route 0.139ns (32.974%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.558    -0.635    BTN_SCAN/CLK_OUT3
    SLICE_X108Y199       FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y199       FDRE (Prop_fdre_C_Q)         0.118    -0.517 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.378    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X108Y199       LUT2 (Prop_lut2_I0_O)        0.028    -0.350 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.350    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X108Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.273 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.272    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X108Y200       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.212 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.212    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X108Y200       FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.749    -0.709    BTN_SCAN/CLK_OUT3
    SLICE_X108Y200       FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.266    -0.444    
    SLICE_X108Y200       FDRE (Hold_fdre_C_D)         0.092    -0.352    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.285ns (67.182%)  route 0.139ns (32.818%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.558    -0.635    BTN_SCAN/CLK_OUT3
    SLICE_X108Y199       FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y199       FDRE (Prop_fdre_C_Q)         0.118    -0.517 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.378    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X108Y199       LUT2 (Prop_lut2_I0_O)        0.028    -0.350 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.350    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X108Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077    -0.273 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.272    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X108Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.245 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.245    BTN_SCAN/clk_count_reg[12]_i_1_n_1
    SLICE_X108Y201       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.035    -0.210 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.210    BTN_SCAN/clk_count_reg[16]_i_1_n_3
    SLICE_X108Y201       FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.749    -0.709    BTN_SCAN/CLK_OUT3
    SLICE_X108Y201       FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.266    -0.444    
    SLICE_X108Y201       FDRE (Hold_fdre_C_D)         0.091    -0.353    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/rdn_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.760%)  route 0.115ns (47.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.628    -0.565    vga/U12/CLK_OUT3
    SLICE_X47Y146        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDRE (Prop_fdre_C_Q)         0.100    -0.465 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.115    -0.350    vga/U12/PRow[1]
    SLICE_X46Y146        LUT6 (Prop_lut6_I0_O)        0.028    -0.322 r  vga/U12/rdn_i_1/O
                         net (fo=1, routed)           0.000    -0.322    vga/U12/rdn_i_1_n_1
    SLICE_X46Y146        FDRE                                         r  vga/U12/rdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.847    -0.611    vga/U12/CLK_OUT3
    SLICE_X46Y146        FDRE                                         r  vga/U12/rdn_reg/C
                         clock pessimism              0.058    -0.554    
    SLICE_X46Y146        FDRE (Hold_fdre_C_D)         0.087    -0.467    vga/U12/rdn_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.184%)  route 0.088ns (40.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  DISPLAY/P2S_SEG/buff_reg[6]/Q
                         net (fo=2, routed)           0.088    -0.284    DISPLAY/P2S_SEG/buff__0[6]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.028    -0.256 r  DISPLAY/P2S_SEG/buff[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.256    DISPLAY/P2S_SEG/buff[7]_i_1__0_n_1
    SLICE_X5Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
                         clock pessimism              0.039    -0.462    
    SLICE_X5Y81          FDSE (Hold_fdse_C_D)         0.060    -0.402    DISPLAY/P2S_SEG/buff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X6Y88      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X7Y88      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y82      DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y81      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y81      DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.017ns  (required time - arrival time)
  Source:                 core/register/register_reg[13][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.240ns  (logic 1.115ns (17.869%)  route 5.125ns (82.132%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.006ns = ( 100.006 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.072ns = ( 49.928 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.454    49.928    core/register/debug_clk
    SLICE_X49Y147        FDRE                                         r  core/register/register_reg[13][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_fdre_C_Q)         0.228    50.156 r  core/register/register_reg[13][7]/Q
                         net (fo=3, routed)           0.671    50.827    core/register/register_reg[13]_12[7]
    SLICE_X50Y149        LUT6 (Prop_lut6_I3_O)        0.043    50.870 r  core/register/A_EX[7]_i_13/O
                         net (fo=1, routed)           0.000    50.870    core/register/A_EX[7]_i_13_n_1
    SLICE_X50Y149        MUXF7 (Prop_muxf7_I1_O)      0.103    50.973 r  core/register/A_EX_reg[7]_i_6/O
                         net (fo=1, routed)           0.595    51.567    core/register/A_EX_reg[7]_i_6_n_1
    SLICE_X51Y155        LUT6 (Prop_lut6_I3_O)        0.123    51.690 r  core/register/A_EX[7]_i_3/O
                         net (fo=2, routed)           0.577    52.267    core/hazard_unit/rs1_data_reg[7]
    SLICE_X63Y157        LUT4 (Prop_lut4_I0_O)        0.043    52.310 r  core/hazard_unit/A_EX[7]_i_2/O
                         net (fo=1, routed)           0.329    52.639    core/hazard_unit/A_EX[7]_i_2_n_1
    SLICE_X67Y157        LUT5 (Prop_lut5_I0_O)        0.043    52.682 r  core/hazard_unit/A_EX[7]_i_1/O
                         net (fo=6, routed)           0.336    53.018    core/hazard_unit/dout_reg[30][7]
    SLICE_X68Y157        LUT4 (Prop_lut4_I0_O)        0.043    53.061 r  core/hazard_unit/IR_ID[31]_i_60/O
                         net (fo=1, routed)           0.000    53.061    core/cmp_ID/IR_ID_reg[31]_i_34_0[3]
    SLICE_X68Y157        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    53.254 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X68Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.307 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.307    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X68Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.360 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.360    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X68Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.413 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475    53.888    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043    53.931 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414    54.345    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043    54.388 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.630    55.018    core/CMU/Branch_ctrl
    SLICE_X56Y159        LUT5 (Prop_lut5_I3_O)        0.051    55.069 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.099    56.168    core/reg_IF_ID/E[0]
    SLICE_X67Y163        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.085   100.006    core/reg_IF_ID/debug_clk
    SLICE_X67Y163        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[13]/C
                         clock pessimism             -0.434    99.572    
                         clock uncertainty           -0.095    99.477    
    SLICE_X67Y163        FDRE (Setup_fdre_C_CE)      -0.292    99.185    core/reg_IF_ID/PCurrent_ID_reg[13]
  -------------------------------------------------------------------
                         required time                         99.185    
                         arrival time                         -56.168    
  -------------------------------------------------------------------
                         slack                                 43.017    

Slack (MET) :             43.105ns  (required time - arrival time)
  Source:                 core/register/register_reg[13][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.151ns  (logic 1.115ns (18.127%)  route 5.036ns (81.873%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.005ns = ( 100.005 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.072ns = ( 49.928 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.454    49.928    core/register/debug_clk
    SLICE_X49Y147        FDRE                                         r  core/register/register_reg[13][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_fdre_C_Q)         0.228    50.156 r  core/register/register_reg[13][7]/Q
                         net (fo=3, routed)           0.671    50.827    core/register/register_reg[13]_12[7]
    SLICE_X50Y149        LUT6 (Prop_lut6_I3_O)        0.043    50.870 r  core/register/A_EX[7]_i_13/O
                         net (fo=1, routed)           0.000    50.870    core/register/A_EX[7]_i_13_n_1
    SLICE_X50Y149        MUXF7 (Prop_muxf7_I1_O)      0.103    50.973 r  core/register/A_EX_reg[7]_i_6/O
                         net (fo=1, routed)           0.595    51.567    core/register/A_EX_reg[7]_i_6_n_1
    SLICE_X51Y155        LUT6 (Prop_lut6_I3_O)        0.123    51.690 r  core/register/A_EX[7]_i_3/O
                         net (fo=2, routed)           0.577    52.267    core/hazard_unit/rs1_data_reg[7]
    SLICE_X63Y157        LUT4 (Prop_lut4_I0_O)        0.043    52.310 r  core/hazard_unit/A_EX[7]_i_2/O
                         net (fo=1, routed)           0.329    52.639    core/hazard_unit/A_EX[7]_i_2_n_1
    SLICE_X67Y157        LUT5 (Prop_lut5_I0_O)        0.043    52.682 r  core/hazard_unit/A_EX[7]_i_1/O
                         net (fo=6, routed)           0.336    53.018    core/hazard_unit/dout_reg[30][7]
    SLICE_X68Y157        LUT4 (Prop_lut4_I0_O)        0.043    53.061 r  core/hazard_unit/IR_ID[31]_i_60/O
                         net (fo=1, routed)           0.000    53.061    core/cmp_ID/IR_ID_reg[31]_i_34_0[3]
    SLICE_X68Y157        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    53.254 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X68Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.307 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.307    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X68Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.360 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.360    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X68Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.413 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475    53.888    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043    53.931 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414    54.345    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043    54.388 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.630    55.018    core/CMU/Branch_ctrl
    SLICE_X56Y159        LUT5 (Prop_lut5_I3_O)        0.051    55.069 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.010    56.079    core/reg_IF_ID/E[0]
    SLICE_X69Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.084   100.005    core/reg_IF_ID/debug_clk
    SLICE_X69Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism             -0.434    99.571    
                         clock uncertainty           -0.095    99.476    
    SLICE_X69Y164        FDRE (Setup_fdre_C_CE)      -0.292    99.184    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -56.079    
  -------------------------------------------------------------------
                         slack                                 43.105    

Slack (MET) :             43.105ns  (required time - arrival time)
  Source:                 core/register/register_reg[13][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.151ns  (logic 1.115ns (18.127%)  route 5.036ns (81.873%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.005ns = ( 100.005 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.072ns = ( 49.928 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.454    49.928    core/register/debug_clk
    SLICE_X49Y147        FDRE                                         r  core/register/register_reg[13][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_fdre_C_Q)         0.228    50.156 r  core/register/register_reg[13][7]/Q
                         net (fo=3, routed)           0.671    50.827    core/register/register_reg[13]_12[7]
    SLICE_X50Y149        LUT6 (Prop_lut6_I3_O)        0.043    50.870 r  core/register/A_EX[7]_i_13/O
                         net (fo=1, routed)           0.000    50.870    core/register/A_EX[7]_i_13_n_1
    SLICE_X50Y149        MUXF7 (Prop_muxf7_I1_O)      0.103    50.973 r  core/register/A_EX_reg[7]_i_6/O
                         net (fo=1, routed)           0.595    51.567    core/register/A_EX_reg[7]_i_6_n_1
    SLICE_X51Y155        LUT6 (Prop_lut6_I3_O)        0.123    51.690 r  core/register/A_EX[7]_i_3/O
                         net (fo=2, routed)           0.577    52.267    core/hazard_unit/rs1_data_reg[7]
    SLICE_X63Y157        LUT4 (Prop_lut4_I0_O)        0.043    52.310 r  core/hazard_unit/A_EX[7]_i_2/O
                         net (fo=1, routed)           0.329    52.639    core/hazard_unit/A_EX[7]_i_2_n_1
    SLICE_X67Y157        LUT5 (Prop_lut5_I0_O)        0.043    52.682 r  core/hazard_unit/A_EX[7]_i_1/O
                         net (fo=6, routed)           0.336    53.018    core/hazard_unit/dout_reg[30][7]
    SLICE_X68Y157        LUT4 (Prop_lut4_I0_O)        0.043    53.061 r  core/hazard_unit/IR_ID[31]_i_60/O
                         net (fo=1, routed)           0.000    53.061    core/cmp_ID/IR_ID_reg[31]_i_34_0[3]
    SLICE_X68Y157        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    53.254 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X68Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.307 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.307    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X68Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.360 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.360    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X68Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.413 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475    53.888    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043    53.931 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414    54.345    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043    54.388 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.630    55.018    core/CMU/Branch_ctrl
    SLICE_X56Y159        LUT5 (Prop_lut5_I3_O)        0.051    55.069 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.010    56.079    core/reg_IF_ID/E[0]
    SLICE_X69Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.084   100.005    core/reg_IF_ID/debug_clk
    SLICE_X69Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
                         clock pessimism             -0.434    99.571    
                         clock uncertainty           -0.095    99.476    
    SLICE_X69Y164        FDRE (Setup_fdre_C_CE)      -0.292    99.184    core/reg_IF_ID/PCurrent_ID_reg[28]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -56.079    
  -------------------------------------------------------------------
                         slack                                 43.105    

Slack (MET) :             43.105ns  (required time - arrival time)
  Source:                 core/register/register_reg[13][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.151ns  (logic 1.115ns (18.127%)  route 5.036ns (81.873%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.005ns = ( 100.005 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.072ns = ( 49.928 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.454    49.928    core/register/debug_clk
    SLICE_X49Y147        FDRE                                         r  core/register/register_reg[13][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_fdre_C_Q)         0.228    50.156 r  core/register/register_reg[13][7]/Q
                         net (fo=3, routed)           0.671    50.827    core/register/register_reg[13]_12[7]
    SLICE_X50Y149        LUT6 (Prop_lut6_I3_O)        0.043    50.870 r  core/register/A_EX[7]_i_13/O
                         net (fo=1, routed)           0.000    50.870    core/register/A_EX[7]_i_13_n_1
    SLICE_X50Y149        MUXF7 (Prop_muxf7_I1_O)      0.103    50.973 r  core/register/A_EX_reg[7]_i_6/O
                         net (fo=1, routed)           0.595    51.567    core/register/A_EX_reg[7]_i_6_n_1
    SLICE_X51Y155        LUT6 (Prop_lut6_I3_O)        0.123    51.690 r  core/register/A_EX[7]_i_3/O
                         net (fo=2, routed)           0.577    52.267    core/hazard_unit/rs1_data_reg[7]
    SLICE_X63Y157        LUT4 (Prop_lut4_I0_O)        0.043    52.310 r  core/hazard_unit/A_EX[7]_i_2/O
                         net (fo=1, routed)           0.329    52.639    core/hazard_unit/A_EX[7]_i_2_n_1
    SLICE_X67Y157        LUT5 (Prop_lut5_I0_O)        0.043    52.682 r  core/hazard_unit/A_EX[7]_i_1/O
                         net (fo=6, routed)           0.336    53.018    core/hazard_unit/dout_reg[30][7]
    SLICE_X68Y157        LUT4 (Prop_lut4_I0_O)        0.043    53.061 r  core/hazard_unit/IR_ID[31]_i_60/O
                         net (fo=1, routed)           0.000    53.061    core/cmp_ID/IR_ID_reg[31]_i_34_0[3]
    SLICE_X68Y157        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    53.254 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X68Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.307 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.307    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X68Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.360 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.360    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X68Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.413 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475    53.888    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043    53.931 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414    54.345    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043    54.388 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.630    55.018    core/CMU/Branch_ctrl
    SLICE_X56Y159        LUT5 (Prop_lut5_I3_O)        0.051    55.069 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.010    56.079    core/reg_IF_ID/E[0]
    SLICE_X68Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.084   100.005    core/reg_IF_ID/debug_clk
    SLICE_X68Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
                         clock pessimism             -0.434    99.571    
                         clock uncertainty           -0.095    99.476    
    SLICE_X68Y164        FDRE (Setup_fdre_C_CE)      -0.292    99.184    core/reg_IF_ID/PCurrent_ID_reg[30]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -56.079    
  -------------------------------------------------------------------
                         slack                                 43.105    

Slack (MET) :             43.105ns  (required time - arrival time)
  Source:                 core/register/register_reg[13][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.151ns  (logic 1.115ns (18.127%)  route 5.036ns (81.873%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.005ns = ( 100.005 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.072ns = ( 49.928 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.454    49.928    core/register/debug_clk
    SLICE_X49Y147        FDRE                                         r  core/register/register_reg[13][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_fdre_C_Q)         0.228    50.156 r  core/register/register_reg[13][7]/Q
                         net (fo=3, routed)           0.671    50.827    core/register/register_reg[13]_12[7]
    SLICE_X50Y149        LUT6 (Prop_lut6_I3_O)        0.043    50.870 r  core/register/A_EX[7]_i_13/O
                         net (fo=1, routed)           0.000    50.870    core/register/A_EX[7]_i_13_n_1
    SLICE_X50Y149        MUXF7 (Prop_muxf7_I1_O)      0.103    50.973 r  core/register/A_EX_reg[7]_i_6/O
                         net (fo=1, routed)           0.595    51.567    core/register/A_EX_reg[7]_i_6_n_1
    SLICE_X51Y155        LUT6 (Prop_lut6_I3_O)        0.123    51.690 r  core/register/A_EX[7]_i_3/O
                         net (fo=2, routed)           0.577    52.267    core/hazard_unit/rs1_data_reg[7]
    SLICE_X63Y157        LUT4 (Prop_lut4_I0_O)        0.043    52.310 r  core/hazard_unit/A_EX[7]_i_2/O
                         net (fo=1, routed)           0.329    52.639    core/hazard_unit/A_EX[7]_i_2_n_1
    SLICE_X67Y157        LUT5 (Prop_lut5_I0_O)        0.043    52.682 r  core/hazard_unit/A_EX[7]_i_1/O
                         net (fo=6, routed)           0.336    53.018    core/hazard_unit/dout_reg[30][7]
    SLICE_X68Y157        LUT4 (Prop_lut4_I0_O)        0.043    53.061 r  core/hazard_unit/IR_ID[31]_i_60/O
                         net (fo=1, routed)           0.000    53.061    core/cmp_ID/IR_ID_reg[31]_i_34_0[3]
    SLICE_X68Y157        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    53.254 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X68Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.307 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.307    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X68Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.360 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.360    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X68Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.413 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475    53.888    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043    53.931 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414    54.345    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043    54.388 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.630    55.018    core/CMU/Branch_ctrl
    SLICE_X56Y159        LUT5 (Prop_lut5_I3_O)        0.051    55.069 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.010    56.079    core/reg_IF_ID/E[0]
    SLICE_X69Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.084   100.005    core/reg_IF_ID/debug_clk
    SLICE_X69Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[31]/C
                         clock pessimism             -0.434    99.571    
                         clock uncertainty           -0.095    99.476    
    SLICE_X69Y164        FDRE (Setup_fdre_C_CE)      -0.292    99.184    core/reg_IF_ID/PCurrent_ID_reg[31]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -56.079    
  -------------------------------------------------------------------
                         slack                                 43.105    

Slack (MET) :             43.244ns  (required time - arrival time)
  Source:                 core/register/register_reg[13][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.012ns  (logic 1.115ns (18.546%)  route 4.897ns (81.455%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.005ns = ( 100.005 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.072ns = ( 49.928 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.454    49.928    core/register/debug_clk
    SLICE_X49Y147        FDRE                                         r  core/register/register_reg[13][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_fdre_C_Q)         0.228    50.156 r  core/register/register_reg[13][7]/Q
                         net (fo=3, routed)           0.671    50.827    core/register/register_reg[13]_12[7]
    SLICE_X50Y149        LUT6 (Prop_lut6_I3_O)        0.043    50.870 r  core/register/A_EX[7]_i_13/O
                         net (fo=1, routed)           0.000    50.870    core/register/A_EX[7]_i_13_n_1
    SLICE_X50Y149        MUXF7 (Prop_muxf7_I1_O)      0.103    50.973 r  core/register/A_EX_reg[7]_i_6/O
                         net (fo=1, routed)           0.595    51.567    core/register/A_EX_reg[7]_i_6_n_1
    SLICE_X51Y155        LUT6 (Prop_lut6_I3_O)        0.123    51.690 r  core/register/A_EX[7]_i_3/O
                         net (fo=2, routed)           0.577    52.267    core/hazard_unit/rs1_data_reg[7]
    SLICE_X63Y157        LUT4 (Prop_lut4_I0_O)        0.043    52.310 r  core/hazard_unit/A_EX[7]_i_2/O
                         net (fo=1, routed)           0.329    52.639    core/hazard_unit/A_EX[7]_i_2_n_1
    SLICE_X67Y157        LUT5 (Prop_lut5_I0_O)        0.043    52.682 r  core/hazard_unit/A_EX[7]_i_1/O
                         net (fo=6, routed)           0.336    53.018    core/hazard_unit/dout_reg[30][7]
    SLICE_X68Y157        LUT4 (Prop_lut4_I0_O)        0.043    53.061 r  core/hazard_unit/IR_ID[31]_i_60/O
                         net (fo=1, routed)           0.000    53.061    core/cmp_ID/IR_ID_reg[31]_i_34_0[3]
    SLICE_X68Y157        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    53.254 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X68Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.307 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.307    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X68Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.360 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.360    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X68Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.413 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475    53.888    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043    53.931 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414    54.345    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043    54.388 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.630    55.018    core/CMU/Branch_ctrl
    SLICE_X56Y159        LUT5 (Prop_lut5_I3_O)        0.051    55.069 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.871    55.940    core/reg_IF_ID/E[0]
    SLICE_X73Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.084   100.005    core/reg_IF_ID/debug_clk
    SLICE_X73Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/C
                         clock pessimism             -0.434    99.571    
                         clock uncertainty           -0.095    99.476    
    SLICE_X73Y164        FDRE (Setup_fdre_C_CE)      -0.292    99.184    core/reg_IF_ID/PCurrent_ID_reg[22]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -55.940    
  -------------------------------------------------------------------
                         slack                                 43.244    

Slack (MET) :             43.244ns  (required time - arrival time)
  Source:                 core/register/register_reg[13][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.012ns  (logic 1.115ns (18.546%)  route 4.897ns (81.455%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.005ns = ( 100.005 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.072ns = ( 49.928 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.454    49.928    core/register/debug_clk
    SLICE_X49Y147        FDRE                                         r  core/register/register_reg[13][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_fdre_C_Q)         0.228    50.156 r  core/register/register_reg[13][7]/Q
                         net (fo=3, routed)           0.671    50.827    core/register/register_reg[13]_12[7]
    SLICE_X50Y149        LUT6 (Prop_lut6_I3_O)        0.043    50.870 r  core/register/A_EX[7]_i_13/O
                         net (fo=1, routed)           0.000    50.870    core/register/A_EX[7]_i_13_n_1
    SLICE_X50Y149        MUXF7 (Prop_muxf7_I1_O)      0.103    50.973 r  core/register/A_EX_reg[7]_i_6/O
                         net (fo=1, routed)           0.595    51.567    core/register/A_EX_reg[7]_i_6_n_1
    SLICE_X51Y155        LUT6 (Prop_lut6_I3_O)        0.123    51.690 r  core/register/A_EX[7]_i_3/O
                         net (fo=2, routed)           0.577    52.267    core/hazard_unit/rs1_data_reg[7]
    SLICE_X63Y157        LUT4 (Prop_lut4_I0_O)        0.043    52.310 r  core/hazard_unit/A_EX[7]_i_2/O
                         net (fo=1, routed)           0.329    52.639    core/hazard_unit/A_EX[7]_i_2_n_1
    SLICE_X67Y157        LUT5 (Prop_lut5_I0_O)        0.043    52.682 r  core/hazard_unit/A_EX[7]_i_1/O
                         net (fo=6, routed)           0.336    53.018    core/hazard_unit/dout_reg[30][7]
    SLICE_X68Y157        LUT4 (Prop_lut4_I0_O)        0.043    53.061 r  core/hazard_unit/IR_ID[31]_i_60/O
                         net (fo=1, routed)           0.000    53.061    core/cmp_ID/IR_ID_reg[31]_i_34_0[3]
    SLICE_X68Y157        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    53.254 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X68Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.307 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.307    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X68Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.360 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.360    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X68Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.413 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475    53.888    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043    53.931 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414    54.345    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043    54.388 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.630    55.018    core/CMU/Branch_ctrl
    SLICE_X56Y159        LUT5 (Prop_lut5_I3_O)        0.051    55.069 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.871    55.940    core/reg_IF_ID/E[0]
    SLICE_X73Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.084   100.005    core/reg_IF_ID/debug_clk
    SLICE_X73Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[23]/C
                         clock pessimism             -0.434    99.571    
                         clock uncertainty           -0.095    99.476    
    SLICE_X73Y164        FDRE (Setup_fdre_C_CE)      -0.292    99.184    core/reg_IF_ID/PCurrent_ID_reg[23]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -55.940    
  -------------------------------------------------------------------
                         slack                                 43.244    

Slack (MET) :             43.244ns  (required time - arrival time)
  Source:                 core/register/register_reg[13][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.012ns  (logic 1.115ns (18.546%)  route 4.897ns (81.455%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.005ns = ( 100.005 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.072ns = ( 49.928 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.454    49.928    core/register/debug_clk
    SLICE_X49Y147        FDRE                                         r  core/register/register_reg[13][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_fdre_C_Q)         0.228    50.156 r  core/register/register_reg[13][7]/Q
                         net (fo=3, routed)           0.671    50.827    core/register/register_reg[13]_12[7]
    SLICE_X50Y149        LUT6 (Prop_lut6_I3_O)        0.043    50.870 r  core/register/A_EX[7]_i_13/O
                         net (fo=1, routed)           0.000    50.870    core/register/A_EX[7]_i_13_n_1
    SLICE_X50Y149        MUXF7 (Prop_muxf7_I1_O)      0.103    50.973 r  core/register/A_EX_reg[7]_i_6/O
                         net (fo=1, routed)           0.595    51.567    core/register/A_EX_reg[7]_i_6_n_1
    SLICE_X51Y155        LUT6 (Prop_lut6_I3_O)        0.123    51.690 r  core/register/A_EX[7]_i_3/O
                         net (fo=2, routed)           0.577    52.267    core/hazard_unit/rs1_data_reg[7]
    SLICE_X63Y157        LUT4 (Prop_lut4_I0_O)        0.043    52.310 r  core/hazard_unit/A_EX[7]_i_2/O
                         net (fo=1, routed)           0.329    52.639    core/hazard_unit/A_EX[7]_i_2_n_1
    SLICE_X67Y157        LUT5 (Prop_lut5_I0_O)        0.043    52.682 r  core/hazard_unit/A_EX[7]_i_1/O
                         net (fo=6, routed)           0.336    53.018    core/hazard_unit/dout_reg[30][7]
    SLICE_X68Y157        LUT4 (Prop_lut4_I0_O)        0.043    53.061 r  core/hazard_unit/IR_ID[31]_i_60/O
                         net (fo=1, routed)           0.000    53.061    core/cmp_ID/IR_ID_reg[31]_i_34_0[3]
    SLICE_X68Y157        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    53.254 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X68Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.307 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.307    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X68Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.360 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.360    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X68Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.413 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475    53.888    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043    53.931 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414    54.345    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043    54.388 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.630    55.018    core/CMU/Branch_ctrl
    SLICE_X56Y159        LUT5 (Prop_lut5_I3_O)        0.051    55.069 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.871    55.940    core/reg_IF_ID/E[0]
    SLICE_X73Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.084   100.005    core/reg_IF_ID/debug_clk
    SLICE_X73Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
                         clock pessimism             -0.434    99.571    
                         clock uncertainty           -0.095    99.476    
    SLICE_X73Y164        FDRE (Setup_fdre_C_CE)      -0.292    99.184    core/reg_IF_ID/PCurrent_ID_reg[24]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -55.940    
  -------------------------------------------------------------------
                         slack                                 43.244    

Slack (MET) :             43.255ns  (required time - arrival time)
  Source:                 core/register/register_reg[13][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.030ns  (logic 1.115ns (18.490%)  route 4.915ns (81.510%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.011ns = ( 100.011 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.072ns = ( 49.928 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.454    49.928    core/register/debug_clk
    SLICE_X49Y147        FDRE                                         r  core/register/register_reg[13][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_fdre_C_Q)         0.228    50.156 r  core/register/register_reg[13][7]/Q
                         net (fo=3, routed)           0.671    50.827    core/register/register_reg[13]_12[7]
    SLICE_X50Y149        LUT6 (Prop_lut6_I3_O)        0.043    50.870 r  core/register/A_EX[7]_i_13/O
                         net (fo=1, routed)           0.000    50.870    core/register/A_EX[7]_i_13_n_1
    SLICE_X50Y149        MUXF7 (Prop_muxf7_I1_O)      0.103    50.973 r  core/register/A_EX_reg[7]_i_6/O
                         net (fo=1, routed)           0.595    51.567    core/register/A_EX_reg[7]_i_6_n_1
    SLICE_X51Y155        LUT6 (Prop_lut6_I3_O)        0.123    51.690 r  core/register/A_EX[7]_i_3/O
                         net (fo=2, routed)           0.577    52.267    core/hazard_unit/rs1_data_reg[7]
    SLICE_X63Y157        LUT4 (Prop_lut4_I0_O)        0.043    52.310 r  core/hazard_unit/A_EX[7]_i_2/O
                         net (fo=1, routed)           0.329    52.639    core/hazard_unit/A_EX[7]_i_2_n_1
    SLICE_X67Y157        LUT5 (Prop_lut5_I0_O)        0.043    52.682 r  core/hazard_unit/A_EX[7]_i_1/O
                         net (fo=6, routed)           0.336    53.018    core/hazard_unit/dout_reg[30][7]
    SLICE_X68Y157        LUT4 (Prop_lut4_I0_O)        0.043    53.061 r  core/hazard_unit/IR_ID[31]_i_60/O
                         net (fo=1, routed)           0.000    53.061    core/cmp_ID/IR_ID_reg[31]_i_34_0[3]
    SLICE_X68Y157        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    53.254 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X68Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.307 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.307    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X68Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.360 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.360    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X68Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.413 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475    53.888    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043    53.931 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414    54.345    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043    54.388 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.630    55.018    core/CMU/Branch_ctrl
    SLICE_X56Y159        LUT5 (Prop_lut5_I3_O)        0.051    55.069 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.889    55.958    core/reg_IF_ID/E[0]
    SLICE_X62Y155        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.090   100.011    core/reg_IF_ID/debug_clk
    SLICE_X62Y155        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/C
                         clock pessimism             -0.434    99.577    
                         clock uncertainty           -0.095    99.482    
    SLICE_X62Y155        FDRE (Setup_fdre_C_CE)      -0.269    99.213    core/reg_IF_ID/PCurrent_ID_reg[1]
  -------------------------------------------------------------------
                         required time                         99.213    
                         arrival time                         -55.958    
  -------------------------------------------------------------------
                         slack                                 43.255    

Slack (MET) :             43.255ns  (required time - arrival time)
  Source:                 core/register/register_reg[13][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        6.030ns  (logic 1.115ns (18.490%)  route 4.915ns (81.510%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.011ns = ( 100.011 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.072ns = ( 49.928 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    47.909    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.952 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    48.381    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.474 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.454    49.928    core/register/debug_clk
    SLICE_X49Y147        FDRE                                         r  core/register/register_reg[13][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDRE (Prop_fdre_C_Q)         0.228    50.156 r  core/register/register_reg[13][7]/Q
                         net (fo=3, routed)           0.671    50.827    core/register/register_reg[13]_12[7]
    SLICE_X50Y149        LUT6 (Prop_lut6_I3_O)        0.043    50.870 r  core/register/A_EX[7]_i_13/O
                         net (fo=1, routed)           0.000    50.870    core/register/A_EX[7]_i_13_n_1
    SLICE_X50Y149        MUXF7 (Prop_muxf7_I1_O)      0.103    50.973 r  core/register/A_EX_reg[7]_i_6/O
                         net (fo=1, routed)           0.595    51.567    core/register/A_EX_reg[7]_i_6_n_1
    SLICE_X51Y155        LUT6 (Prop_lut6_I3_O)        0.123    51.690 r  core/register/A_EX[7]_i_3/O
                         net (fo=2, routed)           0.577    52.267    core/hazard_unit/rs1_data_reg[7]
    SLICE_X63Y157        LUT4 (Prop_lut4_I0_O)        0.043    52.310 r  core/hazard_unit/A_EX[7]_i_2/O
                         net (fo=1, routed)           0.329    52.639    core/hazard_unit/A_EX[7]_i_2_n_1
    SLICE_X67Y157        LUT5 (Prop_lut5_I0_O)        0.043    52.682 r  core/hazard_unit/A_EX[7]_i_1/O
                         net (fo=6, routed)           0.336    53.018    core/hazard_unit/dout_reg[30][7]
    SLICE_X68Y157        LUT4 (Prop_lut4_I0_O)        0.043    53.061 r  core/hazard_unit/IR_ID[31]_i_60/O
                         net (fo=1, routed)           0.000    53.061    core/cmp_ID/IR_ID_reg[31]_i_34_0[3]
    SLICE_X68Y157        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    53.254 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X68Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.307 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.307    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X68Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.360 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.360    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X68Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.413 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475    53.888    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043    53.931 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414    54.345    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043    54.388 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.630    55.018    core/CMU/Branch_ctrl
    SLICE_X56Y159        LUT5 (Prop_lut5_I3_O)        0.051    55.069 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.889    55.958    core/reg_IF_ID/E[0]
    SLICE_X62Y155        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.090   100.011    core/reg_IF_ID/debug_clk
    SLICE_X62Y155        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/C
                         clock pessimism             -0.434    99.577    
                         clock uncertainty           -0.095    99.482    
    SLICE_X62Y155        FDRE (Setup_fdre_C_CE)      -0.269    99.213    core/reg_IF_ID/PCurrent_ID_reg[2]
  -------------------------------------------------------------------
                         required time                         99.213    
                         arrival time                         -55.958    
  -------------------------------------------------------------------
                         slack                                 43.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.468ns
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.534     0.268    core/reg_EXE_MEM/debug_clk
    SLICE_X77Y166        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100     0.368 r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/Q
                         net (fo=2, routed)           0.055     0.423    core/reg_MEM_WB/D[31]
    SLICE_X77Y166        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.732     0.468    core/reg_MEM_WB/debug_clk
    SLICE_X77Y166        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[31]/C
                         clock pessimism             -0.200     0.268    
    SLICE_X77Y166        FDRE (Hold_fdre_C_D)         0.047     0.315    core/reg_MEM_WB/PCurrent_WB_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/RegWrite_MEM_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/RegWrite_WB_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.478ns
    Source Clock Delay      (SCD):    0.277ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.543     0.277    core/reg_EXE_MEM/debug_clk
    SLICE_X55Y154        FDRE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y154        FDRE (Prop_fdre_C_Q)         0.100     0.377 r  core/reg_EXE_MEM/RegWrite_MEM_reg/Q
                         net (fo=1, routed)           0.055     0.432    core/reg_MEM_WB/RegWrite_MEM
    SLICE_X55Y154        FDRE                                         r  core/reg_MEM_WB/RegWrite_WB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.742     0.478    core/reg_MEM_WB/debug_clk
    SLICE_X55Y154        FDRE                                         r  core/reg_MEM_WB/RegWrite_WB_reg/C
                         clock pessimism             -0.201     0.277    
    SLICE_X55Y154        FDRE (Hold_fdre_C_D)         0.047     0.324    core/reg_MEM_WB/RegWrite_WB_reg
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.468ns
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.534     0.268    core/reg_EXE_MEM/debug_clk
    SLICE_X77Y166        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100     0.368 r  core/reg_EXE_MEM/PCurrent_MEM_reg[18]/Q
                         net (fo=2, routed)           0.062     0.430    core/reg_MEM_WB/D[18]
    SLICE_X77Y166        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.732     0.468    core/reg_MEM_WB/debug_clk
    SLICE_X77Y166        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[18]/C
                         clock pessimism             -0.200     0.268    
    SLICE_X77Y166        FDRE (Hold_fdre_C_D)         0.044     0.312    core/reg_MEM_WB/PCurrent_WB_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.880%)  route 0.259ns (72.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.474ns
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.536     0.270    core/reg_IF_ID/debug_clk
    SLICE_X73Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y164        FDRE (Prop_fdre_C_Q)         0.100     0.370 r  core/reg_IF_ID/PCurrent_ID_reg[24]/Q
                         net (fo=3, routed)           0.259     0.628    core/reg_ID_EX/PCurrent_ID[24]
    SLICE_X80Y162        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.738     0.474    core/reg_ID_EX/debug_clk
    SLICE_X80Y162        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[24]/C
                         clock pessimism             -0.010     0.464    
    SLICE_X80Y162        FDRE (Hold_fdre_C_D)         0.038     0.502    core/reg_ID_EX/PCurrent_EX_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.541%)  route 0.106ns (51.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.469ns
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.534     0.268    core/reg_EXE_MEM/debug_clk
    SLICE_X75Y166        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y166        FDRE (Prop_fdre_C_Q)         0.100     0.368 r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/Q
                         net (fo=2, routed)           0.106     0.474    core/reg_MEM_WB/D[23]
    SLICE_X73Y166        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.733     0.469    core/reg_MEM_WB/debug_clk
    SLICE_X73Y166        FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[23]/C
                         clock pessimism             -0.170     0.299    
    SLICE_X73Y166        FDRE (Hold_fdre_C_D)         0.044     0.343    core/reg_MEM_WB/PCurrent_WB_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.100ns (27.369%)  route 0.265ns (72.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.474ns
    Source Clock Delay      (SCD):    0.271ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.537     0.271    core/reg_IF_ID/debug_clk
    SLICE_X68Y164        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y164        FDRE (Prop_fdre_C_Q)         0.100     0.371 r  core/reg_IF_ID/PCurrent_ID_reg[30]/Q
                         net (fo=3, routed)           0.265     0.636    core/reg_ID_EX/PCurrent_ID[30]
    SLICE_X81Y162        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.738     0.474    core/reg_ID_EX/debug_clk
    SLICE_X81Y162        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[30]/C
                         clock pessimism             -0.010     0.464    
    SLICE_X81Y162        FDRE (Hold_fdre_C_D)         0.040     0.504    core/reg_ID_EX/PCurrent_EX_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.342%)  route 0.258ns (68.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.476ns
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.536     0.270    core/reg_IF_ID/debug_clk
    SLICE_X70Y163        FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDRE (Prop_fdre_C_Q)         0.118     0.388 r  core/reg_IF_ID/PCurrent_ID_reg[20]/Q
                         net (fo=3, routed)           0.258     0.646    core/reg_ID_EX/PCurrent_ID[20]
    SLICE_X81Y161        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.740     0.476    core/reg_ID_EX/debug_clk
    SLICE_X81Y161        FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[20]/C
                         clock pessimism             -0.010     0.466    
    SLICE_X81Y161        FDRE (Hold_fdre_C_D)         0.040     0.506    core/reg_ID_EX/PCurrent_EX_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.702%)  route 0.101ns (50.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.477ns
    Source Clock Delay      (SCD):    0.276ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.542     0.276    core/reg_EXE_MEM/debug_clk
    SLICE_X64Y154        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y154        FDRE (Prop_fdre_C_Q)         0.100     0.376 r  core/reg_EXE_MEM/IR_MEM_reg[3]/Q
                         net (fo=2, routed)           0.101     0.477    core/reg_MEM_WB/inst_MEM[3]
    SLICE_X65Y154        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.741     0.477    core/reg_MEM_WB/debug_clk
    SLICE_X65Y154        FDRE                                         r  core/reg_MEM_WB/IR_WB_reg[3]/C
                         clock pessimism             -0.190     0.287    
    SLICE_X65Y154        FDRE (Hold_fdre_C_D)         0.043     0.330    core/reg_MEM_WB/IR_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.596%)  route 0.102ns (50.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.478ns
    Source Clock Delay      (SCD):    0.277ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.543     0.277    core/reg_ID_EX/debug_clk
    SLICE_X60Y154        FDRE                                         r  core/reg_ID_EX/IR_EX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y154        FDRE (Prop_fdre_C_Q)         0.100     0.377 r  core/reg_ID_EX/IR_EX_reg[1]/Q
                         net (fo=2, routed)           0.102     0.478    core/reg_EXE_MEM/IR_MEM_reg[31]_0[1]
    SLICE_X59Y153        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.742     0.478    core/reg_EXE_MEM/debug_clk
    SLICE_X59Y153        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[1]/C
                         clock pessimism             -0.187     0.291    
    SLICE_X59Y153        FDRE (Hold_fdre_C_D)         0.040     0.331    core/reg_EXE_MEM/IR_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rst_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.841%)  route 0.101ns (50.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X36Y86         FDRE                                         r  rst_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  rst_count_reg[13]/Q
                         net (fo=2, routed)           0.101    -0.312    rst_count[13]
    SLICE_X36Y86         FDRE                                         r  rst_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.920    -0.538    clk_cpu
    SLICE_X36Y86         FDRE                                         r  rst_count_reg[14]/C
                         clock pessimism              0.026    -0.513    
    SLICE_X36Y86         FDRE (Hold_fdre_C_D)         0.047    -0.466    rst_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X2Y34     core/RAM/data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X2Y33     core/RAM/data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y34     core/RAM/data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y33     core/RAM/data_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y1    FSM_sequential_state_reg[2]_i_1/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    n_0_30978_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y5    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X36Y86     rst_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X36Y86     rst_count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y169    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y169    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X52Y166    core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y169    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X54Y169    core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 2.112ns (23.988%)  route 6.693ns (76.012%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 8.418 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.742    -1.174    vga/U12/ADDRC[0]
    SLICE_X44Y145        LUT4 (Prop_lut4_I0_O)        0.051    -1.123 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.379    -0.744    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y147        LUT5 (Prop_lut5_I2_O)        0.143    -0.601 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.416    -0.185    vga/U12/col_addr__0[7]
    SLICE_X40Y147        LUT5 (Prop_lut5_I0_O)        0.147    -0.038 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.161     0.124    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X40Y147        LUT4 (Prop_lut4_I1_O)        0.142     0.266 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.374     0.639    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X40Y150        LUT2 (Prop_lut2_I1_O)        0.132     0.771 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.771    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X40Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.966 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.966    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X40Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.077 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.297     1.374    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.124     1.498 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.244     1.742    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I5_O)        0.043     1.785 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.371     2.156    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.043     2.199 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.245     3.444    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X70Y165        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.495 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.551     4.046    vga/U12/number0[26]
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.138     4.184 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.184    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X63Y161        MUXF7 (Prop_muxf7_I1_O)      0.122     4.306 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.847     5.153    vga/U12/number__0[2]
    SLICE_X47Y156        LUT3 (Prop_lut3_I1_O)        0.130     5.283 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.343     5.627    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X42Y156        LUT5 (Prop_lut5_I4_O)        0.140     5.767 r  vga/U12/ascii_code[2]_i_4/O
                         net (fo=1, routed)           0.289     6.056    vga/U12/ascii_code[2]_i_4_n_1
    SLICE_X41Y153        LUT6 (Prop_lut6_I0_O)        0.134     6.190 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.434     6.623    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X40Y146        LUT5 (Prop_lut5_I0_O)        0.043     6.666 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     6.666    vga/U12_n_120
    SLICE_X40Y146        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.324     8.418    vga/CLK_OUT1
    SLICE_X40Y146        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.587    
                         clock uncertainty           -0.201     7.385    
    SLICE_X40Y146        FDRE (Setup_fdre_C_D)        0.034     7.419    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.017ns (23.112%)  route 6.710ns (76.888%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 8.418 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.742    -1.174    vga/U12/ADDRC[0]
    SLICE_X44Y145        LUT4 (Prop_lut4_I0_O)        0.051    -1.123 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.379    -0.744    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y147        LUT5 (Prop_lut5_I2_O)        0.143    -0.601 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.416    -0.185    vga/U12/col_addr__0[7]
    SLICE_X40Y147        LUT5 (Prop_lut5_I0_O)        0.147    -0.038 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.161     0.124    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X40Y147        LUT4 (Prop_lut4_I1_O)        0.142     0.266 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.374     0.639    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X40Y150        LUT2 (Prop_lut2_I1_O)        0.132     0.771 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.771    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X40Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.966 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.966    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X40Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.077 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.297     1.374    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.124     1.498 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.244     1.742    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I5_O)        0.043     1.785 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.371     2.156    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.043     2.199 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.245     3.444    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X70Y165        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.495 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.551     4.046    vga/U12/number0[26]
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.138     4.184 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.184    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X63Y161        MUXF7 (Prop_muxf7_I1_O)      0.122     4.306 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.847     5.153    vga/U12/number__0[2]
    SLICE_X47Y156        LUT3 (Prop_lut3_I1_O)        0.130     5.283 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.295     5.579    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X44Y154        LUT2 (Prop_lut2_I0_O)        0.136     5.715 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.339     6.054    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X41Y152        LUT5 (Prop_lut5_I0_O)        0.043     6.097 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.449     6.546    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X41Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.589 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     6.589    vga/U12_n_118
    SLICE_X41Y147        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.324     8.418    vga/CLK_OUT1
    SLICE_X41Y147        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.587    
                         clock uncertainty           -0.201     7.385    
    SLICE_X41Y147        FDRE (Setup_fdre_C_D)        0.034     7.419    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 2.017ns (23.167%)  route 6.689ns (76.833%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 8.418 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.742    -1.174    vga/U12/ADDRC[0]
    SLICE_X44Y145        LUT4 (Prop_lut4_I0_O)        0.051    -1.123 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.379    -0.744    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y147        LUT5 (Prop_lut5_I2_O)        0.143    -0.601 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.416    -0.185    vga/U12/col_addr__0[7]
    SLICE_X40Y147        LUT5 (Prop_lut5_I0_O)        0.147    -0.038 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.161     0.124    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X40Y147        LUT4 (Prop_lut4_I1_O)        0.142     0.266 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.374     0.639    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X40Y150        LUT2 (Prop_lut2_I1_O)        0.132     0.771 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.771    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X40Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.966 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.966    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X40Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.077 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.297     1.374    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.124     1.498 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.244     1.742    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I5_O)        0.043     1.785 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.371     2.156    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.043     2.199 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.245     3.444    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X70Y165        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.495 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.551     4.046    vga/U12/number0[26]
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.138     4.184 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.184    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X63Y161        MUXF7 (Prop_muxf7_I1_O)      0.122     4.306 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.847     5.153    vga/U12/number__0[2]
    SLICE_X47Y156        LUT3 (Prop_lut3_I1_O)        0.130     5.283 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.343     5.627    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X42Y156        LUT4 (Prop_lut4_I3_O)        0.136     5.763 r  vga/U12/ascii_code[1]_i_4/O
                         net (fo=1, routed)           0.341     6.103    vga/U12/ascii_code[1]_i_4_n_1
    SLICE_X40Y153        LUT6 (Prop_lut6_I0_O)        0.043     6.146 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.379     6.525    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X40Y147        LUT5 (Prop_lut5_I0_O)        0.043     6.568 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.568    vga/U12_n_121
    SLICE_X40Y147        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.324     8.418    vga/CLK_OUT1
    SLICE_X40Y147        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.587    
                         clock uncertainty           -0.201     7.385    
    SLICE_X40Y147        FDRE (Setup_fdre_C_D)        0.034     7.419    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.649ns  (logic 2.017ns (23.320%)  route 6.632ns (76.680%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 8.418 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.742    -1.174    vga/U12/ADDRC[0]
    SLICE_X44Y145        LUT4 (Prop_lut4_I0_O)        0.051    -1.123 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.379    -0.744    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y147        LUT5 (Prop_lut5_I2_O)        0.143    -0.601 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.416    -0.185    vga/U12/col_addr__0[7]
    SLICE_X40Y147        LUT5 (Prop_lut5_I0_O)        0.147    -0.038 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.161     0.124    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X40Y147        LUT4 (Prop_lut4_I1_O)        0.142     0.266 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.374     0.639    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X40Y150        LUT2 (Prop_lut2_I1_O)        0.132     0.771 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.771    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X40Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.966 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.966    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X40Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.077 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.297     1.374    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.124     1.498 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.244     1.742    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I5_O)        0.043     1.785 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.371     2.156    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.043     2.199 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.245     3.444    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X70Y165        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.495 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.551     4.046    vga/U12/number0[26]
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.138     4.184 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.184    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X63Y161        MUXF7 (Prop_muxf7_I1_O)      0.122     4.306 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.847     5.153    vga/U12/number__0[2]
    SLICE_X47Y156        LUT3 (Prop_lut3_I1_O)        0.130     5.283 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.295     5.579    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X44Y154        LUT2 (Prop_lut2_I0_O)        0.136     5.715 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.338     6.053    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X41Y152        LUT6 (Prop_lut6_I2_O)        0.043     6.096 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.372     6.468    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X41Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.511 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     6.511    vga/U12_n_117
    SLICE_X41Y147        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.324     8.418    vga/CLK_OUT1
    SLICE_X41Y147        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.587    
                         clock uncertainty           -0.201     7.385    
    SLICE_X41Y147        FDRE (Setup_fdre_C_D)        0.033     7.418    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.418    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 1.974ns (23.404%)  route 6.460ns (76.596%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.742    -1.174    vga/U12/ADDRC[0]
    SLICE_X44Y145        LUT4 (Prop_lut4_I0_O)        0.051    -1.123 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.379    -0.744    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y147        LUT5 (Prop_lut5_I2_O)        0.143    -0.601 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.416    -0.185    vga/U12/col_addr__0[7]
    SLICE_X40Y147        LUT5 (Prop_lut5_I0_O)        0.147    -0.038 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.161     0.124    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X40Y147        LUT4 (Prop_lut4_I1_O)        0.142     0.266 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.374     0.639    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X40Y150        LUT2 (Prop_lut2_I1_O)        0.132     0.771 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.771    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X40Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.966 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.966    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X40Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.077 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.297     1.374    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.124     1.498 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.244     1.742    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I5_O)        0.043     1.785 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.371     2.156    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.043     2.199 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.245     3.444    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X70Y165        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.495 r  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.551     4.046    vga/U12/number0[26]
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.138     4.184 r  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.184    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X63Y161        MUXF7 (Prop_muxf7_I1_O)      0.122     4.306 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.847     5.153    vga/U12/number__0[2]
    SLICE_X47Y156        LUT3 (Prop_lut3_I1_O)        0.130     5.283 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.384     5.668    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X43Y153        LUT6 (Prop_lut6_I1_O)        0.136     5.804 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.450     6.253    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X43Y147        LUT6 (Prop_lut6_I0_O)        0.043     6.296 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.296    vga/U12_n_116
    SLICE_X43Y147        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.322     8.416    vga/CLK_OUT1
    SLICE_X43Y147        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.585    
                         clock uncertainty           -0.201     7.383    
    SLICE_X43Y147        FDRE (Setup_fdre_C_D)        0.033     7.416    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 1.974ns (23.463%)  route 6.439ns (76.537%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.742    -1.174    vga/U12/ADDRC[0]
    SLICE_X44Y145        LUT4 (Prop_lut4_I0_O)        0.051    -1.123 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.379    -0.744    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y147        LUT5 (Prop_lut5_I2_O)        0.143    -0.601 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.416    -0.185    vga/U12/col_addr__0[7]
    SLICE_X40Y147        LUT5 (Prop_lut5_I0_O)        0.147    -0.038 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.161     0.124    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X40Y147        LUT4 (Prop_lut4_I1_O)        0.142     0.266 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.374     0.639    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X40Y150        LUT2 (Prop_lut2_I1_O)        0.132     0.771 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.771    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X40Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.966 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.966    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X40Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.077 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.297     1.374    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.124     1.498 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.244     1.742    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I5_O)        0.043     1.785 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.371     2.156    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.043     2.199 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.245     3.444    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X70Y165        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.495 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.551     4.046    vga/U12/number0[26]
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.138     4.184 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.184    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X63Y161        MUXF7 (Prop_muxf7_I1_O)      0.122     4.306 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.847     5.153    vga/U12/number__0[2]
    SLICE_X47Y156        LUT3 (Prop_lut3_I1_O)        0.130     5.283 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.386     5.670    vga/U12/ascii_code[6]_i_17_n_1
    SLICE_X43Y153        LUT6 (Prop_lut6_I0_O)        0.136     5.806 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.426     6.232    vga/U12/ascii_code[0]_inv_i_2_n_1
    SLICE_X43Y147        LUT5 (Prop_lut5_I0_O)        0.043     6.275 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.275    vga/U12_n_122
    SLICE_X43Y147        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.322     8.416    vga/CLK_OUT1
    SLICE_X43Y147        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.585    
                         clock uncertainty           -0.201     7.383    
    SLICE_X43Y147        FDRE (Setup_fdre_C_D)        0.034     7.417    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 1.873ns (22.354%)  route 6.506ns (77.646%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 8.418 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.456    -2.138    vga/U12/CLK_OUT3
    SLICE_X43Y145        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.915 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.742    -1.174    vga/U12/ADDRC[0]
    SLICE_X44Y145        LUT4 (Prop_lut4_I0_O)        0.051    -1.123 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.379    -0.744    vga/U12/h_count[8]_i_2_n_1
    SLICE_X44Y147        LUT5 (Prop_lut5_I2_O)        0.143    -0.601 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.416    -0.185    vga/U12/col_addr__0[7]
    SLICE_X40Y147        LUT5 (Prop_lut5_I0_O)        0.147    -0.038 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.161     0.124    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X40Y147        LUT4 (Prop_lut4_I1_O)        0.142     0.266 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.374     0.639    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X40Y150        LUT2 (Prop_lut2_I1_O)        0.132     0.771 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     0.771    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X40Y150        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.966 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.966    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X40Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.077 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.297     1.374    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.124     1.498 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.244     1.742    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I5_O)        0.043     1.785 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.371     2.156    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X42Y151        LUT6 (Prop_lut6_I0_O)        0.043     2.199 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=94, routed)          1.245     3.444    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X70Y165        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     3.495 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.551     4.046    vga/U12/number0[26]
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.138     4.184 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     4.184    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X63Y161        MUXF7 (Prop_muxf7_I1_O)      0.122     4.306 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.947     5.253    vga/U12/number__0[2]
    SLICE_X43Y156        LUT4 (Prop_lut4_I2_O)        0.122     5.375 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.368     5.743    vga/U12/ascii_code[3]_i_5_n_1
    SLICE_X40Y153        LUT6 (Prop_lut6_I0_O)        0.043     5.786 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.412     6.198    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X40Y146        LUT5 (Prop_lut5_I0_O)        0.043     6.241 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     6.241    vga/U12_n_119
    SLICE_X40Y146        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.324     8.418    vga/CLK_OUT1
    SLICE_X40Y146        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.587    
                         clock uncertainty           -0.201     7.385    
    SLICE_X40Y146        FDRE (Setup_fdre_C_D)        0.033     7.418    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.418    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 0.395ns (6.479%)  route 5.702ns (93.521%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 8.178 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X47Y145        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.813    -1.104    vga/U12/PRow[2]
    SLICE_X47Y145        LUT5 (Prop_lut5_I3_O)        0.043    -1.061 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=396, routed)         3.953     2.892    core/U1_3/debug_addr[2]
    SLICE_X77Y163        LUT5 (Prop_lut5_I3_O)        0.043     2.935 r  core/U1_3/data_buf_reg_0_3_18_23_i_36/O
                         net (fo=1, routed)           0.373     3.308    core/U1_3/data_buf_reg_0_3_18_23_i_36_n_1
    SLICE_X66Y163        LUT6 (Prop_lut6_I0_O)        0.043     3.351 r  core/U1_3/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.278     3.629    vga/U12/Test_signal[11]
    SLICE_X65Y164        LUT5 (Prop_lut5_I0_O)        0.043     3.672 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.285     3.957    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.084     8.178    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.832     7.347    
                         clock uncertainty           -0.201     7.145    
    SLICE_X66Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.010    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 0.649ns (11.189%)  route 5.151ns (88.811%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 8.178 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X47Y145        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.813    -1.104    vga/U12/PRow[2]
    SLICE_X47Y145        LUT5 (Prop_lut5_I3_O)        0.043    -1.061 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=396, routed)         3.443     2.382    core/U1_3/debug_addr[2]
    SLICE_X75Y166        LUT6 (Prop_lut6_I4_O)        0.043     2.425 r  core/U1_3/data_buf_reg_0_3_18_23_i_83/O
                         net (fo=1, routed)           0.000     2.425    core/U1_3/data_buf_reg_0_3_18_23_i_83_n_1
    SLICE_X75Y166        MUXF7 (Prop_muxf7_I1_O)      0.108     2.533 r  core/U1_3/data_buf_reg_0_3_18_23_i_32/O
                         net (fo=1, routed)           0.613     3.146    core/U1_3_n_41
    SLICE_X65Y164        LUT6 (Prop_lut6_I0_O)        0.124     3.270 r  core/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=1, routed)           0.000     3.270    vga/U12/debug_data[8]
    SLICE_X65Y164        MUXF7 (Prop_muxf7_I1_O)      0.108     3.378 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.283     3.660    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.084     8.178    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.832     7.347    
                         clock uncertainty           -0.201     7.145    
    SLICE_X66Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.177     6.968    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          6.968    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 0.395ns (6.794%)  route 5.419ns (93.206%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 8.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.454    -2.140    vga/U12/CLK_OUT3
    SLICE_X47Y145        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.917 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          0.813    -1.104    vga/U12/PRow[2]
    SLICE_X47Y145        LUT5 (Prop_lut5_I3_O)        0.043    -1.061 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=396, routed)         3.571     2.510    core/U1_3/debug_addr[2]
    SLICE_X74Y166        LUT6 (Prop_lut6_I4_O)        0.043     2.553 r  core/U1_3/data_buf_reg_0_3_12_17_i_39/O
                         net (fo=1, routed)           0.608     3.160    core/U1_3/data_buf_reg_0_3_12_17_i_39_n_1
    SLICE_X61Y162        LUT6 (Prop_lut6_I0_O)        0.043     3.203 r  core/U1_3/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=1, routed)           0.232     3.435    vga/U12/Test_signal[8]
    SLICE_X61Y162        LUT5 (Prop_lut5_I0_O)        0.043     3.478 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.196     3.674    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X62Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.086     8.180    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X62Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.832     7.349    
                         clock uncertainty           -0.201     7.147    
    SLICE_X62Y162        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.012    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                  3.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.183ns (24.233%)  route 0.572ns (75.767%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.628    -0.565    vga/U12/CLK_OUT3
    SLICE_X48Y145        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.214    -0.259    vga/U12/PRow[6]
    SLICE_X48Y146        LUT6 (Prop_lut6_I2_O)        0.064    -0.195 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.358     0.163    vga/U12/G[3]_i_3_n_1
    SLICE_X39Y153        LUT6 (Prop_lut6_I4_O)        0.028     0.191 r  vga/U12/strdata[41]_i_1/O
                         net (fo=1, routed)           0.000     0.191    vga/U12_n_102
    SLICE_X39Y153        FDRE                                         r  vga/strdata_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.779    -0.679    vga/CLK_OUT1
    SLICE_X39Y153        FDRE                                         r  vga/strdata_reg[41]/C
                         clock pessimism              0.339    -0.341    
                         clock uncertainty            0.201    -0.139    
    SLICE_X39Y153        FDRE (Hold_fdre_C_D)         0.060    -0.079    vga/strdata_reg[41]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.128ns (16.214%)  route 0.661ns (83.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X44Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.368    -0.094    vga/U12/h_count_reg_n_1_[2]
    SLICE_X42Y147        LUT6 (Prop_lut6_I3_O)        0.028    -0.066 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.293     0.227    vga/ascii_code
    SLICE_X40Y147        FDRE                                         r  vga/ascii_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.852    -0.606    vga/CLK_OUT1
    SLICE_X40Y147        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.339    -0.268    
                         clock uncertainty            0.201    -0.066    
    SLICE_X40Y147        FDRE (Hold_fdre_C_CE)        0.010    -0.056    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.128ns (16.214%)  route 0.661ns (83.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X44Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.368    -0.094    vga/U12/h_count_reg_n_1_[2]
    SLICE_X42Y147        LUT6 (Prop_lut6_I3_O)        0.028    -0.066 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.293     0.227    vga/ascii_code
    SLICE_X41Y147        FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.852    -0.606    vga/CLK_OUT1
    SLICE_X41Y147        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.339    -0.268    
                         clock uncertainty            0.201    -0.066    
    SLICE_X41Y147        FDRE (Hold_fdre_C_CE)        0.010    -0.056    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.128ns (16.214%)  route 0.661ns (83.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.606ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X44Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.368    -0.094    vga/U12/h_count_reg_n_1_[2]
    SLICE_X42Y147        LUT6 (Prop_lut6_I3_O)        0.028    -0.066 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.293     0.227    vga/ascii_code
    SLICE_X41Y147        FDRE                                         r  vga/ascii_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.852    -0.606    vga/CLK_OUT1
    SLICE_X41Y147        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.339    -0.268    
                         clock uncertainty            0.201    -0.066    
    SLICE_X41Y147        FDRE (Hold_fdre_C_CE)        0.010    -0.056    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.128ns (16.170%)  route 0.664ns (83.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X44Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.368    -0.094    vga/U12/h_count_reg_n_1_[2]
    SLICE_X42Y147        LUT6 (Prop_lut6_I3_O)        0.028    -0.066 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.295     0.229    vga/ascii_code
    SLICE_X43Y147        FDRE                                         r  vga/ascii_code_reg[0]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.608    vga/CLK_OUT1
    SLICE_X43Y147        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.339    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X43Y147        FDRE (Hold_fdre_C_CE)        0.010    -0.058    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.128ns (16.170%)  route 0.664ns (83.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X44Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.368    -0.094    vga/U12/h_count_reg_n_1_[2]
    SLICE_X42Y147        LUT6 (Prop_lut6_I3_O)        0.028    -0.066 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.295     0.229    vga/ascii_code
    SLICE_X43Y147        FDRE                                         r  vga/ascii_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.608    vga/CLK_OUT1
    SLICE_X43Y147        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.339    -0.270    
                         clock uncertainty            0.201    -0.068    
    SLICE_X43Y147        FDRE (Hold_fdre_C_CE)        0.010    -0.058    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.182ns (21.824%)  route 0.652ns (78.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.628    -0.565    vga/U12/CLK_OUT3
    SLICE_X48Y145        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.214    -0.259    vga/U12/PRow[6]
    SLICE_X48Y146        LUT6 (Prop_lut6_I2_O)        0.064    -0.195 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.438     0.242    vga/U12/G[3]_i_3_n_1
    SLICE_X38Y152        LUT4 (Prop_lut4_I2_O)        0.027     0.269 r  vga/U12/strdata[33]_i_1/O
                         net (fo=1, routed)           0.000     0.269    vga/U12_n_106
    SLICE_X38Y152        FDRE                                         r  vga/strdata_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.780    -0.678    vga/CLK_OUT1
    SLICE_X38Y152        FDRE                                         r  vga/strdata_reg[33]/C
                         clock pessimism              0.339    -0.340    
                         clock uncertainty            0.201    -0.138    
    SLICE_X38Y152        FDRE (Hold_fdre_C_D)         0.096    -0.042    vga/strdata_reg[33]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.183ns (21.917%)  route 0.652ns (78.083%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.628    -0.565    vga/U12/CLK_OUT3
    SLICE_X48Y145        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.214    -0.259    vga/U12/PRow[6]
    SLICE_X48Y146        LUT6 (Prop_lut6_I2_O)        0.064    -0.195 f  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.438     0.242    vga/U12/G[3]_i_3_n_1
    SLICE_X38Y152        LUT3 (Prop_lut3_I0_O)        0.028     0.270 r  vga/U12/strdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.270    vga/U12_n_43
    SLICE_X38Y152        FDRE                                         r  vga/strdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.780    -0.678    vga/CLK_OUT1
    SLICE_X38Y152        FDRE                                         r  vga/strdata_reg[13]/C
                         clock pessimism              0.339    -0.340    
                         clock uncertainty            0.201    -0.138    
    SLICE_X38Y152        FDRE (Hold_fdre_C_D)         0.087    -0.051    vga/strdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.128ns (15.235%)  route 0.712ns (84.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X44Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.368    -0.094    vga/U12/h_count_reg_n_1_[2]
    SLICE_X42Y147        LUT6 (Prop_lut6_I3_O)        0.028    -0.066 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.344     0.278    vga/ascii_code
    SLICE_X40Y146        FDRE                                         r  vga/ascii_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.607    vga/CLK_OUT1
    SLICE_X40Y146        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X40Y146        FDRE (Hold_fdre_C_CE)        0.010    -0.057    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.128ns (15.235%)  route 0.712ns (84.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.630    -0.563    vga/U12/CLK_OUT3
    SLICE_X44Y144        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDRE (Prop_fdre_C_Q)         0.100    -0.463 r  vga/U12/h_count_reg[2]/Q
                         net (fo=25, routed)          0.368    -0.094    vga/U12/h_count_reg_n_1_[2]
    SLICE_X42Y147        LUT6 (Prop_lut6_I3_O)        0.028    -0.066 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.344     0.278    vga/ascii_code
    SLICE_X40Y146        FDRE                                         r  vga/ascii_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.607    vga/CLK_OUT1
    SLICE_X40Y146        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X40Y146        FDRE (Hold_fdre_C_CE)        0.010    -0.057    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           22  Failing Endpoints,  Worst Slack       -0.359ns,  Total Violation       -3.296ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 1.308ns (17.089%)  route 6.346ns (82.911%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 8.178 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.228    -0.298    core/reg_ID_EX/debug_clk
    SLICE_X82Y157        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y157        FDRE (Prop_fdre_C_Q)         0.259    -0.039 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.457     0.418    core/mux_B_EXE/ALUSrc_B_EXE
    SLICE_X82Y155        LUT3 (Prop_lut3_I2_O)        0.043     0.461 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.570     1.031    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X77Y157        LUT6 (Prop_lut6_I2_O)        0.043     1.074 r  core/reg_ID_EX/ALUO_MEM[24]_i_18/O
                         net (fo=1, routed)           0.416     1.490    core/reg_ID_EX/ALUO_MEM[24]_i_18_n_1
    SLICE_X83Y157        LUT6 (Prop_lut6_I3_O)        0.043     1.533 r  core/reg_ID_EX/ALUO_MEM[24]_i_11/O
                         net (fo=2, routed)           0.546     2.079    core/reg_ID_EX/ALUO_MEM[24]_i_11_n_1
    SLICE_X83Y161        LUT5 (Prop_lut5_I0_O)        0.043     2.122 r  core/reg_ID_EX/ALUO_MEM[24]_i_7/O
                         net (fo=2, routed)           0.328     2.450    core/reg_ID_EX/ALUO_MEM[24]_i_7_n_1
    SLICE_X84Y161        LUT6 (Prop_lut6_I4_O)        0.043     2.493 r  core/reg_ID_EX/ALUO_MEM[24]_i_4/O
                         net (fo=1, routed)           0.453     2.946    core/reg_ID_EX/ALUO_MEM[24]_i_4_n_1
    SLICE_X73Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.989 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.342     3.332    core/hazard_unit/D[24]
    SLICE_X68Y162        LUT4 (Prop_lut4_I2_O)        0.043     3.375 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.355     3.730    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X68Y162        LUT5 (Prop_lut5_I4_O)        0.043     3.773 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.368     4.140    core/hazard_unit/dout_reg[30][24]
    SLICE_X68Y160        LUT4 (Prop_lut4_I3_O)        0.043     4.183 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.183    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X68Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.442 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475     4.917    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043     4.960 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414     5.374    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043     5.417 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.407     5.824    core/U1_3/Branch_ctrl
    SLICE_X71Y163        LUT6 (Prop_lut6_I1_O)        0.043     5.867 r  core/U1_3/data_buf_reg_0_3_18_23_i_96/O
                         net (fo=1, routed)           0.000     5.867    core/U1_3/data_buf_reg_0_3_18_23_i_96_n_1
    SLICE_X71Y163        MUXF7 (Prop_muxf7_I0_O)      0.107     5.974 r  core/U1_3/data_buf_reg_0_3_18_23_i_39/O
                         net (fo=1, routed)           0.652     6.626    core/U1_3/data_buf_reg_0_3_18_23_i_39_n_1
    SLICE_X66Y163        LUT6 (Prop_lut6_I5_O)        0.124     6.750 r  core/U1_3/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.278     7.028    vga/U12/Test_signal[11]
    SLICE_X65Y164        LUT5 (Prop_lut5_I0_O)        0.043     7.071 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.285     7.356    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.084     8.178    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.832     7.347    
                         clock uncertainty           -0.215     7.132    
    SLICE_X66Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     6.997    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.358ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 1.301ns (16.947%)  route 6.376ns (83.053%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 8.178 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.228    -0.298    core/reg_ID_EX/debug_clk
    SLICE_X82Y157        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y157        FDRE (Prop_fdre_C_Q)         0.259    -0.039 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.457     0.418    core/mux_B_EXE/ALUSrc_B_EXE
    SLICE_X82Y155        LUT3 (Prop_lut3_I2_O)        0.043     0.461 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.570     1.031    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X77Y157        LUT6 (Prop_lut6_I2_O)        0.043     1.074 r  core/reg_ID_EX/ALUO_MEM[24]_i_18/O
                         net (fo=1, routed)           0.416     1.490    core/reg_ID_EX/ALUO_MEM[24]_i_18_n_1
    SLICE_X83Y157        LUT6 (Prop_lut6_I3_O)        0.043     1.533 r  core/reg_ID_EX/ALUO_MEM[24]_i_11/O
                         net (fo=2, routed)           0.546     2.079    core/reg_ID_EX/ALUO_MEM[24]_i_11_n_1
    SLICE_X83Y161        LUT5 (Prop_lut5_I0_O)        0.043     2.122 r  core/reg_ID_EX/ALUO_MEM[24]_i_7/O
                         net (fo=2, routed)           0.328     2.450    core/reg_ID_EX/ALUO_MEM[24]_i_7_n_1
    SLICE_X84Y161        LUT6 (Prop_lut6_I4_O)        0.043     2.493 r  core/reg_ID_EX/ALUO_MEM[24]_i_4/O
                         net (fo=1, routed)           0.453     2.946    core/reg_ID_EX/ALUO_MEM[24]_i_4_n_1
    SLICE_X73Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.989 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.342     3.332    core/hazard_unit/D[24]
    SLICE_X68Y162        LUT4 (Prop_lut4_I2_O)        0.043     3.375 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.355     3.730    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X68Y162        LUT5 (Prop_lut5_I4_O)        0.043     3.773 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.368     4.140    core/hazard_unit/dout_reg[30][24]
    SLICE_X68Y160        LUT4 (Prop_lut4_I3_O)        0.043     4.183 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.183    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X68Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.442 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475     4.917    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043     4.960 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414     5.374    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043     5.417 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.468     5.885    core/U1_3/Branch_ctrl
    SLICE_X70Y164        LUT6 (Prop_lut6_I1_O)        0.043     5.928 r  core/U1_3/data_buf_reg_0_3_18_23_i_110/O
                         net (fo=1, routed)           0.000     5.928    core/U1_3/data_buf_reg_0_3_18_23_i_110_n_1
    SLICE_X70Y164        MUXF7 (Prop_muxf7_I0_O)      0.101     6.029 r  core/U1_3/data_buf_reg_0_3_18_23_i_47/O
                         net (fo=1, routed)           0.540     6.569    core/U1_3/data_buf_reg_0_3_18_23_i_47_n_1
    SLICE_X69Y164        LUT6 (Prop_lut6_I5_O)        0.123     6.692 r  core/U1_3/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=1, routed)           0.295     6.987    vga/U12/Test_signal[10]
    SLICE_X68Y164        LUT5 (Prop_lut5_I0_O)        0.043     7.030 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.349     7.379    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.084     8.178    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.832     7.347    
                         clock uncertainty           -0.215     7.132    
    SLICE_X66Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.021    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          7.021    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 -0.358    

Slack (VIOLATED) :        -0.281ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 1.308ns (17.291%)  route 6.257ns (82.709%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 8.178 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.228    -0.298    core/reg_ID_EX/debug_clk
    SLICE_X82Y157        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y157        FDRE (Prop_fdre_C_Q)         0.259    -0.039 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.457     0.418    core/mux_B_EXE/ALUSrc_B_EXE
    SLICE_X82Y155        LUT3 (Prop_lut3_I2_O)        0.043     0.461 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.570     1.031    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X77Y157        LUT6 (Prop_lut6_I2_O)        0.043     1.074 r  core/reg_ID_EX/ALUO_MEM[24]_i_18/O
                         net (fo=1, routed)           0.416     1.490    core/reg_ID_EX/ALUO_MEM[24]_i_18_n_1
    SLICE_X83Y157        LUT6 (Prop_lut6_I3_O)        0.043     1.533 r  core/reg_ID_EX/ALUO_MEM[24]_i_11/O
                         net (fo=2, routed)           0.546     2.079    core/reg_ID_EX/ALUO_MEM[24]_i_11_n_1
    SLICE_X83Y161        LUT5 (Prop_lut5_I0_O)        0.043     2.122 r  core/reg_ID_EX/ALUO_MEM[24]_i_7/O
                         net (fo=2, routed)           0.328     2.450    core/reg_ID_EX/ALUO_MEM[24]_i_7_n_1
    SLICE_X84Y161        LUT6 (Prop_lut6_I4_O)        0.043     2.493 r  core/reg_ID_EX/ALUO_MEM[24]_i_4/O
                         net (fo=1, routed)           0.453     2.946    core/reg_ID_EX/ALUO_MEM[24]_i_4_n_1
    SLICE_X73Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.989 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.342     3.332    core/hazard_unit/D[24]
    SLICE_X68Y162        LUT4 (Prop_lut4_I2_O)        0.043     3.375 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.355     3.730    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X68Y162        LUT5 (Prop_lut5_I4_O)        0.043     3.773 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.368     4.140    core/hazard_unit/dout_reg[30][24]
    SLICE_X68Y160        LUT4 (Prop_lut4_I3_O)        0.043     4.183 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.183    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X68Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.442 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475     4.917    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043     4.960 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414     5.374    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043     5.417 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.536     5.953    core/U1_3/Branch_ctrl
    SLICE_X72Y165        LUT6 (Prop_lut6_I1_O)        0.043     5.996 r  core/U1_3/data_buf_reg_0_3_18_23_i_124/O
                         net (fo=1, routed)           0.000     5.996    core/U1_3/data_buf_reg_0_3_18_23_i_124_n_1
    SLICE_X72Y165        MUXF7 (Prop_muxf7_I0_O)      0.107     6.103 r  core/U1_3/data_buf_reg_0_3_18_23_i_55/O
                         net (fo=1, routed)           0.409     6.512    core/U1_3/data_buf_reg_0_3_18_23_i_55_n_1
    SLICE_X71Y165        LUT6 (Prop_lut6_I5_O)        0.124     6.636 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.194     6.829    vga/U12/Test_signal[13]
    SLICE_X68Y165        LUT5 (Prop_lut5_I0_O)        0.043     6.872 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.394     7.267    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.084     8.178    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.832     7.347    
                         clock uncertainty           -0.215     7.132    
    SLICE_X66Y164        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     6.985    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          6.985    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                 -0.281    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 1.308ns (17.292%)  route 6.256ns (82.708%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 8.177 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.228    -0.298    core/reg_ID_EX/debug_clk
    SLICE_X82Y157        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y157        FDRE (Prop_fdre_C_Q)         0.259    -0.039 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.457     0.418    core/mux_B_EXE/ALUSrc_B_EXE
    SLICE_X82Y155        LUT3 (Prop_lut3_I2_O)        0.043     0.461 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.570     1.031    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X77Y157        LUT6 (Prop_lut6_I2_O)        0.043     1.074 r  core/reg_ID_EX/ALUO_MEM[24]_i_18/O
                         net (fo=1, routed)           0.416     1.490    core/reg_ID_EX/ALUO_MEM[24]_i_18_n_1
    SLICE_X83Y157        LUT6 (Prop_lut6_I3_O)        0.043     1.533 r  core/reg_ID_EX/ALUO_MEM[24]_i_11/O
                         net (fo=2, routed)           0.546     2.079    core/reg_ID_EX/ALUO_MEM[24]_i_11_n_1
    SLICE_X83Y161        LUT5 (Prop_lut5_I0_O)        0.043     2.122 r  core/reg_ID_EX/ALUO_MEM[24]_i_7/O
                         net (fo=2, routed)           0.328     2.450    core/reg_ID_EX/ALUO_MEM[24]_i_7_n_1
    SLICE_X84Y161        LUT6 (Prop_lut6_I4_O)        0.043     2.493 r  core/reg_ID_EX/ALUO_MEM[24]_i_4/O
                         net (fo=1, routed)           0.453     2.946    core/reg_ID_EX/ALUO_MEM[24]_i_4_n_1
    SLICE_X73Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.989 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.342     3.332    core/hazard_unit/D[24]
    SLICE_X68Y162        LUT4 (Prop_lut4_I2_O)        0.043     3.375 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.355     3.730    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X68Y162        LUT5 (Prop_lut5_I4_O)        0.043     3.773 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.368     4.140    core/hazard_unit/dout_reg[30][24]
    SLICE_X68Y160        LUT4 (Prop_lut4_I3_O)        0.043     4.183 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.183    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X68Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.442 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475     4.917    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043     4.960 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414     5.374    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043     5.417 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.526     5.943    core/U1_3/Branch_ctrl
    SLICE_X73Y165        LUT6 (Prop_lut6_I1_O)        0.043     5.986 r  core/U1_3/data_buf_reg_0_3_24_29_i_77/O
                         net (fo=1, routed)           0.000     5.986    core/U1_3/data_buf_reg_0_3_24_29_i_77_n_1
    SLICE_X73Y165        MUXF7 (Prop_muxf7_I0_O)      0.107     6.093 r  core/U1_3/data_buf_reg_0_3_24_29_i_28/O
                         net (fo=1, routed)           0.441     6.534    core/U1_3/data_buf_reg_0_3_24_29_i_28_n_1
    SLICE_X73Y166        LUT6 (Prop_lut6_I5_O)        0.124     6.658 r  core/U1_3/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.292     6.950    vga/U12/Test_signal[15]
    SLICE_X71Y166        LUT5 (Prop_lut5_I0_O)        0.043     6.993 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.274     7.266    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.083     8.177    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.832     7.346    
                         clock uncertainty           -0.215     7.131    
    SLICE_X70Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     6.991    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 1.308ns (17.295%)  route 6.255ns (82.705%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 8.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.228    -0.298    core/reg_ID_EX/debug_clk
    SLICE_X82Y157        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y157        FDRE (Prop_fdre_C_Q)         0.259    -0.039 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.457     0.418    core/mux_B_EXE/ALUSrc_B_EXE
    SLICE_X82Y155        LUT3 (Prop_lut3_I2_O)        0.043     0.461 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.570     1.031    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X77Y157        LUT6 (Prop_lut6_I2_O)        0.043     1.074 r  core/reg_ID_EX/ALUO_MEM[24]_i_18/O
                         net (fo=1, routed)           0.416     1.490    core/reg_ID_EX/ALUO_MEM[24]_i_18_n_1
    SLICE_X83Y157        LUT6 (Prop_lut6_I3_O)        0.043     1.533 r  core/reg_ID_EX/ALUO_MEM[24]_i_11/O
                         net (fo=2, routed)           0.546     2.079    core/reg_ID_EX/ALUO_MEM[24]_i_11_n_1
    SLICE_X83Y161        LUT5 (Prop_lut5_I0_O)        0.043     2.122 r  core/reg_ID_EX/ALUO_MEM[24]_i_7/O
                         net (fo=2, routed)           0.328     2.450    core/reg_ID_EX/ALUO_MEM[24]_i_7_n_1
    SLICE_X84Y161        LUT6 (Prop_lut6_I4_O)        0.043     2.493 r  core/reg_ID_EX/ALUO_MEM[24]_i_4/O
                         net (fo=1, routed)           0.453     2.946    core/reg_ID_EX/ALUO_MEM[24]_i_4_n_1
    SLICE_X73Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.989 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.342     3.332    core/hazard_unit/D[24]
    SLICE_X68Y162        LUT4 (Prop_lut4_I2_O)        0.043     3.375 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.355     3.730    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X68Y162        LUT5 (Prop_lut5_I4_O)        0.043     3.773 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.368     4.140    core/hazard_unit/dout_reg[30][24]
    SLICE_X68Y160        LUT4 (Prop_lut4_I3_O)        0.043     4.183 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.183    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X68Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.442 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475     4.917    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043     4.960 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414     5.374    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043     5.417 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.563     5.980    core/U1_3/Branch_ctrl
    SLICE_X69Y162        LUT6 (Prop_lut6_I1_O)        0.043     6.023 r  core/U1_3/data_buf_reg_0_3_12_17_i_95/O
                         net (fo=1, routed)           0.000     6.023    core/U1_3/data_buf_reg_0_3_12_17_i_95_n_1
    SLICE_X69Y162        MUXF7 (Prop_muxf7_I0_O)      0.107     6.130 r  core/U1_3/data_buf_reg_0_3_12_17_i_42/O
                         net (fo=1, routed)           0.540     6.670    core/U1_3/data_buf_reg_0_3_12_17_i_42_n_1
    SLICE_X61Y162        LUT6 (Prop_lut6_I5_O)        0.124     6.794 r  core/U1_3/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=1, routed)           0.232     7.026    vga/U12/Test_signal[8]
    SLICE_X61Y162        LUT5 (Prop_lut5_I0_O)        0.043     7.069 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.196     7.265    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X62Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.086     8.180    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X62Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.832     7.349    
                         clock uncertainty           -0.215     7.134    
    SLICE_X62Y162        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     6.999    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 1.308ns (17.264%)  route 6.269ns (82.736%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 8.177 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.228    -0.298    core/reg_ID_EX/debug_clk
    SLICE_X82Y157        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y157        FDRE (Prop_fdre_C_Q)         0.259    -0.039 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.457     0.418    core/mux_B_EXE/ALUSrc_B_EXE
    SLICE_X82Y155        LUT3 (Prop_lut3_I2_O)        0.043     0.461 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.570     1.031    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X77Y157        LUT6 (Prop_lut6_I2_O)        0.043     1.074 r  core/reg_ID_EX/ALUO_MEM[24]_i_18/O
                         net (fo=1, routed)           0.416     1.490    core/reg_ID_EX/ALUO_MEM[24]_i_18_n_1
    SLICE_X83Y157        LUT6 (Prop_lut6_I3_O)        0.043     1.533 r  core/reg_ID_EX/ALUO_MEM[24]_i_11/O
                         net (fo=2, routed)           0.546     2.079    core/reg_ID_EX/ALUO_MEM[24]_i_11_n_1
    SLICE_X83Y161        LUT5 (Prop_lut5_I0_O)        0.043     2.122 r  core/reg_ID_EX/ALUO_MEM[24]_i_7/O
                         net (fo=2, routed)           0.328     2.450    core/reg_ID_EX/ALUO_MEM[24]_i_7_n_1
    SLICE_X84Y161        LUT6 (Prop_lut6_I4_O)        0.043     2.493 r  core/reg_ID_EX/ALUO_MEM[24]_i_4/O
                         net (fo=1, routed)           0.453     2.946    core/reg_ID_EX/ALUO_MEM[24]_i_4_n_1
    SLICE_X73Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.989 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.342     3.332    core/hazard_unit/D[24]
    SLICE_X68Y162        LUT4 (Prop_lut4_I2_O)        0.043     3.375 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.355     3.730    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X68Y162        LUT5 (Prop_lut5_I4_O)        0.043     3.773 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.368     4.140    core/hazard_unit/dout_reg[30][24]
    SLICE_X68Y160        LUT4 (Prop_lut4_I3_O)        0.043     4.183 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.183    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X68Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.442 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475     4.917    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043     4.960 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414     5.374    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043     5.417 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.575     5.992    core/U1_3/Branch_ctrl
    SLICE_X68Y166        LUT6 (Prop_lut6_I1_O)        0.043     6.035 r  core/U1_3/data_buf_reg_0_3_24_29_i_119/O
                         net (fo=1, routed)           0.000     6.035    core/U1_3/data_buf_reg_0_3_24_29_i_119_n_1
    SLICE_X68Y166        MUXF7 (Prop_muxf7_I0_O)      0.107     6.142 r  core/U1_3/data_buf_reg_0_3_24_29_i_52/O
                         net (fo=1, routed)           0.441     6.583    core/U1_3/data_buf_reg_0_3_24_29_i_52_n_1
    SLICE_X69Y167        LUT6 (Prop_lut6_I5_O)        0.124     6.707 r  core/U1_3/data_buf_reg_0_3_24_29_i_16/O
                         net (fo=1, routed)           0.150     6.857    vga/U12/Test_signal[16]
    SLICE_X69Y167        LUT5 (Prop_lut5_I0_O)        0.043     6.900 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.379     7.279    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.083     8.177    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.832     7.346    
                         clock uncertainty           -0.215     7.131    
    SLICE_X70Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.020    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 1.308ns (17.449%)  route 6.188ns (82.551%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 8.177 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.228    -0.298    core/reg_ID_EX/debug_clk
    SLICE_X82Y157        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y157        FDRE (Prop_fdre_C_Q)         0.259    -0.039 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.457     0.418    core/mux_B_EXE/ALUSrc_B_EXE
    SLICE_X82Y155        LUT3 (Prop_lut3_I2_O)        0.043     0.461 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.570     1.031    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X77Y157        LUT6 (Prop_lut6_I2_O)        0.043     1.074 r  core/reg_ID_EX/ALUO_MEM[24]_i_18/O
                         net (fo=1, routed)           0.416     1.490    core/reg_ID_EX/ALUO_MEM[24]_i_18_n_1
    SLICE_X83Y157        LUT6 (Prop_lut6_I3_O)        0.043     1.533 r  core/reg_ID_EX/ALUO_MEM[24]_i_11/O
                         net (fo=2, routed)           0.546     2.079    core/reg_ID_EX/ALUO_MEM[24]_i_11_n_1
    SLICE_X83Y161        LUT5 (Prop_lut5_I0_O)        0.043     2.122 r  core/reg_ID_EX/ALUO_MEM[24]_i_7/O
                         net (fo=2, routed)           0.328     2.450    core/reg_ID_EX/ALUO_MEM[24]_i_7_n_1
    SLICE_X84Y161        LUT6 (Prop_lut6_I4_O)        0.043     2.493 r  core/reg_ID_EX/ALUO_MEM[24]_i_4/O
                         net (fo=1, routed)           0.453     2.946    core/reg_ID_EX/ALUO_MEM[24]_i_4_n_1
    SLICE_X73Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.989 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.342     3.332    core/hazard_unit/D[24]
    SLICE_X68Y162        LUT4 (Prop_lut4_I2_O)        0.043     3.375 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.355     3.730    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X68Y162        LUT5 (Prop_lut5_I4_O)        0.043     3.773 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.368     4.140    core/hazard_unit/dout_reg[30][24]
    SLICE_X68Y160        LUT4 (Prop_lut4_I3_O)        0.043     4.183 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.183    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X68Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.442 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475     4.917    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043     4.960 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414     5.374    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043     5.417 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.461     5.878    core/U1_3/Branch_ctrl
    SLICE_X68Y165        LUT6 (Prop_lut6_I1_O)        0.043     5.921 r  core/U1_3/data_buf_reg_0_3_24_29_i_133/O
                         net (fo=1, routed)           0.000     5.921    core/U1_3/data_buf_reg_0_3_24_29_i_133_n_1
    SLICE_X68Y165        MUXF7 (Prop_muxf7_I0_O)      0.107     6.028 r  core/U1_3/data_buf_reg_0_3_24_29_i_60/O
                         net (fo=1, routed)           0.433     6.461    core/U1_3/data_buf_reg_0_3_24_29_i_60_n_1
    SLICE_X69Y166        LUT6 (Prop_lut6_I5_O)        0.124     6.585 r  core/U1_3/data_buf_reg_0_3_24_29_i_19/O
                         net (fo=1, routed)           0.200     6.785    vga/U12/Test_signal[19]
    SLICE_X68Y168        LUT5 (Prop_lut5_I0_O)        0.043     6.828 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.370     7.198    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.083     8.177    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.832     7.346    
                         clock uncertainty           -0.215     7.131    
    SLICE_X70Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     6.984    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 1.308ns (17.411%)  route 6.204ns (82.589%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 8.183 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.228    -0.298    core/reg_ID_EX/debug_clk
    SLICE_X82Y157        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y157        FDRE (Prop_fdre_C_Q)         0.259    -0.039 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.457     0.418    core/mux_B_EXE/ALUSrc_B_EXE
    SLICE_X82Y155        LUT3 (Prop_lut3_I2_O)        0.043     0.461 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.570     1.031    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X77Y157        LUT6 (Prop_lut6_I2_O)        0.043     1.074 r  core/reg_ID_EX/ALUO_MEM[24]_i_18/O
                         net (fo=1, routed)           0.416     1.490    core/reg_ID_EX/ALUO_MEM[24]_i_18_n_1
    SLICE_X83Y157        LUT6 (Prop_lut6_I3_O)        0.043     1.533 r  core/reg_ID_EX/ALUO_MEM[24]_i_11/O
                         net (fo=2, routed)           0.546     2.079    core/reg_ID_EX/ALUO_MEM[24]_i_11_n_1
    SLICE_X83Y161        LUT5 (Prop_lut5_I0_O)        0.043     2.122 r  core/reg_ID_EX/ALUO_MEM[24]_i_7/O
                         net (fo=2, routed)           0.328     2.450    core/reg_ID_EX/ALUO_MEM[24]_i_7_n_1
    SLICE_X84Y161        LUT6 (Prop_lut6_I4_O)        0.043     2.493 r  core/reg_ID_EX/ALUO_MEM[24]_i_4/O
                         net (fo=1, routed)           0.453     2.946    core/reg_ID_EX/ALUO_MEM[24]_i_4_n_1
    SLICE_X73Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.989 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.342     3.332    core/hazard_unit/D[24]
    SLICE_X68Y162        LUT4 (Prop_lut4_I2_O)        0.043     3.375 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.355     3.730    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X68Y162        LUT5 (Prop_lut5_I4_O)        0.043     3.773 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.368     4.140    core/hazard_unit/dout_reg[30][24]
    SLICE_X68Y160        LUT4 (Prop_lut4_I3_O)        0.043     4.183 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.183    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X68Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.442 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475     4.917    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043     4.960 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414     5.374    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043     5.417 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.387     5.803    core/U1_3/Branch_ctrl
    SLICE_X63Y159        LUT6 (Prop_lut6_I1_O)        0.043     5.846 r  core/U1_3/data_buf_reg_0_3_6_11_i_94/O
                         net (fo=1, routed)           0.000     5.846    core/U1_3/data_buf_reg_0_3_6_11_i_94_n_1
    SLICE_X63Y159        MUXF7 (Prop_muxf7_I0_O)      0.107     5.953 r  core/U1_3/data_buf_reg_0_3_6_11_i_42/O
                         net (fo=1, routed)           0.634     6.588    core/U1_3/data_buf_reg_0_3_6_11_i_42_n_1
    SLICE_X57Y159        LUT6 (Prop_lut6_I5_O)        0.124     6.712 r  core/U1_3/data_buf_reg_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.181     6.893    vga/U12/Test_signal[3]
    SLICE_X57Y160        LUT5 (Prop_lut5_I0_O)        0.043     6.936 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.278     7.214    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.089     8.183    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.832     7.352    
                         clock uncertainty           -0.215     7.137    
    SLICE_X58Y159        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.002    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 1.308ns (17.381%)  route 6.217ns (82.619%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 8.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.228    -0.298    core/reg_ID_EX/debug_clk
    SLICE_X82Y157        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y157        FDRE (Prop_fdre_C_Q)         0.259    -0.039 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.457     0.418    core/mux_B_EXE/ALUSrc_B_EXE
    SLICE_X82Y155        LUT3 (Prop_lut3_I2_O)        0.043     0.461 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.570     1.031    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X77Y157        LUT6 (Prop_lut6_I2_O)        0.043     1.074 r  core/reg_ID_EX/ALUO_MEM[24]_i_18/O
                         net (fo=1, routed)           0.416     1.490    core/reg_ID_EX/ALUO_MEM[24]_i_18_n_1
    SLICE_X83Y157        LUT6 (Prop_lut6_I3_O)        0.043     1.533 r  core/reg_ID_EX/ALUO_MEM[24]_i_11/O
                         net (fo=2, routed)           0.546     2.079    core/reg_ID_EX/ALUO_MEM[24]_i_11_n_1
    SLICE_X83Y161        LUT5 (Prop_lut5_I0_O)        0.043     2.122 r  core/reg_ID_EX/ALUO_MEM[24]_i_7/O
                         net (fo=2, routed)           0.328     2.450    core/reg_ID_EX/ALUO_MEM[24]_i_7_n_1
    SLICE_X84Y161        LUT6 (Prop_lut6_I4_O)        0.043     2.493 r  core/reg_ID_EX/ALUO_MEM[24]_i_4/O
                         net (fo=1, routed)           0.453     2.946    core/reg_ID_EX/ALUO_MEM[24]_i_4_n_1
    SLICE_X73Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.989 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.342     3.332    core/hazard_unit/D[24]
    SLICE_X68Y162        LUT4 (Prop_lut4_I2_O)        0.043     3.375 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.355     3.730    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X68Y162        LUT5 (Prop_lut5_I4_O)        0.043     3.773 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.368     4.140    core/hazard_unit/dout_reg[30][24]
    SLICE_X68Y160        LUT4 (Prop_lut4_I3_O)        0.043     4.183 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.183    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X68Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.442 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475     4.917    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043     4.960 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414     5.374    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043     5.417 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.419     5.835    core/U1_3/Branch_ctrl
    SLICE_X65Y159        LUT6 (Prop_lut6_I1_O)        0.043     5.878 r  core/U1_3/data_buf_reg_0_3_12_17_i_81/O
                         net (fo=1, routed)           0.000     5.878    core/U1_3/data_buf_reg_0_3_12_17_i_81_n_1
    SLICE_X65Y159        MUXF7 (Prop_muxf7_I0_O)      0.107     5.985 r  core/U1_3/data_buf_reg_0_3_12_17_i_34/O
                         net (fo=1, routed)           0.521     6.506    core/U1_3/data_buf_reg_0_3_12_17_i_34_n_1
    SLICE_X59Y159        LUT6 (Prop_lut6_I5_O)        0.124     6.630 r  core/U1_3/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=1, routed)           0.193     6.823    vga/U12/Test_signal[5]
    SLICE_X59Y161        LUT5 (Prop_lut5_I0_O)        0.043     6.866 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.361     7.227    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X62Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.086     8.180    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X62Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.832     7.349    
                         clock uncertainty           -0.215     7.134    
    SLICE_X62Y162        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.038    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 1.308ns (17.473%)  route 6.178ns (82.527%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 8.177 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.503    -2.091    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.048 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.429    -1.619    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.526 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.228    -0.298    core/reg_ID_EX/debug_clk
    SLICE_X82Y157        FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y157        FDRE (Prop_fdre_C_Q)         0.259    -0.039 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.457     0.418    core/mux_B_EXE/ALUSrc_B_EXE
    SLICE_X82Y155        LUT3 (Prop_lut3_I2_O)        0.043     0.461 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.570     1.031    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X77Y157        LUT6 (Prop_lut6_I2_O)        0.043     1.074 r  core/reg_ID_EX/ALUO_MEM[24]_i_18/O
                         net (fo=1, routed)           0.416     1.490    core/reg_ID_EX/ALUO_MEM[24]_i_18_n_1
    SLICE_X83Y157        LUT6 (Prop_lut6_I3_O)        0.043     1.533 r  core/reg_ID_EX/ALUO_MEM[24]_i_11/O
                         net (fo=2, routed)           0.546     2.079    core/reg_ID_EX/ALUO_MEM[24]_i_11_n_1
    SLICE_X83Y161        LUT5 (Prop_lut5_I0_O)        0.043     2.122 r  core/reg_ID_EX/ALUO_MEM[24]_i_7/O
                         net (fo=2, routed)           0.328     2.450    core/reg_ID_EX/ALUO_MEM[24]_i_7_n_1
    SLICE_X84Y161        LUT6 (Prop_lut6_I4_O)        0.043     2.493 r  core/reg_ID_EX/ALUO_MEM[24]_i_4/O
                         net (fo=1, routed)           0.453     2.946    core/reg_ID_EX/ALUO_MEM[24]_i_4_n_1
    SLICE_X73Y162        LUT6 (Prop_lut6_I5_O)        0.043     2.989 r  core/reg_ID_EX/ALUO_MEM[24]_i_1/O
                         net (fo=3, routed)           0.342     3.332    core/hazard_unit/D[24]
    SLICE_X68Y162        LUT4 (Prop_lut4_I2_O)        0.043     3.375 r  core/hazard_unit/A_EX[24]_i_3/O
                         net (fo=1, routed)           0.355     3.730    core/hazard_unit/A_EX[24]_i_3_n_1
    SLICE_X68Y162        LUT5 (Prop_lut5_I4_O)        0.043     3.773 r  core/hazard_unit/A_EX[24]_i_1/O
                         net (fo=5, routed)           0.368     4.140    core/hazard_unit/dout_reg[30][24]
    SLICE_X68Y160        LUT4 (Prop_lut4_I3_O)        0.043     4.183 r  core/hazard_unit/IR_ID[31]_i_28/O
                         net (fo=1, routed)           0.000     4.183    core/cmp_ID/IR_ID[31]_i_6_1[0]
    SLICE_X68Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.442 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.475     4.917    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X66Y160        LUT6 (Prop_lut6_I2_O)        0.043     4.960 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.414     5.374    core/ctrl/IR_ID_reg[0]_0
    SLICE_X67Y158        LUT5 (Prop_lut5_I1_O)        0.043     5.417 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.538     5.955    core/U1_3/Branch_ctrl
    SLICE_X68Y167        LUT6 (Prop_lut6_I1_O)        0.043     5.998 r  core/U1_3/data_buf_reg_0_3_24_29_i_147/O
                         net (fo=1, routed)           0.000     5.998    core/U1_3/data_buf_reg_0_3_24_29_i_147_n_1
    SLICE_X68Y167        MUXF7 (Prop_muxf7_I0_O)      0.107     6.105 r  core/U1_3/data_buf_reg_0_3_24_29_i_68/O
                         net (fo=1, routed)           0.348     6.453    core/U1_3/data_buf_reg_0_3_24_29_i_68_n_1
    SLICE_X67Y167        LUT6 (Prop_lut6_I5_O)        0.124     6.577 r  core/U1_3/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=1, routed)           0.194     6.771    vga/U12/Test_signal[18]
    SLICE_X68Y168        LUT5 (Prop_lut5_I0_O)        0.043     6.814 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.374     7.188    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.083     8.177    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.832     7.346    
                         clock uncertainty           -0.215     7.131    
    SLICE_X70Y165        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.019    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                 -0.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.213ns (34.552%)  route 0.403ns (65.448%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    0.276ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.542     0.276    core/reg_IF_ID/debug_clk
    SLICE_X57Y159        FDRE                                         r  core/reg_IF_ID/IR_ID_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDRE (Prop_fdre_C_Q)         0.091     0.367 r  core/reg_IF_ID/IR_ID_reg[9]/Q
                         net (fo=3, routed)           0.122     0.489    core/U1_3/inst_ID[8]
    SLICE_X57Y159        LUT6 (Prop_lut6_I2_O)        0.066     0.555 r  core/U1_3/data_buf_reg_0_3_6_11_i_40/O
                         net (fo=1, routed)           0.050     0.605    core/U1_3/data_buf_reg_0_3_6_11_i_40_n_1
    SLICE_X57Y159        LUT6 (Prop_lut6_I1_O)        0.028     0.633 r  core/U1_3/data_buf_reg_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.090     0.723    vga/U12/Test_signal[3]
    SLICE_X57Y160        LUT5 (Prop_lut5_I0_O)        0.028     0.751 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.141     0.892    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.741    -0.717    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    -0.379    
                         clock uncertainty            0.215    -0.164    
    SLICE_X58Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.049    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.184ns (28.860%)  route 0.454ns (71.140%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.269ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.535     0.269    core/reg_EXE_MEM/debug_clk
    SLICE_X75Y164        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y164        FDRE (Prop_fdre_C_Q)         0.100     0.369 r  core/reg_EXE_MEM/IR_MEM_reg[22]/Q
                         net (fo=2, routed)           0.098     0.467    core/U1_3/inst_MEM[18]
    SLICE_X75Y164        LUT6 (Prop_lut6_I2_O)        0.028     0.495 r  core/U1_3/data_buf_reg_0_3_18_23_i_60/O
                         net (fo=1, routed)           0.140     0.635    core/U1_3/data_buf_reg_0_3_18_23_i_60_n_1
    SLICE_X73Y164        LUT6 (Prop_lut6_I0_O)        0.028     0.663 r  core/U1_3/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           0.124     0.787    vga/U12/Test_signal[12]
    SLICE_X69Y164        LUT5 (Prop_lut5_I0_O)        0.028     0.815 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.092     0.906    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.736    -0.722    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X66Y164        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    -0.384    
                         clock uncertainty            0.215    -0.169    
    SLICE_X66Y164        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.040    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.184ns (27.732%)  route 0.479ns (72.268%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.534     0.268    core/reg_EXE_MEM/debug_clk
    SLICE_X73Y167        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y167        FDRE (Prop_fdre_C_Q)         0.100     0.368 r  core/reg_EXE_MEM/IR_MEM_reg[24]/Q
                         net (fo=2, routed)           0.175     0.543    core/U1_3/inst_MEM[20]
    SLICE_X73Y167        LUT6 (Prop_lut6_I2_O)        0.028     0.571 r  core/U1_3/data_buf_reg_0_3_24_29_i_33/O
                         net (fo=1, routed)           0.075     0.645    core/U1_3/data_buf_reg_0_3_24_29_i_33_n_1
    SLICE_X73Y167        LUT6 (Prop_lut6_I0_O)        0.028     0.673 r  core/U1_3/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.088     0.762    vga/U12/Test_signal[14]
    SLICE_X71Y167        LUT5 (Prop_lut5_I0_O)        0.028     0.790 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.141     0.931    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.734    -0.724    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.339    -0.386    
                         clock uncertainty            0.215    -0.171    
    SLICE_X70Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.040    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.213ns (32.991%)  route 0.433ns (67.009%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.267ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.533     0.267    core/reg_EXE_MEM/debug_clk
    SLICE_X73Y168        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_fdre_C_Q)         0.091     0.358 r  core/reg_EXE_MEM/Datao_MEM_reg[25]/Q
                         net (fo=2, routed)           0.057     0.415    core/U1_3/data_buf_reg_0_3_30_31__0_i_5_1[25]
    SLICE_X73Y168        LUT6 (Prop_lut6_I0_O)        0.066     0.481 r  core/U1_3/data_buf_reg_0_3_24_29_i_27/O
                         net (fo=1, routed)           0.098     0.579    core/U1_3/data_buf_reg_0_3_24_29_i_27_n_1
    SLICE_X73Y166        LUT6 (Prop_lut6_I3_O)        0.028     0.607 r  core/U1_3/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.142     0.749    vga/U12/Test_signal[15]
    SLICE_X71Y166        LUT5 (Prop_lut5_I0_O)        0.028     0.777 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.136     0.912    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.734    -0.724    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.339    -0.386    
                         clock uncertainty            0.215    -0.171    
    SLICE_X70Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.063    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.184ns (27.239%)  route 0.492ns (72.761%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.269ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.535     0.269    core/reg_EXE_MEM/debug_clk
    SLICE_X73Y166        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y166        FDRE (Prop_fdre_C_Q)         0.100     0.369 r  core/reg_EXE_MEM/IR_MEM_reg[26]/Q
                         net (fo=2, routed)           0.101     0.469    core/U1_3/inst_MEM[22]
    SLICE_X72Y167        LUT6 (Prop_lut6_I2_O)        0.028     0.497 r  core/U1_3/data_buf_reg_0_3_24_29_i_49/O
                         net (fo=1, routed)           0.124     0.621    core/U1_3/data_buf_reg_0_3_24_29_i_49_n_1
    SLICE_X69Y167        LUT6 (Prop_lut6_I0_O)        0.028     0.649 r  core/U1_3/data_buf_reg_0_3_24_29_i_16/O
                         net (fo=1, routed)           0.075     0.724    vga/U12/Test_signal[16]
    SLICE_X69Y167        LUT5 (Prop_lut5_I0_O)        0.028     0.752 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.192     0.944    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.734    -0.724    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    -0.386    
                         clock uncertainty            0.215    -0.171    
    SLICE_X70Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.039    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.213ns (32.474%)  route 0.443ns (67.526%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    0.275ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.541     0.275    core/reg_EXE_MEM/debug_clk
    SLICE_X61Y160        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_fdre_C_Q)         0.091     0.366 r  core/reg_EXE_MEM/Datao_MEM_reg[11]/Q
                         net (fo=3, routed)           0.224     0.590    core/U1_3/data_buf_reg_0_3_30_31__0_i_5_1[11]
    SLICE_X59Y160        LUT6 (Prop_lut6_I0_O)        0.066     0.656 r  core/U1_3/data_buf_reg_0_3_6_11_i_52/O
                         net (fo=1, routed)           0.076     0.732    vga/U12/data_buf_reg_0_3_6_11_i_5_1
    SLICE_X59Y160        LUT6 (Prop_lut6_I3_O)        0.028     0.760 f  vga/U12/data_buf_reg_0_3_6_11_i_18/O
                         net (fo=1, routed)           0.049     0.809    vga/U12/data_buf_reg_0_3_6_11_i_18_n_1
    SLICE_X59Y160        LUT6 (Prop_lut6_I0_O)        0.028     0.837 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.094     0.931    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.741    -0.717    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.339    -0.379    
                         clock uncertainty            0.215    -0.164    
    SLICE_X58Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    -0.058    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.298ns (43.704%)  route 0.384ns (56.296%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    0.275ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.541     0.275    core/reg_EXE_MEM/debug_clk
    SLICE_X65Y157        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y157        FDRE (Prop_fdre_C_Q)         0.100     0.375 r  core/reg_EXE_MEM/Datao_MEM_reg[4]/Q
                         net (fo=4, routed)           0.126     0.501    core/U1_3/data_buf_reg_0_3_30_31__0_i_5_1[4]
    SLICE_X62Y157        LUT5 (Prop_lut5_I0_O)        0.028     0.529 r  core/U1_3/data_buf_reg_0_3_0_5_i_196/O
                         net (fo=1, routed)           0.000     0.529    core/U1_3/data_buf_reg_0_3_0_5_i_196_n_1
    SLICE_X62Y157        MUXF7 (Prop_muxf7_I1_O)      0.043     0.572 r  core/U1_3/data_buf_reg_0_3_0_5_i_129/O
                         net (fo=1, routed)           0.000     0.572    core/U1_3/data_buf_reg_0_3_0_5_i_129_n_1
    SLICE_X62Y157        MUXF8 (Prop_muxf8_I1_O)      0.017     0.589 r  core/U1_3/data_buf_reg_0_3_0_5_i_57/O
                         net (fo=1, routed)           0.162     0.751    core/U1_3_n_3
    SLICE_X62Y158        LUT6 (Prop_lut6_I1_O)        0.067     0.818 r  core/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.000     0.818    vga/U12/debug_data[4]
    SLICE_X62Y158        MUXF7 (Prop_muxf7_I1_O)      0.043     0.861 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.095     0.957    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X62Y159        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.740    -0.718    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X62Y159        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.339    -0.380    
                         clock uncertainty            0.215    -0.165    
    SLICE_X62Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.089    -0.076    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.184ns (26.347%)  route 0.514ns (73.653%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.536     0.270    core/reg_EXE_MEM/debug_clk
    SLICE_X71Y165        FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y165        FDRE (Prop_fdre_C_Q)         0.100     0.370 r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/Q
                         net (fo=2, routed)           0.226     0.596    core/U1_3/data_buf_reg_0_3_30_31_i_2_1[26]
    SLICE_X72Y168        LUT6 (Prop_lut6_I0_O)        0.028     0.624 r  core/U1_3/data_buf_reg_0_3_30_31_i_5/O
                         net (fo=1, routed)           0.139     0.763    core/U1_3/data_buf_reg_0_3_30_31_i_5_n_1
    SLICE_X67Y168        LUT6 (Prop_lut6_I0_O)        0.028     0.791 r  core/U1_3/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.049     0.840    vga/U12/Test_signal[20]
    SLICE_X67Y168        LUT5 (Prop_lut5_I0_O)        0.028     0.868 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.100     0.968    vga/data_buf_reg_0_3_30_31/D
    SLICE_X66Y166        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.734    -0.724    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X66Y166        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                         clock pessimism              0.339    -0.386    
                         clock uncertainty            0.215    -0.171    
    SLICE_X66Y166        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    -0.065    vga/data_buf_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.184ns (25.838%)  route 0.528ns (74.162%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.534     0.268    core/reg_EXE_MEM/debug_clk
    SLICE_X68Y168        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y168        FDRE (Prop_fdre_C_Q)         0.100     0.368 r  core/reg_EXE_MEM/IR_MEM_reg[29]/Q
                         net (fo=2, routed)           0.140     0.508    core/U1_3/inst_MEM[25]
    SLICE_X68Y168        LUT6 (Prop_lut6_I2_O)        0.028     0.536 r  core/U1_3/data_buf_reg_0_3_24_29_i_57/O
                         net (fo=1, routed)           0.096     0.632    core/U1_3/data_buf_reg_0_3_24_29_i_57_n_1
    SLICE_X69Y166        LUT6 (Prop_lut6_I0_O)        0.028     0.660 r  core/U1_3/data_buf_reg_0_3_24_29_i_19/O
                         net (fo=1, routed)           0.104     0.764    vga/U12/Test_signal[19]
    SLICE_X68Y168        LUT5 (Prop_lut5_I0_O)        0.028     0.792 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.188     0.980    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.734    -0.724    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y165        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.339    -0.386    
                         clock uncertainty            0.215    -0.171    
    SLICE_X70Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    -0.065    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.184ns (24.664%)  route 0.562ns (75.336%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    0.277ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.512    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.484 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.292    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.266 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.543     0.277    core/reg_EXE_MEM/debug_clk
    SLICE_X57Y155        FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y155        FDRE (Prop_fdre_C_Q)         0.100     0.377 r  core/reg_EXE_MEM/IR_MEM_reg[6]/Q
                         net (fo=2, routed)           0.162     0.539    core/U1_3/inst_MEM[2]
    SLICE_X57Y155        LUT6 (Prop_lut6_I2_O)        0.028     0.567 r  core/U1_3/data_buf_reg_0_3_6_11_i_31/O
                         net (fo=1, routed)           0.152     0.718    core/U1_3/data_buf_reg_0_3_6_11_i_31_n_1
    SLICE_X60Y157        LUT6 (Prop_lut6_I0_O)        0.028     0.746 r  core/U1_3/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.096     0.842    vga/U12/Test_signal[1]
    SLICE_X60Y158        LUT5 (Prop_lut5_I0_O)        0.028     0.870 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.153     1.023    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.741    -0.717    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y159        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    -0.379    
                         clock uncertainty            0.215    -0.164    
    SLICE_X58Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    -0.033    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  1.056    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.624ns  (logic 1.854ns (51.154%)  route 1.770ns (48.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.212    30.842    vga/U12/DO[0]
    SLICE_X36Y139        LUT5 (Prop_lut5_I3_O)        0.054    30.896 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.558    31.454    vga/U12/G[3]_i_1_n_1
    SLICE_X36Y138        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X36Y138        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.585    
                         clock uncertainty           -0.201    37.383    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)       -0.125    37.258    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.258    
                         arrival time                         -31.454    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.608ns  (logic 1.854ns (51.387%)  route 1.754ns (48.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.212    30.842    vga/U12/DO[0]
    SLICE_X36Y139        LUT5 (Prop_lut5_I3_O)        0.054    30.896 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.542    31.437    vga/U12/G[3]_i_1_n_1
    SLICE_X36Y138        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X36Y138        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.585    
                         clock uncertainty           -0.201    37.383    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)       -0.116    37.267    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.267    
                         arrival time                         -31.437    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.541ns  (logic 1.843ns (52.047%)  route 1.698ns (47.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.212    30.842    vga/U12/DO[0]
    SLICE_X36Y139        LUT5 (Prop_lut5_I3_O)        0.043    30.885 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.486    31.370    vga/U12/B[2]_i_1_n_1
    SLICE_X36Y139        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.323    38.417    vga/U12/CLK_OUT3
    SLICE_X36Y139        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.586    
                         clock uncertainty           -0.201    37.384    
    SLICE_X36Y139        FDRE (Setup_fdre_C_D)       -0.022    37.362    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.362    
                         arrival time                         -31.370    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.518ns  (logic 1.843ns (52.386%)  route 1.675ns (47.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.217    30.847    vga/U12/DO[0]
    SLICE_X36Y139        LUT4 (Prop_lut4_I0_O)        0.043    30.890 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.458    31.347    vga/U12/B[1]_i_1_n_1
    SLICE_X37Y138        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X37Y138        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.585    
                         clock uncertainty           -0.201    37.383    
    SLICE_X37Y138        FDRE (Setup_fdre_C_D)       -0.031    37.352    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.352    
                         arrival time                         -31.347    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.515ns  (logic 1.843ns (52.431%)  route 1.672ns (47.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.217    30.847    vga/U12/DO[0]
    SLICE_X36Y139        LUT4 (Prop_lut4_I0_O)        0.043    30.890 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.455    31.344    vga/U12/B[1]_i_1_n_1
    SLICE_X37Y138        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X37Y138        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.585    
                         clock uncertainty           -0.201    37.383    
    SLICE_X37Y138        FDRE (Setup_fdre_C_D)       -0.022    37.361    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                         -31.344    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.368ns  (logic 1.849ns (54.892%)  route 1.519ns (45.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.217    30.847    vga/U12/DO[0]
    SLICE_X36Y139        LUT2 (Prop_lut2_I1_O)        0.049    30.896 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.302    31.198    vga/U12/R[3]_i_1_n_1
    SLICE_X36Y138        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X36Y138        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.585    
                         clock uncertainty           -0.201    37.383    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)       -0.112    37.271    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.271    
                         arrival time                         -31.198    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.310ns  (logic 1.852ns (55.949%)  route 1.458ns (44.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.858    30.488    vga/U12/DO[0]
    SLICE_X36Y139        LUT4 (Prop_lut4_I1_O)        0.052    30.540 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.600    31.140    vga/U12/G[1]_i_1_n_1
    SLICE_X37Y138        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X37Y138        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.585    
                         clock uncertainty           -0.201    37.383    
    SLICE_X37Y138        FDRE (Setup_fdre_C_D)       -0.108    37.275    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.275    
                         arrival time                         -31.140    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.257ns  (logic 1.849ns (56.776%)  route 1.408ns (43.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.217    30.847    vga/U12/DO[0]
    SLICE_X36Y139        LUT2 (Prop_lut2_I1_O)        0.049    30.896 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.190    31.086    vga/U12/R[3]_i_1_n_1
    SLICE_X36Y138        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X36Y138        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.585    
                         clock uncertainty           -0.201    37.383    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)       -0.112    37.271    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.271    
                         arrival time                         -31.086    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.200ns  (logic 1.852ns (57.878%)  route 1.348ns (42.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 38.416 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.858    30.488    vga/U12/DO[0]
    SLICE_X36Y139        LUT4 (Prop_lut4_I1_O)        0.052    30.540 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.489    31.029    vga/U12/G[1]_i_1_n_1
    SLICE_X37Y138        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.322    38.416    vga/U12/CLK_OUT3
    SLICE_X37Y138        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.585    
                         clock uncertainty           -0.201    37.383    
    SLICE_X37Y138        FDRE (Setup_fdre_C_D)       -0.108    37.275    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.275    
                         arrival time                         -31.029    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.185ns  (logic 1.843ns (57.873%)  route 1.342ns (42.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.171ns = ( 27.829 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         1.424    27.829    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.629 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.858    30.488    vga/U12/DO[0]
    SLICE_X36Y139        LUT4 (Prop_lut4_I0_O)        0.043    30.531 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.483    31.014    vga/U12/B[3]_i_1_n_1
    SLICE_X36Y139        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.323    38.417    vga/U12/CLK_OUT3
    SLICE_X36Y139        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.586    
                         clock uncertainty           -0.201    37.384    
    SLICE_X36Y139        FDRE (Setup_fdre_C_D)       -0.031    37.353    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.353    
                         arrival time                         -31.014    
  -------------------------------------------------------------------
                         slack                                  6.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.128ns (16.606%)  route 0.643ns (83.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X39Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.397    -0.065    vga/U12/flag__0
    SLICE_X36Y139        LUT5 (Prop_lut5_I1_O)        0.028    -0.037 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.246     0.209    vga/U12/B[2]_i_1_n_1
    SLICE_X36Y139        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.851    -0.607    vga/U12/CLK_OUT3
    SLICE_X36Y139        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X36Y139        FDRE (Hold_fdre_C_D)         0.040    -0.027    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.128ns (15.854%)  route 0.679ns (84.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X39Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.450    -0.012    vga/U12/flag__0
    SLICE_X36Y139        LUT4 (Prop_lut4_I1_O)        0.028     0.016 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.230     0.246    vga/U12/B[1]_i_1_n_1
    SLICE_X37Y138        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.851    -0.607    vga/U12/CLK_OUT3
    SLICE_X37Y138        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X37Y138        FDRE (Hold_fdre_C_D)         0.040    -0.027    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.128ns (15.835%)  route 0.680ns (84.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X39Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.450    -0.012    vga/U12/flag__0
    SLICE_X36Y139        LUT4 (Prop_lut4_I1_O)        0.028     0.016 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.231     0.247    vga/U12/B[1]_i_1_n_1
    SLICE_X37Y138        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.851    -0.607    vga/U12/CLK_OUT3
    SLICE_X37Y138        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X37Y138        FDRE (Hold_fdre_C_D)         0.038    -0.029    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.130ns (16.317%)  route 0.667ns (83.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X39Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.397    -0.065    vga/U12/flag__0
    SLICE_X36Y139        LUT5 (Prop_lut5_I0_O)        0.030    -0.035 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.270     0.235    vga/U12/G[3]_i_1_n_1
    SLICE_X36Y138        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.851    -0.607    vga/U12/CLK_OUT3
    SLICE_X36Y138        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X36Y138        FDRE (Hold_fdre_C_D)        -0.001    -0.068    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.130ns (16.228%)  route 0.671ns (83.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X39Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.397    -0.065    vga/U12/flag__0
    SLICE_X36Y139        LUT5 (Prop_lut5_I0_O)        0.030    -0.035 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.274     0.240    vga/U12/G[3]_i_1_n_1
    SLICE_X36Y138        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.851    -0.607    vga/U12/CLK_OUT3
    SLICE_X36Y138        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X36Y138        FDRE (Hold_fdre_C_D)        -0.003    -0.070    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.128ns (14.547%)  route 0.752ns (85.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X39Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.512     0.050    vga/U12/flag__0
    SLICE_X36Y139        LUT4 (Prop_lut4_I2_O)        0.028     0.078 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.240     0.318    vga/U12/B[3]_i_1_n_1
    SLICE_X36Y139        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.851    -0.607    vga/U12/CLK_OUT3
    SLICE_X36Y139        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X36Y139        FDRE (Hold_fdre_C_D)         0.038    -0.029    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.132ns (14.845%)  route 0.757ns (85.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X39Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.512     0.050    vga/U12/flag__0
    SLICE_X36Y139        LUT4 (Prop_lut4_I0_O)        0.032     0.082 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.245     0.328    vga/U12/G[1]_i_1_n_1
    SLICE_X37Y138        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.851    -0.607    vga/U12/CLK_OUT3
    SLICE_X37Y138        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X37Y138        FDRE (Hold_fdre_C_D)         0.001    -0.066    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.132ns (14.019%)  route 0.810ns (85.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.631    -0.562    vga/CLK_OUT1
    SLICE_X39Y143        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDRE (Prop_fdre_C_Q)         0.100    -0.462 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.512     0.050    vga/U12/flag__0
    SLICE_X36Y139        LUT4 (Prop_lut4_I0_O)        0.032     0.082 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.298     0.380    vga/U12/G[1]_i_1_n_1
    SLICE_X37Y138        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.851    -0.607    vga/U12/CLK_OUT3
    SLICE_X37Y138        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X37Y138        FDRE (Hold_fdre_C_D)         0.003    -0.064    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.585ns (55.831%)  route 0.463ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.627    -0.566    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.019 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.463     0.482    vga/U12/DO[0]
    SLICE_X36Y139        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.851    -0.607    vga/U12/CLK_OUT3
    SLICE_X36Y139        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X36Y139        FDRE (Hold_fdre_C_D)         0.041    -0.026    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.585ns (52.340%)  route 0.533ns (47.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=189, routed)         0.627    -0.566    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y58         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.019 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.533     0.552    vga/U12/DO[0]
    SLICE_X36Y139        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.851    -0.607    vga/U12/CLK_OUT3
    SLICE_X36Y139        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.201    -0.067    
    SLICE_X36Y139        FDRE (Hold_fdre_C_D)         0.043    -0.024    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.024    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.576    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.408ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.765ns  (logic 0.272ns (9.838%)  route 2.493ns (90.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.968ns = ( 98.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    98.032    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    98.255 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.002   100.257    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.049   100.306 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.490   100.797    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X3Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDSE (Setup_fdse_C_S)       -0.397   117.204    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.204    
                         arrival time                        -100.797    
  -------------------------------------------------------------------
                         slack                                 16.408    

Slack (MET) :             16.408ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.765ns  (logic 0.272ns (9.838%)  route 2.493ns (90.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.968ns = ( 98.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    98.032    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    98.255 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.002   100.257    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.049   100.306 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.490   100.797    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X3Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDSE (Setup_fdse_C_S)       -0.397   117.204    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.204    
                         arrival time                        -100.797    
  -------------------------------------------------------------------
                         slack                                 16.408    

Slack (MET) :             16.408ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.765ns  (logic 0.272ns (9.838%)  route 2.493ns (90.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.968ns = ( 98.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    98.032    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    98.255 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.002   100.257    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.049   100.306 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.490   100.797    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X3Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDSE (Setup_fdse_C_S)       -0.397   117.204    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        117.204    
                         arrival time                        -100.797    
  -------------------------------------------------------------------
                         slack                                 16.408    

Slack (MET) :             16.408ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.765ns  (logic 0.272ns (9.838%)  route 2.493ns (90.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.968ns = ( 98.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    98.032    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    98.255 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.002   100.257    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.049   100.306 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.490   100.797    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X3Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDSE (Setup_fdse_C_S)       -0.397   117.204    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                        117.204    
                         arrival time                        -100.797    
  -------------------------------------------------------------------
                         slack                                 16.408    

Slack (MET) :             16.472ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.734ns  (logic 0.275ns (10.059%)  route 2.459ns (89.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.968ns = ( 98.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    98.032    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    98.255 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.060   100.315    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y81          LUT5 (Prop_lut5_I4_O)        0.052   100.367 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.399   100.766    DISPLAY/P2S_SEG/buff
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X2Y83          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.365   117.238    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.238    
                         arrival time                        -100.766    
  -------------------------------------------------------------------
                         slack                                 16.472    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.272ns (10.401%)  route 2.343ns (89.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.968ns = ( 98.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    98.032    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    98.255 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.002   100.257    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.049   100.306 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.341   100.647    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X4Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X4Y80          FDSE (Setup_fdse_C_S)       -0.397   117.203    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -100.647    
  -------------------------------------------------------------------
                         slack                                 16.556    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.272ns (10.401%)  route 2.343ns (89.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.968ns = ( 98.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    98.032    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    98.255 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.002   100.257    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.049   100.306 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.341   100.647    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X4Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X4Y80          FDSE (Setup_fdse_C_S)       -0.397   117.203    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -100.647    
  -------------------------------------------------------------------
                         slack                                 16.556    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.272ns (10.401%)  route 2.343ns (89.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.968ns = ( 98.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    98.032    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    98.255 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.002   100.257    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.049   100.306 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.341   100.647    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X4Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X4Y80          FDSE (Setup_fdse_C_S)       -0.397   117.203    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -100.647    
  -------------------------------------------------------------------
                         slack                                 16.556    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[39]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.272ns (10.401%)  route 2.343ns (89.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.968ns = ( 98.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    98.032    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    98.255 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.002   100.257    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.049   100.306 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.341   100.647    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X4Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X4Y80          FDSE (Setup_fdse_C_S)       -0.397   117.203    DISPLAY/P2S_SEG/buff_reg[39]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -100.647    
  -------------------------------------------------------------------
                         slack                                 16.556    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[46]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.272ns (10.401%)  route 2.343ns (89.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.968ns = ( 98.032 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    98.032    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    98.255 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.002   100.257    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.049   100.306 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.341   100.647    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X4Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[46]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X4Y80          FDSE (Setup_fdse_C_S)       -0.397   117.203    DISPLAY/P2S_SEG/buff_reg[46]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -100.647    
  -------------------------------------------------------------------
                         slack                                 16.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.100ns (12.946%)  route 0.672ns (87.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.672     0.260    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y88          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.965    -0.493    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y88          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X6Y88          FDSE (Hold_fdse_C_S)         0.006     0.066    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.100ns (12.946%)  route 0.672ns (87.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.672     0.260    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y88          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.965    -0.493    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y88          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X6Y88          FDRE (Hold_fdre_C_R)         0.006     0.066    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.100ns (12.946%)  route 0.672ns (87.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.672     0.260    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y88          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.965    -0.493    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y88          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X6Y88          FDRE (Hold_fdre_C_R)         0.006     0.066    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.100ns (12.946%)  route 0.672ns (87.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.672     0.260    DISPLAY/P2S_LED/rst_all
    SLICE_X6Y88          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.965    -0.493    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y88          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X6Y88          FDRE (Hold_fdre_C_R)         0.006     0.066    DISPLAY/P2S_LED/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.100ns (12.946%)  route 0.672ns (87.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.672     0.260    DISPLAY/P2S_LED/rst_all
    SLICE_X7Y88          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.965    -0.493    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y88          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X7Y88          FDRE (Hold_fdre_C_R)        -0.014     0.046    DISPLAY/P2S_LED/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.100ns (12.946%)  route 0.672ns (87.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.672     0.260    DISPLAY/P2S_LED/rst_all
    SLICE_X7Y88          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.965    -0.493    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y88          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X7Y88          FDRE (Hold_fdre_C_R)        -0.014     0.046    DISPLAY/P2S_LED/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.100ns (12.946%)  route 0.672ns (87.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.672     0.260    DISPLAY/P2S_LED/rst_all
    SLICE_X7Y88          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.965    -0.493    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y88          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X7Y88          FDRE (Hold_fdre_C_R)        -0.014     0.046    DISPLAY/P2S_LED/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.100ns (12.946%)  route 0.672ns (87.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.672     0.260    DISPLAY/P2S_LED/rst_all
    SLICE_X7Y88          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.965    -0.493    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y88          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X7Y88          FDRE (Hold_fdre_C_R)        -0.014     0.046    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.128ns (14.671%)  route 0.744ns (85.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  rst_all_reg/Q
                         net (fo=1318, routed)        0.744     0.332    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.028     0.360 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000     0.360    DISPLAY/P2S_LED/s_clk_i_1__0_n_1
    SLICE_X5Y88          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.965    -0.493    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y88          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.060     0.120    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.100ns (11.381%)  route 0.779ns (88.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.779     0.366    DISPLAY/rst_all
    SLICE_X3Y88          FDRE                                         r  DISPLAY/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.966    -0.492    DISPLAY/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  DISPLAY/clk_count_reg[12]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X3Y88          FDRE (Hold_fdre_C_R)        -0.014     0.047    DISPLAY/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.319    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       93.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.880ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 0.223ns (3.141%)  route 6.876ns (96.859%))
  Logic Levels:           0  
  Clock Path Skew:        1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.006ns = ( 100.006 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    -1.968    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.876     5.131    core/REG_PC/rst_all
    SLICE_X71Y163        FDCE                                         f  core/REG_PC/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.085   100.006    core/REG_PC/debug_clk
    SLICE_X71Y163        FDCE                                         r  core/REG_PC/Q_reg[20]/C
                         clock pessimism             -0.689    99.317    
                         clock uncertainty           -0.095    99.222    
    SLICE_X71Y163        FDCE (Recov_fdce_C_CLR)     -0.212    99.010    core/REG_PC/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         99.010    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                 93.880    

Slack (MET) :             93.880ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 0.223ns (3.141%)  route 6.876ns (96.859%))
  Logic Levels:           0  
  Clock Path Skew:        1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.006ns = ( 100.006 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    -1.968    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.876     5.131    core/REG_PC/rst_all
    SLICE_X71Y163        FDCE                                         f  core/REG_PC/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.085   100.006    core/REG_PC/debug_clk
    SLICE_X71Y163        FDCE                                         r  core/REG_PC/Q_reg[21]/C
                         clock pessimism             -0.689    99.317    
                         clock uncertainty           -0.095    99.222    
    SLICE_X71Y163        FDCE (Recov_fdce_C_CLR)     -0.212    99.010    core/REG_PC/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         99.010    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                 93.880    

Slack (MET) :             93.979ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.223ns (3.185%)  route 6.778ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.008ns = ( 100.008 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    -1.968    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.778     5.033    core/REG_PC/rst_all
    SLICE_X63Y160        FDCE                                         f  core/REG_PC/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.087   100.008    core/REG_PC/debug_clk
    SLICE_X63Y160        FDCE                                         r  core/REG_PC/Q_reg[10]/C
                         clock pessimism             -0.689    99.319    
                         clock uncertainty           -0.095    99.224    
    SLICE_X63Y160        FDCE (Recov_fdce_C_CLR)     -0.212    99.012    core/REG_PC/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 93.979    

Slack (MET) :             93.979ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.223ns (3.185%)  route 6.778ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.008ns = ( 100.008 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    -1.968    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.778     5.033    core/REG_PC/rst_all
    SLICE_X63Y160        FDCE                                         f  core/REG_PC/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.087   100.008    core/REG_PC/debug_clk
    SLICE_X63Y160        FDCE                                         r  core/REG_PC/Q_reg[11]/C
                         clock pessimism             -0.689    99.319    
                         clock uncertainty           -0.095    99.224    
    SLICE_X63Y160        FDCE (Recov_fdce_C_CLR)     -0.212    99.012    core/REG_PC/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 93.979    

Slack (MET) :             93.979ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.223ns (3.185%)  route 6.778ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.008ns = ( 100.008 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    -1.968    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.778     5.033    core/REG_PC/rst_all
    SLICE_X63Y160        FDCE                                         f  core/REG_PC/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.087   100.008    core/REG_PC/debug_clk
    SLICE_X63Y160        FDCE                                         r  core/REG_PC/Q_reg[6]/C
                         clock pessimism             -0.689    99.319    
                         clock uncertainty           -0.095    99.224    
    SLICE_X63Y160        FDCE (Recov_fdce_C_CLR)     -0.212    99.012    core/REG_PC/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 93.979    

Slack (MET) :             93.979ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.223ns (3.185%)  route 6.778ns (96.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.008ns = ( 100.008 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    -1.968    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.778     5.033    core/REG_PC/rst_all
    SLICE_X63Y160        FDCE                                         f  core/REG_PC/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.087   100.008    core/REG_PC/debug_clk
    SLICE_X63Y160        FDCE                                         r  core/REG_PC/Q_reg[7]/C
                         clock pessimism             -0.689    99.319    
                         clock uncertainty           -0.095    99.224    
    SLICE_X63Y160        FDCE (Recov_fdce_C_CLR)     -0.212    99.012    core/REG_PC/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 93.979    

Slack (MET) :             94.115ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 0.223ns (3.248%)  route 6.642ns (96.752%))
  Logic Levels:           0  
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.008ns = ( 100.008 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    -1.968    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.642     4.897    core/REG_PC/rst_all
    SLICE_X65Y160        FDCE                                         f  core/REG_PC/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.087   100.008    core/REG_PC/debug_clk
    SLICE_X65Y160        FDCE                                         r  core/REG_PC/Q_reg[8]/C
                         clock pessimism             -0.689    99.319    
                         clock uncertainty           -0.095    99.224    
    SLICE_X65Y160        FDCE (Recov_fdce_C_CLR)     -0.212    99.012    core/REG_PC/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                 94.115    

Slack (MET) :             94.115ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 0.223ns (3.248%)  route 6.642ns (96.752%))
  Logic Levels:           0  
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.008ns = ( 100.008 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    -1.968    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.642     4.897    core/REG_PC/rst_all
    SLICE_X65Y160        FDCE                                         f  core/REG_PC/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.087   100.008    core/REG_PC/debug_clk
    SLICE_X65Y160        FDCE                                         r  core/REG_PC/Q_reg[9]/C
                         clock pessimism             -0.689    99.319    
                         clock uncertainty           -0.095    99.224    
    SLICE_X65Y160        FDCE (Recov_fdce_C_CLR)     -0.212    99.012    core/REG_PC/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                 94.115    

Slack (MET) :             94.502ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 0.223ns (3.441%)  route 6.257ns (96.559%))
  Logic Levels:           0  
  Clock Path Skew:        1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.010ns = ( 100.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    -1.968    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.257     4.512    core/REG_PC/rst_all
    SLICE_X65Y156        FDCE                                         f  core/REG_PC/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.089   100.010    core/REG_PC/debug_clk
    SLICE_X65Y156        FDCE                                         r  core/REG_PC/Q_reg[0]/C
                         clock pessimism             -0.689    99.321    
                         clock uncertainty           -0.095    99.226    
    SLICE_X65Y156        FDCE (Recov_fdce_C_CLR)     -0.212    99.014    core/REG_PC/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         99.014    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 94.502    

Slack (MET) :             94.502ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 0.223ns (3.441%)  route 6.257ns (96.559%))
  Logic Levels:           0  
  Clock Path Skew:        1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.010ns = ( 100.010 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.626    -1.968    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.223    -1.745 f  rst_all_reg/Q
                         net (fo=1318, routed)        6.257     4.512    core/REG_PC/rst_all
    SLICE_X65Y156        FDCE                                         f  core/REG_PC/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.331    98.426    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.462 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.376    98.838    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.921 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.089   100.010    core/REG_PC/debug_clk
    SLICE_X65Y156        FDCE                                         r  core/REG_PC/Q_reg[1]/C
                         clock pessimism             -0.689    99.321    
                         clock uncertainty           -0.095    99.226    
    SLICE_X65Y156        FDCE (Recov_fdce_C_CLR)     -0.212    99.014    core/REG_PC/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         99.014    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                 94.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.100ns (3.950%)  route 2.431ns (96.050%))
  Logic Levels:           0  
  Clock Path Skew:        1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.431     2.019    core/REG_PC/rst_all
    SLICE_X66Y162        FDCE                                         f  core/REG_PC/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.737     0.473    core/REG_PC/debug_clk
    SLICE_X66Y162        FDCE                                         r  core/REG_PC/Q_reg[16]/C
                         clock pessimism              0.266     0.739    
    SLICE_X66Y162        FDCE (Remov_fdce_C_CLR)     -0.050     0.689    core/REG_PC/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.100ns (3.950%)  route 2.431ns (96.050%))
  Logic Levels:           0  
  Clock Path Skew:        1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.431     2.019    core/REG_PC/rst_all
    SLICE_X66Y162        FDCE                                         f  core/REG_PC/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.737     0.473    core/REG_PC/debug_clk
    SLICE_X66Y162        FDCE                                         r  core/REG_PC/Q_reg[17]/C
                         clock pessimism              0.266     0.739    
    SLICE_X66Y162        FDCE (Remov_fdce_C_CLR)     -0.050     0.689    core/REG_PC/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.100ns (3.930%)  route 2.444ns (96.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.444     2.032    core/REG_PC/rst_all
    SLICE_X65Y165        FDCE                                         f  core/REG_PC/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.735     0.471    core/REG_PC/debug_clk
    SLICE_X65Y165        FDCE                                         r  core/REG_PC/Q_reg[28]/C
                         clock pessimism              0.266     0.737    
    SLICE_X65Y165        FDCE (Remov_fdce_C_CLR)     -0.069     0.668    core/REG_PC/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.100ns (3.930%)  route 2.444ns (96.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.444     2.032    core/REG_PC/rst_all
    SLICE_X65Y165        FDCE                                         f  core/REG_PC/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.735     0.471    core/REG_PC/debug_clk
    SLICE_X65Y165        FDCE                                         r  core/REG_PC/Q_reg[29]/C
                         clock pessimism              0.266     0.737    
    SLICE_X65Y165        FDCE (Remov_fdce_C_CLR)     -0.069     0.668    core/REG_PC/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.100ns (3.930%)  route 2.444ns (96.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.444     2.032    core/REG_PC/rst_all
    SLICE_X65Y165        FDCE                                         f  core/REG_PC/Q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.735     0.471    core/REG_PC/debug_clk
    SLICE_X65Y165        FDCE                                         r  core/REG_PC/Q_reg[30]/C
                         clock pessimism              0.266     0.737    
    SLICE_X65Y165        FDCE (Remov_fdce_C_CLR)     -0.069     0.668    core/REG_PC/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[31]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.100ns (3.930%)  route 2.444ns (96.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.444     2.032    core/REG_PC/rst_all
    SLICE_X65Y165        FDCE                                         f  core/REG_PC/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.735     0.471    core/REG_PC/debug_clk
    SLICE_X65Y165        FDCE                                         r  core/REG_PC/Q_reg[31]/C
                         clock pessimism              0.266     0.737    
    SLICE_X65Y165        FDCE (Remov_fdce_C_CLR)     -0.069     0.668    core/REG_PC/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.100ns (3.805%)  route 2.528ns (96.195%))
  Logic Levels:           0  
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.528     2.116    core/REG_PC/rst_all
    SLICE_X68Y165        FDCE                                         f  core/REG_PC/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.735     0.471    core/REG_PC/debug_clk
    SLICE_X68Y165        FDCE                                         r  core/REG_PC/Q_reg[26]/C
                         clock pessimism              0.266     0.737    
    SLICE_X68Y165        FDCE (Remov_fdce_C_CLR)     -0.069     0.668    core/REG_PC/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.100ns (3.805%)  route 2.528ns (96.195%))
  Logic Levels:           0  
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.528     2.116    core/REG_PC/rst_all
    SLICE_X68Y165        FDCE                                         f  core/REG_PC/Q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.735     0.471    core/REG_PC/debug_clk
    SLICE_X68Y165        FDCE                                         r  core/REG_PC/Q_reg[27]/C
                         clock pessimism              0.266     0.737    
    SLICE_X68Y165        FDCE (Remov_fdce_C_CLR)     -0.069     0.668    core/REG_PC/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.100ns (3.585%)  route 2.690ns (96.415%))
  Logic Levels:           0  
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.690     2.277    core/REG_PC/rst_all
    SLICE_X71Y164        FDCE                                         f  core/REG_PC/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.735     0.471    core/REG_PC/debug_clk
    SLICE_X71Y164        FDCE                                         r  core/REG_PC/Q_reg[22]/C
                         clock pessimism              0.266     0.737    
    SLICE_X71Y164        FDCE (Remov_fdce_C_CLR)     -0.069     0.668    core/REG_PC/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.100ns (3.585%)  route 2.690ns (96.415%))
  Logic Levels:           0  
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.680    -0.513    clk_cpu
    SLICE_X39Y86         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.690     2.277    core/REG_PC/rst_all
    SLICE_X71Y164        FDCE                                         f  core/REG_PC/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.907    -0.551    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.516 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.222    -0.294    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.264 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.735     0.471    core/REG_PC/debug_clk
    SLICE_X71Y164        FDCE                                         r  core/REG_PC/Q_reg[23]/C
                         clock pessimism              0.266     0.737    
    SLICE_X71Y164        FDCE (Remov_fdce_C_CLR)     -0.069     0.668    core/REG_PC/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  1.609    





