// Seed: 1032432132
module module_0 (
    input wand id_0,
    input uwire id_1,
    output wand id_2,
    input tri0 id_3,
    input supply1 id_4
);
  wire id_6, id_7;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  wand id_0,
    input  wand id_1,
    output tri0 id_2,
    output wand id_3,
    input  tri1 id_4,
    output tri1 id_5
);
  wor id_7, id_8;
  rtran (
      .id_0(id_5),
      .id_1(1),
      .id_2('h0),
      .id_3(id_0),
      .id_4(-1),
      .id_5(1),
      .id_6(1 == id_7),
      .id_7(""),
      .id_8(id_1),
      .id_9(1'h0 & id_0),
      .id_10(id_7),
      .id_11(id_3),
      .id_12(id_1),
      .id_13(-1'b0),
      .id_14(id_2),
      .id_15(""),
      .id_16(-1),
      .id_17(id_4),
      .id_18(id_3),
      .id_19(-1),
      .id_20(-1),
      .id_21(id_0),
      .id_22(1),
      .id_23(1),
      .id_24(id_1),
      .id_25(-1),
      .id_26(id_2),
      .id_27({id_0 && -1, "", 1}),
      .id_28(1),
      .find(1),
      .id_29(-1),
      .id_30(id_1)
  );
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_0,
      id_0
  );
endmodule
