-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_channel_mult is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    H_real_spl0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    H_real_spl0_empty_n : IN STD_LOGIC;
    H_real_spl0_read : OUT STD_LOGIC;
    H_imag_spl0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    H_imag_spl0_empty_n : IN STD_LOGIC;
    H_imag_spl0_read : OUT STD_LOGIC;
    xr_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    xr_empty_n : IN STD_LOGIC;
    xr_read : OUT STD_LOGIC;
    xi_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    xi_empty_n : IN STD_LOGIC;
    xi_read : OUT STD_LOGIC;
    channel_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    channel_out_full_n : IN STD_LOGIC;
    channel_out_write : OUT STD_LOGIC );
end;


architecture behav of TOP_channel_mult is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal CHANNEL_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal CHANNEL_V_ce0 : STD_LOGIC;
    signal CHANNEL_V_we0 : STD_LOGIC;
    signal CHANNEL_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal CHANNEL_V_ce1 : STD_LOGIC;
    signal CHANNEL_V_we1 : STD_LOGIC;
    signal CHANNEL_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_start : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_done : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_idle : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_ready : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_H_real_spl0_read : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_H_imag_spl0_read : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_ce0 : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_we0 : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_ce1 : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_we1 : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_start : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_done : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_idle : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_ready : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_channel_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_channel_out_write : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_ce0 : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_ce1 : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_xr_read : STD_LOGIC;
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_xi_read : STD_LOGIC;
    signal grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call22 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_channel_mult_Pipeline_CHANNEL2REAL IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_real_spl0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        H_real_spl0_empty_n : IN STD_LOGIC;
        H_real_spl0_read : OUT STD_LOGIC;
        H_imag_spl0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        H_imag_spl0_empty_n : IN STD_LOGIC;
        H_imag_spl0_read : OUT STD_LOGIC;
        CHANNEL_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        CHANNEL_V_ce0 : OUT STD_LOGIC;
        CHANNEL_V_we0 : OUT STD_LOGIC;
        CHANNEL_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        CHANNEL_V_ce1 : OUT STD_LOGIC;
        CHANNEL_V_we1 : OUT STD_LOGIC;
        CHANNEL_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_channel_mult_Pipeline_VITIS_LOOP_61_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        channel_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        channel_out_full_n : IN STD_LOGIC;
        channel_out_write : OUT STD_LOGIC;
        CHANNEL_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        CHANNEL_V_ce0 : OUT STD_LOGIC;
        CHANNEL_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        CHANNEL_V_ce1 : OUT STD_LOGIC;
        CHANNEL_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        xr_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        xr_empty_n : IN STD_LOGIC;
        xr_read : OUT STD_LOGIC;
        xi_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        xi_empty_n : IN STD_LOGIC;
        xi_read : OUT STD_LOGIC );
    end component;


    component TOP_channel_mult_CHANNEL_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    CHANNEL_V_U : component TOP_channel_mult_CHANNEL_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => CHANNEL_V_address0,
        ce0 => CHANNEL_V_ce0,
        we0 => CHANNEL_V_we0,
        d0 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_d0,
        q0 => CHANNEL_V_q0,
        address1 => CHANNEL_V_address1,
        ce1 => CHANNEL_V_ce1,
        we1 => CHANNEL_V_we1,
        d1 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_d1,
        q1 => CHANNEL_V_q1);

    grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30 : component TOP_channel_mult_Pipeline_CHANNEL2REAL
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_start,
        ap_done => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_done,
        ap_idle => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_idle,
        ap_ready => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_ready,
        H_real_spl0_dout => H_real_spl0_dout,
        H_real_spl0_empty_n => H_real_spl0_empty_n,
        H_real_spl0_read => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_H_real_spl0_read,
        H_imag_spl0_dout => H_imag_spl0_dout,
        H_imag_spl0_empty_n => H_imag_spl0_empty_n,
        H_imag_spl0_read => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_H_imag_spl0_read,
        CHANNEL_V_address0 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_address0,
        CHANNEL_V_ce0 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_ce0,
        CHANNEL_V_we0 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_we0,
        CHANNEL_V_d0 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_d0,
        CHANNEL_V_address1 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_address1,
        CHANNEL_V_ce1 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_ce1,
        CHANNEL_V_we1 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_we1,
        CHANNEL_V_d1 => grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_d1);

    grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40 : component TOP_channel_mult_Pipeline_VITIS_LOOP_61_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_start,
        ap_done => grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_done,
        ap_idle => grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_idle,
        ap_ready => grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_ready,
        channel_out_din => grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_channel_out_din,
        channel_out_full_n => channel_out_full_n,
        channel_out_write => grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_channel_out_write,
        CHANNEL_V_address0 => grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_address0,
        CHANNEL_V_ce0 => grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_ce0,
        CHANNEL_V_q0 => CHANNEL_V_q0,
        CHANNEL_V_address1 => grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_address1,
        CHANNEL_V_ce1 => grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_ce1,
        CHANNEL_V_q1 => CHANNEL_V_q1,
        xr_dout => xr_dout,
        xr_empty_n => xr_empty_n,
        xr_read => grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_xr_read,
        xi_dout => xi_dout,
        xi_empty_n => xi_empty_n,
        xi_read => grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_xi_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_ready = ap_const_logic_1)) then 
                    grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_ready = ap_const_logic_1)) then 
                    grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_done, grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;

    CHANNEL_V_address0_assign_proc : process(grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_address0, grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            CHANNEL_V_address0 <= grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            CHANNEL_V_address0 <= grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_address0;
        else 
            CHANNEL_V_address0 <= "XXXXXX";
        end if; 
    end process;


    CHANNEL_V_address1_assign_proc : process(grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_address1, grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_address1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            CHANNEL_V_address1 <= grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            CHANNEL_V_address1 <= grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_address1;
        else 
            CHANNEL_V_address1 <= "XXXXXX";
        end if; 
    end process;


    CHANNEL_V_ce0_assign_proc : process(grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_ce0, grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            CHANNEL_V_ce0 <= grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            CHANNEL_V_ce0 <= grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_ce0;
        else 
            CHANNEL_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    CHANNEL_V_ce1_assign_proc : process(grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_ce1, grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_ce1, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            CHANNEL_V_ce1 <= grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_CHANNEL_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            CHANNEL_V_ce1 <= grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_ce1;
        else 
            CHANNEL_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    CHANNEL_V_we0_assign_proc : process(grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            CHANNEL_V_we0 <= grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_we0;
        else 
            CHANNEL_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    CHANNEL_V_we1_assign_proc : process(grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            CHANNEL_V_we1 <= grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_CHANNEL_V_we1;
        else 
            CHANNEL_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    H_imag_spl0_read_assign_proc : process(grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_H_imag_spl0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            H_imag_spl0_read <= grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_H_imag_spl0_read;
        else 
            H_imag_spl0_read <= ap_const_logic_0;
        end if; 
    end process;


    H_real_spl0_read_assign_proc : process(grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_H_real_spl0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            H_real_spl0_read <= grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_H_real_spl0_read;
        else 
            H_real_spl0_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_done)
    begin
        if ((grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_done)
    begin
        if ((grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call22_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call22 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_done, ap_CS_fsm_state5)
    begin
        if (((grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    channel_out_din <= grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_channel_out_din;

    channel_out_write_assign_proc : process(grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_channel_out_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            channel_out_write <= grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_channel_out_write;
        else 
            channel_out_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_start <= grp_channel_mult_Pipeline_CHANNEL2REAL_fu_30_ap_start_reg;
    grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_start <= grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_start_reg;

    internal_ap_ready_assign_proc : process(grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_done, ap_CS_fsm_state5)
    begin
        if (((grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    xi_read_assign_proc : process(grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_xi_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xi_read <= grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_xi_read;
        else 
            xi_read <= ap_const_logic_0;
        end if; 
    end process;


    xr_read_assign_proc : process(grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_xr_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xr_read <= grp_channel_mult_Pipeline_VITIS_LOOP_61_1_fu_40_xr_read;
        else 
            xr_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
