A. Agarwal , J. Hennessy , M. Horowitz, An analytical cache model, ACM Transactions on Computer Systems (TOCS), v.7 n.2, p.184-215, May 1989[doi>10.1145/63404.63407]
Anant Agarwal , John Hennessy , Mark Horowitz, Cache performance of operating system and multiprogramming workloads, ACM Transactions on Computer Systems (TOCS), v.6 n.4, p.393-431, Nov. 1988[doi>10.1145/48012.48037]
Calin CaΒcaval , David A. Padua, Estimating cache misses and locality using stack distances, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782836]
Calin Cascaval , Luiz De Rose , David A. Padua , Daniel A. Reed, Compile-Time Based Performance Prediction, Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, p.365-379, August 04-06, 1999
Francis M. David , Jeffrey C. Carlyle , Roy H. Campbell, Context switch overheads for Linux on ARM platforms, Proceedings of the 2007 workshop on Experimental computer science, p.3-es, June 13-14, 2007, San Diego, California[doi>10.1145/1281700.1281703]
Fromm, R. and Treuhaft, N. 1996. Revisiting the cache interference costs of context switches. http://citeseer.ist.psu.edu/252861.html.
Fei Guo , Yan Solihin, An analytical model for cache replacement policy performance, Proceedings of the joint international conference on Measurement and modeling of computer systems, June 26-30, 2006, Saint Malo, France[doi>10.1145/1140277.1140304]
Hartstein, A., Srinivasan, V., Puzak, T., and Emma, P. 2008. On the nature of cache miss behavior: Is it … &quest; J. Instruction-Level Parall.10.
Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., and Roussel, P. 2001. The microarchitecture of the pentium 4 processor. Intel Technol. J. 1Q.
W. -m.  W. Hwu , T. M. Conte, Editorial, IEEE Transactions on Computers, v.43 n.9, p.994-1003, September 1994[doi>10.1109/12.312110]
IBM. 2002. IBM power4 system architecture. White paper.
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325162]
Koka, P. and Lipasti, M. H. 2005. Opportunities for cache friendly process scheduling. In Workshop on Interaction Between Operating Systems and Computer Architecture.
Hantak Kwak , Ben Lee , Ali R. Hurson , Suk-Han Yoon , Woo-Jong Hahn, Effects of Multithreading on Cache Performance, IEEE Transactions on Computers, v.48 n.2, p.176-184, February 1999[doi>10.1109/12.752659]
Chuanpeng Li , Chen Ding , Kai Shen, Quantifying the cost of context switch, Proceedings of the 2007 workshop on Experimental computer science, p.2-es, June 13-14, 2007, San Diego, California[doi>10.1145/1281700.1281702]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970[doi>10.1147/sj.92.0078]
Jeffrey C. Mogul , Anita Borg, The effect of context switches on cache performance, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.75-84, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106982]
S. Palacharla , R. E. Kessler, Evaluating stream buffers as a secondary cache replacement, Proceedings of the 21st annual international symposium on Computer architecture, p.24-33, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192014]
Brian M. Rogers , Anil Krishna , Gordon B. Bell , Ken Vu , Xiaowei Jiang , Yan Solihin, Scaling the bandwidth wall: challenges in and avenues for CMP scaling, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555801]
Standard Performance Evaluation Corporation. 2006. Spec cpu2006 benchmarks. http://www.{} spec.org
G. Edward Suh , Srinivas Devadas , Larry Rudolph, A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.117, February 02-06, 2002
G. Edward Suh , Srinivas Devadas , Larry Rudolph, Analytical cache models with applications to cache partitioning, Proceedings of the 15th international conference on Supercomputing, p.1-12, June 2001, Sorrento, Italy[doi>10.1145/377792.377797]
Dominique Thiebaut , Harold S. Stone, Footprints in the cache, ACM Transactions on Computer Systems (TOCS), v.5 n.4, p.305-329, Nov. 1987[doi>10.1145/29868.32979]
Dan Tsafrir, The context-switch overhead inflicted by hardware interrupts (and the enigma of do-nothing loops), Proceedings of the 2007 workshop on Experimental computer science, p.4-es, June 13-14, 2007, San Diego, California[doi>10.1145/1281700.1281704]
