
UART_test2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009724  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080099bc  080099bc  000199bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009a08  08009a08  00019a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009a10  08009a10  00019a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009a14  08009a14  00019a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000028  24000000  08009a18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001880  24000040  08009a40  00020040  2**5
                  ALLOC
  8 ._user_heap_stack 00000600  240018c0  08009a40  000218c0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d967  00000000  00000000  00020056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002fa6  00000000  00000000  0003d9bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000dc8  00000000  00000000  00040968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000cf0  00000000  00000000  00041730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000374e7  00000000  00000000  00042420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001305d  00000000  00000000  00079907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015f6ca  00000000  00000000  0008c964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001ec02e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000038d8  00000000  00000000  001ec084  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000040 	.word	0x24000040
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080099a4 	.word	0x080099a4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000044 	.word	0x24000044
 80002d4:	080099a4 	.word	0x080099a4

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96e 	b.w	80005cc <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468c      	mov	ip, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	f040 8083 	bne.w	800041e <__udivmoddi4+0x116>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d947      	bls.n	80003ae <__udivmoddi4+0xa6>
 800031e:	fab2 f282 	clz	r2, r2
 8000322:	b142      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000324:	f1c2 0020 	rsb	r0, r2, #32
 8000328:	fa24 f000 	lsr.w	r0, r4, r0
 800032c:	4091      	lsls	r1, r2
 800032e:	4097      	lsls	r7, r2
 8000330:	ea40 0c01 	orr.w	ip, r0, r1
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbbc f6f8 	udiv	r6, ip, r8
 8000340:	fa1f fe87 	uxth.w	lr, r7
 8000344:	fb08 c116 	mls	r1, r8, r6, ip
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb06 f10e 	mul.w	r1, r6, lr
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f106 30ff 	add.w	r0, r6, #4294967295
 800035a:	f080 8119 	bcs.w	8000590 <__udivmoddi4+0x288>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8116 	bls.w	8000590 <__udivmoddi4+0x288>
 8000364:	3e02      	subs	r6, #2
 8000366:	443b      	add	r3, r7
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000370:	fb08 3310 	mls	r3, r8, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fe0e 	mul.w	lr, r0, lr
 800037c:	45a6      	cmp	lr, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	193c      	adds	r4, r7, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	f080 8105 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800038a:	45a6      	cmp	lr, r4
 800038c:	f240 8102 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000390:	3802      	subs	r0, #2
 8000392:	443c      	add	r4, r7
 8000394:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	2600      	movs	r6, #0
 800039e:	b11d      	cbz	r5, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c5 4300 	strd	r4, r3, [r5]
 80003a8:	4631      	mov	r1, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	b902      	cbnz	r2, 80003b2 <__udivmoddi4+0xaa>
 80003b0:	deff      	udf	#255	; 0xff
 80003b2:	fab2 f282 	clz	r2, r2
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d150      	bne.n	800045c <__udivmoddi4+0x154>
 80003ba:	1bcb      	subs	r3, r1, r7
 80003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c0:	fa1f f887 	uxth.w	r8, r7
 80003c4:	2601      	movs	r6, #1
 80003c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80003ca:	0c21      	lsrs	r1, r4, #16
 80003cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003d4:	fb08 f30c 	mul.w	r3, r8, ip
 80003d8:	428b      	cmp	r3, r1
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0xe4>
 80003dc:	1879      	adds	r1, r7, r1
 80003de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0xe2>
 80003e4:	428b      	cmp	r3, r1
 80003e6:	f200 80e9 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 80003ea:	4684      	mov	ip, r0
 80003ec:	1ac9      	subs	r1, r1, r3
 80003ee:	b2a3      	uxth	r3, r4
 80003f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80003f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80003f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003fc:	fb08 f800 	mul.w	r8, r8, r0
 8000400:	45a0      	cmp	r8, r4
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x10c>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f100 33ff 	add.w	r3, r0, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x10a>
 800040c:	45a0      	cmp	r8, r4
 800040e:	f200 80d9 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 8000412:	4618      	mov	r0, r3
 8000414:	eba4 0408 	sub.w	r4, r4, r8
 8000418:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800041c:	e7bf      	b.n	800039e <__udivmoddi4+0x96>
 800041e:	428b      	cmp	r3, r1
 8000420:	d909      	bls.n	8000436 <__udivmoddi4+0x12e>
 8000422:	2d00      	cmp	r5, #0
 8000424:	f000 80b1 	beq.w	800058a <__udivmoddi4+0x282>
 8000428:	2600      	movs	r6, #0
 800042a:	e9c5 0100 	strd	r0, r1, [r5]
 800042e:	4630      	mov	r0, r6
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	fab3 f683 	clz	r6, r3
 800043a:	2e00      	cmp	r6, #0
 800043c:	d14a      	bne.n	80004d4 <__udivmoddi4+0x1cc>
 800043e:	428b      	cmp	r3, r1
 8000440:	d302      	bcc.n	8000448 <__udivmoddi4+0x140>
 8000442:	4282      	cmp	r2, r0
 8000444:	f200 80b8 	bhi.w	80005b8 <__udivmoddi4+0x2b0>
 8000448:	1a84      	subs	r4, r0, r2
 800044a:	eb61 0103 	sbc.w	r1, r1, r3
 800044e:	2001      	movs	r0, #1
 8000450:	468c      	mov	ip, r1
 8000452:	2d00      	cmp	r5, #0
 8000454:	d0a8      	beq.n	80003a8 <__udivmoddi4+0xa0>
 8000456:	e9c5 4c00 	strd	r4, ip, [r5]
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0xa0>
 800045c:	f1c2 0320 	rsb	r3, r2, #32
 8000460:	fa20 f603 	lsr.w	r6, r0, r3
 8000464:	4097      	lsls	r7, r2
 8000466:	fa01 f002 	lsl.w	r0, r1, r2
 800046a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800046e:	40d9      	lsrs	r1, r3
 8000470:	4330      	orrs	r0, r6
 8000472:	0c03      	lsrs	r3, r0, #16
 8000474:	fbb1 f6fe 	udiv	r6, r1, lr
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000480:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000484:	fb06 f108 	mul.w	r1, r6, r8
 8000488:	4299      	cmp	r1, r3
 800048a:	fa04 f402 	lsl.w	r4, r4, r2
 800048e:	d909      	bls.n	80004a4 <__udivmoddi4+0x19c>
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	f106 3cff 	add.w	ip, r6, #4294967295
 8000496:	f080 808d 	bcs.w	80005b4 <__udivmoddi4+0x2ac>
 800049a:	4299      	cmp	r1, r3
 800049c:	f240 808a 	bls.w	80005b4 <__udivmoddi4+0x2ac>
 80004a0:	3e02      	subs	r6, #2
 80004a2:	443b      	add	r3, r7
 80004a4:	1a5b      	subs	r3, r3, r1
 80004a6:	b281      	uxth	r1, r0
 80004a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b4:	fb00 f308 	mul.w	r3, r0, r8
 80004b8:	428b      	cmp	r3, r1
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x1c4>
 80004bc:	1879      	adds	r1, r7, r1
 80004be:	f100 3cff 	add.w	ip, r0, #4294967295
 80004c2:	d273      	bcs.n	80005ac <__udivmoddi4+0x2a4>
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d971      	bls.n	80005ac <__udivmoddi4+0x2a4>
 80004c8:	3802      	subs	r0, #2
 80004ca:	4439      	add	r1, r7
 80004cc:	1acb      	subs	r3, r1, r3
 80004ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004d2:	e778      	b.n	80003c6 <__udivmoddi4+0xbe>
 80004d4:	f1c6 0c20 	rsb	ip, r6, #32
 80004d8:	fa03 f406 	lsl.w	r4, r3, r6
 80004dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e0:	431c      	orrs	r4, r3
 80004e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80004e6:	fa01 f306 	lsl.w	r3, r1, r6
 80004ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80004f2:	431f      	orrs	r7, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fa1f f884 	uxth.w	r8, r4
 80004fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000502:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000506:	fb09 fa08 	mul.w	sl, r9, r8
 800050a:	458a      	cmp	sl, r1
 800050c:	fa02 f206 	lsl.w	r2, r2, r6
 8000510:	fa00 f306 	lsl.w	r3, r0, r6
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x220>
 8000516:	1861      	adds	r1, r4, r1
 8000518:	f109 30ff 	add.w	r0, r9, #4294967295
 800051c:	d248      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 800051e:	458a      	cmp	sl, r1
 8000520:	d946      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000522:	f1a9 0902 	sub.w	r9, r9, #2
 8000526:	4421      	add	r1, r4
 8000528:	eba1 010a 	sub.w	r1, r1, sl
 800052c:	b2bf      	uxth	r7, r7
 800052e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000532:	fb0e 1110 	mls	r1, lr, r0, r1
 8000536:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800053a:	fb00 f808 	mul.w	r8, r0, r8
 800053e:	45b8      	cmp	r8, r7
 8000540:	d907      	bls.n	8000552 <__udivmoddi4+0x24a>
 8000542:	19e7      	adds	r7, r4, r7
 8000544:	f100 31ff 	add.w	r1, r0, #4294967295
 8000548:	d22e      	bcs.n	80005a8 <__udivmoddi4+0x2a0>
 800054a:	45b8      	cmp	r8, r7
 800054c:	d92c      	bls.n	80005a8 <__udivmoddi4+0x2a0>
 800054e:	3802      	subs	r0, #2
 8000550:	4427      	add	r7, r4
 8000552:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000556:	eba7 0708 	sub.w	r7, r7, r8
 800055a:	fba0 8902 	umull	r8, r9, r0, r2
 800055e:	454f      	cmp	r7, r9
 8000560:	46c6      	mov	lr, r8
 8000562:	4649      	mov	r1, r9
 8000564:	d31a      	bcc.n	800059c <__udivmoddi4+0x294>
 8000566:	d017      	beq.n	8000598 <__udivmoddi4+0x290>
 8000568:	b15d      	cbz	r5, 8000582 <__udivmoddi4+0x27a>
 800056a:	ebb3 020e 	subs.w	r2, r3, lr
 800056e:	eb67 0701 	sbc.w	r7, r7, r1
 8000572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000576:	40f2      	lsrs	r2, r6
 8000578:	ea4c 0202 	orr.w	r2, ip, r2
 800057c:	40f7      	lsrs	r7, r6
 800057e:	e9c5 2700 	strd	r2, r7, [r5]
 8000582:	2600      	movs	r6, #0
 8000584:	4631      	mov	r1, r6
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	462e      	mov	r6, r5
 800058c:	4628      	mov	r0, r5
 800058e:	e70b      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000590:	4606      	mov	r6, r0
 8000592:	e6e9      	b.n	8000368 <__udivmoddi4+0x60>
 8000594:	4618      	mov	r0, r3
 8000596:	e6fd      	b.n	8000394 <__udivmoddi4+0x8c>
 8000598:	4543      	cmp	r3, r8
 800059a:	d2e5      	bcs.n	8000568 <__udivmoddi4+0x260>
 800059c:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a0:	eb69 0104 	sbc.w	r1, r9, r4
 80005a4:	3801      	subs	r0, #1
 80005a6:	e7df      	b.n	8000568 <__udivmoddi4+0x260>
 80005a8:	4608      	mov	r0, r1
 80005aa:	e7d2      	b.n	8000552 <__udivmoddi4+0x24a>
 80005ac:	4660      	mov	r0, ip
 80005ae:	e78d      	b.n	80004cc <__udivmoddi4+0x1c4>
 80005b0:	4681      	mov	r9, r0
 80005b2:	e7b9      	b.n	8000528 <__udivmoddi4+0x220>
 80005b4:	4666      	mov	r6, ip
 80005b6:	e775      	b.n	80004a4 <__udivmoddi4+0x19c>
 80005b8:	4630      	mov	r0, r6
 80005ba:	e74a      	b.n	8000452 <__udivmoddi4+0x14a>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	4439      	add	r1, r7
 80005c2:	e713      	b.n	80003ec <__udivmoddi4+0xe4>
 80005c4:	3802      	subs	r0, #2
 80005c6:	443c      	add	r4, r7
 80005c8:	e724      	b.n	8000414 <__udivmoddi4+0x10c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b086      	sub	sp, #24
 80005d4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  for( int i = 0; i < COUNTOF(aTxBuffer); ++i ){
 80005d6:	2300      	movs	r3, #0
 80005d8:	60fb      	str	r3, [r7, #12]
 80005da:	e00f      	b.n	80005fc <main+0x2c>
	  aTxBuffer[i] = i % 16384;
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	425a      	negs	r2, r3
 80005e0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80005e4:	f3c2 020d 	ubfx	r2, r2, #0, #14
 80005e8:	bf58      	it	pl
 80005ea:	4253      	negpl	r3, r2
 80005ec:	b299      	uxth	r1, r3
 80005ee:	4a62      	ldr	r2, [pc, #392]	; (8000778 <main+0x1a8>)
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for( int i = 0; i < COUNTOF(aTxBuffer); ++i ){
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	3301      	adds	r3, #1
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000602:	d3eb      	bcc.n	80005dc <main+0xc>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000604:	4b5d      	ldr	r3, [pc, #372]	; (800077c <main+0x1ac>)
 8000606:	695b      	ldr	r3, [r3, #20]
 8000608:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800060c:	2b00      	cmp	r3, #0
 800060e:	d11b      	bne.n	8000648 <main+0x78>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000610:	f3bf 8f4f 	dsb	sy
}
 8000614:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000616:	f3bf 8f6f 	isb	sy
}
 800061a:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800061c:	4b57      	ldr	r3, [pc, #348]	; (800077c <main+0x1ac>)
 800061e:	2200      	movs	r2, #0
 8000620:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000624:	f3bf 8f4f 	dsb	sy
}
 8000628:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800062a:	f3bf 8f6f 	isb	sy
}
 800062e:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000630:	4b52      	ldr	r3, [pc, #328]	; (800077c <main+0x1ac>)
 8000632:	695b      	ldr	r3, [r3, #20]
 8000634:	4a51      	ldr	r2, [pc, #324]	; (800077c <main+0x1ac>)
 8000636:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800063a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800063c:	f3bf 8f4f 	dsb	sy
}
 8000640:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000642:	f3bf 8f6f 	isb	sy
}
 8000646:	e000      	b.n	800064a <main+0x7a>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000648:	bf00      	nop
//  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064a:	f001 fa85 	bl	8001b58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064e:	f000 f9cd 	bl	80009ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000652:	f000 fbe7 	bl	8000e24 <MX_GPIO_Init>
  HAL_EnableCompensationCell();
 8000656:	f001 fb41 	bl	8001cdc <HAL_EnableCompensationCell>
  MX_DMA_Init();
 800065a:	f000 fba3 	bl	8000da4 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800065e:	f000 fb47 	bl	8000cf0 <MX_USART3_UART_Init>
  MX_SPI2_Init();
 8000662:	f000 faa1 	bl	8000ba8 <MX_SPI2_Init>
  MX_SPI1_Init();
 8000666:	f000 fa47 	bl	8000af8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800066a:	f000 faf3 	bl	8000c54 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  /* Configure User push-button in Interrupt mode */
  BSP_LED_Init(LED1);
 800066e:	2000      	movs	r0, #0
 8000670:	f001 f844 	bl	80016fc <BSP_LED_Init>
  BSP_LED_Init(LED2);
 8000674:	2001      	movs	r0, #1
 8000676:	f001 f841 	bl	80016fc <BSP_LED_Init>
  BSP_LED_Init(LED3);
 800067a:	2002      	movs	r0, #2
 800067c:	f001 f83e 	bl	80016fc <BSP_LED_Init>
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000680:	2101      	movs	r1, #1
 8000682:	2000      	movs	r0, #0
 8000684:	f001 f92e 	bl	80018e4 <BSP_PB_Init>
  while(UserButtonStatus == 0)
 8000688:	e005      	b.n	8000696 <main+0xc6>
  {
    BSP_LED_Toggle(LED1);
 800068a:	2000      	movs	r0, #0
 800068c:	f001 f900 	bl	8001890 <BSP_LED_Toggle>
    HAL_Delay(100);
 8000690:	2064      	movs	r0, #100	; 0x64
 8000692:	f001 faf3 	bl	8001c7c <HAL_Delay>
  while(UserButtonStatus == 0)
 8000696:	4b3a      	ldr	r3, [pc, #232]	; (8000780 <main+0x1b0>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d0f5      	beq.n	800068a <main+0xba>
  }
  UserButtonStatus = 0;
 800069e:	4b38      	ldr	r3, [pc, #224]	; (8000780 <main+0x1b0>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80006a4:	f001 fade 	bl	8001c64 <HAL_GetTick>
 80006a8:	6078      	str	r0, [r7, #4]
  for(int i = 0; i < COUNTOF(aTxBuffer); ++i){
 80006aa:	2300      	movs	r3, #0
 80006ac:	60bb      	str	r3, [r7, #8]
 80006ae:	e030      	b.n	8000712 <main+0x142>
      if (UART_WaitOnFlagUntilTimeout(&huart3, UART_FLAG_TXE, RESET, tickstart, 50000) != HAL_OK)
 80006b0:	f24c 3350 	movw	r3, #50000	; 0xc350
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	2200      	movs	r2, #0
 80006ba:	2180      	movs	r1, #128	; 0x80
 80006bc:	4831      	ldr	r0, [pc, #196]	; (8000784 <main+0x1b4>)
 80006be:	f008 feaa 	bl	8009416 <UART_WaitOnFlagUntilTimeout>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <main+0xfc>
      {
        return HAL_TIMEOUT;
 80006c8:	2303      	movs	r3, #3
 80006ca:	e179      	b.n	80009c0 <main+0x3f0>
      }
      huart3.Instance->TDR = aTxBuffer[i] & 0xFFU;
 80006cc:	4a2a      	ldr	r2, [pc, #168]	; (8000778 <main+0x1a8>)
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006d4:	461a      	mov	r2, r3
 80006d6:	4b2b      	ldr	r3, [pc, #172]	; (8000784 <main+0x1b4>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	b2d2      	uxtb	r2, r2
 80006dc:	629a      	str	r2, [r3, #40]	; 0x28
      if (UART_WaitOnFlagUntilTimeout(&huart3, UART_FLAG_TXE, RESET, tickstart, 50000) != HAL_OK)
 80006de:	f24c 3350 	movw	r3, #50000	; 0xc350
 80006e2:	9300      	str	r3, [sp, #0]
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2200      	movs	r2, #0
 80006e8:	2180      	movs	r1, #128	; 0x80
 80006ea:	4826      	ldr	r0, [pc, #152]	; (8000784 <main+0x1b4>)
 80006ec:	f008 fe93 	bl	8009416 <UART_WaitOnFlagUntilTimeout>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <main+0x12a>
      {
        return HAL_TIMEOUT;
 80006f6:	2303      	movs	r3, #3
 80006f8:	e162      	b.n	80009c0 <main+0x3f0>
      }
      huart3.Instance->TDR = (aTxBuffer[i] & 0xFF00U)>>8;
 80006fa:	4a1f      	ldr	r2, [pc, #124]	; (8000778 <main+0x1a8>)
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000702:	0a1b      	lsrs	r3, r3, #8
 8000704:	b29a      	uxth	r2, r3
 8000706:	4b1f      	ldr	r3, [pc, #124]	; (8000784 <main+0x1b4>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	629a      	str	r2, [r3, #40]	; 0x28
  for(int i = 0; i < COUNTOF(aTxBuffer); ++i){
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	3301      	adds	r3, #1
 8000710:	60bb      	str	r3, [r7, #8]
 8000712:	68bb      	ldr	r3, [r7, #8]
 8000714:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000718:	d3ca      	bcc.n	80006b0 <main+0xe0>
  }
  if (UART_WaitOnFlagUntilTimeout(&huart3, UART_FLAG_TC, RESET, tickstart, 50000) != HAL_OK)
 800071a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800071e:	9300      	str	r3, [sp, #0]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2200      	movs	r2, #0
 8000724:	2140      	movs	r1, #64	; 0x40
 8000726:	4817      	ldr	r0, [pc, #92]	; (8000784 <main+0x1b4>)
 8000728:	f008 fe75 	bl	8009416 <UART_WaitOnFlagUntilTimeout>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <main+0x166>
  {
    return HAL_TIMEOUT;
 8000732:	2303      	movs	r3, #3
 8000734:	e144      	b.n	80009c0 <main+0x3f0>
  }
  BSP_LED_Off(LED1);
 8000736:	2000      	movs	r0, #0
 8000738:	f001 f880 	bl	800183c <BSP_LED_Off>
  while(UserButtonStatus == 0)
 800073c:	e005      	b.n	800074a <main+0x17a>
  {
    /* Toggle LED1*/
    BSP_LED_Toggle(LED2);
 800073e:	2001      	movs	r0, #1
 8000740:	f001 f8a6 	bl	8001890 <BSP_LED_Toggle>
    HAL_Delay(100);
 8000744:	2064      	movs	r0, #100	; 0x64
 8000746:	f001 fa99 	bl	8001c7c <HAL_Delay>
  while(UserButtonStatus == 0)
 800074a:	4b0d      	ldr	r3, [pc, #52]	; (8000780 <main+0x1b0>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d0f5      	beq.n	800073e <main+0x16e>
  }
  UserButtonStatus = 0;
 8000752:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <main+0x1b0>)
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]

  UartReady = RESET;
 8000758:	4b0b      	ldr	r3, [pc, #44]	; (8000788 <main+0x1b8>)
 800075a:	2200      	movs	r2, #0
 800075c:	701a      	strb	r2, [r3, #0]
  BSP_LED_Off(LED1);
 800075e:	2000      	movs	r0, #0
 8000760:	f001 f86c 	bl	800183c <BSP_LED_Off>
  BSP_LED_Off(LED2);
 8000764:	2001      	movs	r0, #1
 8000766:	f001 f869 	bl	800183c <BSP_LED_Off>
    /* Process Locked */
    __HAL_LOCK(&hspi1);
 800076a:	4b08      	ldr	r3, [pc, #32]	; (800078c <main+0x1bc>)
 800076c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8000770:	2b01      	cmp	r3, #1
 8000772:	d10d      	bne.n	8000790 <main+0x1c0>
 8000774:	2302      	movs	r3, #2
 8000776:	e123      	b.n	80009c0 <main+0x3f0>
 8000778:	24000080 	.word	0x24000080
 800077c:	e000ed00 	.word	0xe000ed00
 8000780:	24000060 	.word	0x24000060
 8000784:	2400110c 	.word	0x2400110c
 8000788:	2400005c 	.word	0x2400005c
 800078c:	24001724 	.word	0x24001724
 8000790:	4b8d      	ldr	r3, [pc, #564]	; (80009c8 <main+0x3f8>)
 8000792:	2201      	movs	r2, #1
 8000794:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    if (hspi1.State != HAL_SPI_STATE_READY)
 8000798:	4b8b      	ldr	r3, [pc, #556]	; (80009c8 <main+0x3f8>)
 800079a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d005      	beq.n	80007b0 <main+0x1e0>
    {
      __HAL_UNLOCK(&hspi1);
 80007a4:	4b88      	ldr	r3, [pc, #544]	; (80009c8 <main+0x3f8>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      Error_Handler();
 80007ac:	f000 fc55 	bl	800105a <Error_Handler>
    }


    /* Set the transaction information */
    hspi1.State       = HAL_SPI_STATE_BUSY_RX;
 80007b0:	4b85      	ldr	r3, [pc, #532]	; (80009c8 <main+0x3f8>)
 80007b2:	2204      	movs	r2, #4
 80007b4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    hspi1.ErrorCode   = HAL_SPI_ERROR_NONE;
 80007b8:	4b83      	ldr	r3, [pc, #524]	; (80009c8 <main+0x3f8>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    hspi1.pRxBuffPtr  = (uint8_t *)aTxBuffer;
 80007c0:	4b81      	ldr	r3, [pc, #516]	; (80009c8 <main+0x3f8>)
 80007c2:	4a82      	ldr	r2, [pc, #520]	; (80009cc <main+0x3fc>)
 80007c4:	665a      	str	r2, [r3, #100]	; 0x64
    hspi1.RxXferSize  = sizeof(aTxBuffer)/2;
 80007c6:	4b80      	ldr	r3, [pc, #512]	; (80009c8 <main+0x3f8>)
 80007c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80007cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hspi1.RxXferCount = sizeof(aTxBuffer)/2;
 80007d0:	4b7d      	ldr	r3, [pc, #500]	; (80009c8 <main+0x3f8>)
 80007d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80007d6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

    /*Init field not used in handle to zero */
    hspi1.RxISR       = NULL;
 80007da:	4b7b      	ldr	r3, [pc, #492]	; (80009c8 <main+0x3f8>)
 80007dc:	2200      	movs	r2, #0
 80007de:	671a      	str	r2, [r3, #112]	; 0x70
    hspi1.TxISR       = NULL;
 80007e0:	4b79      	ldr	r3, [pc, #484]	; (80009c8 <main+0x3f8>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	675a      	str	r2, [r3, #116]	; 0x74
    hspi1.TxXferSize  = (uint16_t) 0UL;
 80007e6:	4b78      	ldr	r3, [pc, #480]	; (80009c8 <main+0x3f8>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    hspi1.TxXferCount = (uint16_t) 0UL;
 80007ee:	4b76      	ldr	r3, [pc, #472]	; (80009c8 <main+0x3f8>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

    /* Configure communication direction : 1Line */
    if (hspi1.Init.Direction == SPI_DIRECTION_1LINE)
 80007f6:	4b74      	ldr	r3, [pc, #464]	; (80009c8 <main+0x3f8>)
 80007f8:	689b      	ldr	r3, [r3, #8]
 80007fa:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80007fe:	d107      	bne.n	8000810 <main+0x240>
    {
      SPI_1LINE_RX(&hspi1);
 8000800:	4b71      	ldr	r3, [pc, #452]	; (80009c8 <main+0x3f8>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	4b70      	ldr	r3, [pc, #448]	; (80009c8 <main+0x3f8>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800080e:	601a      	str	r2, [r3, #0]
    }

    /* Packing mode management is enabled by the DMA settings */
    if (((hspi1.Init.DataSize > SPI_DATASIZE_16BIT) && (hspi1.hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8000810:	4b6d      	ldr	r3, [pc, #436]	; (80009c8 <main+0x3f8>)
 8000812:	68db      	ldr	r3, [r3, #12]
 8000814:	2b0f      	cmp	r3, #15
 8000816:	d905      	bls.n	8000824 <main+0x254>
 8000818:	4b6b      	ldr	r3, [pc, #428]	; (80009c8 <main+0x3f8>)
 800081a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800081c:	699b      	ldr	r3, [r3, #24]
 800081e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000822:	d10f      	bne.n	8000844 <main+0x274>
        ((hspi1.Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi1.hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8000824:	4b68      	ldr	r3, [pc, #416]	; (80009c8 <main+0x3f8>)
 8000826:	68db      	ldr	r3, [r3, #12]
    if (((hspi1.Init.DataSize > SPI_DATASIZE_16BIT) && (hspi1.hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8000828:	2b07      	cmp	r3, #7
 800082a:	d911      	bls.n	8000850 <main+0x280>
        ((hspi1.Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi1.hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800082c:	4b66      	ldr	r3, [pc, #408]	; (80009c8 <main+0x3f8>)
 800082e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000836:	d00b      	beq.n	8000850 <main+0x280>
                                                       (hspi1.hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 8000838:	4b63      	ldr	r3, [pc, #396]	; (80009c8 <main+0x3f8>)
 800083a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800083c:	699b      	ldr	r3, [r3, #24]
        ((hspi1.Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi1.hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800083e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000842:	d005      	beq.n	8000850 <main+0x280>
    {
      /* Restriction the DMA data received is not allowed in this mode */

      __HAL_UNLOCK(&hspi1);
 8000844:	4b60      	ldr	r3, [pc, #384]	; (80009c8 <main+0x3f8>)
 8000846:	2200      	movs	r2, #0
 8000848:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      Error_Handler();
 800084c:	f000 fc05 	bl	800105a <Error_Handler>
    }

    /* Clear RXDMAEN bit */
    CLEAR_BIT(hspi1.Instance->CFG1, SPI_CFG1_RXDMAEN);
 8000850:	4b5d      	ldr	r3, [pc, #372]	; (80009c8 <main+0x3f8>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	689a      	ldr	r2, [r3, #8]
 8000856:	4b5c      	ldr	r3, [pc, #368]	; (80009c8 <main+0x3f8>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800085e:	609a      	str	r2, [r3, #8]


    /* Set the SPI RxDMA Half transfer complete callback */
    hspi1.hdmarx->XferHalfCpltCallback = NULL;
 8000860:	4b59      	ldr	r3, [pc, #356]	; (80009c8 <main+0x3f8>)
 8000862:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000864:	2200      	movs	r2, #0
 8000866:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SPI Rx DMA transfer complete callback */
    hspi1.hdmarx->XferCpltCallback = tx_complete;
 8000868:	4b57      	ldr	r3, [pc, #348]	; (80009c8 <main+0x3f8>)
 800086a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800086c:	4a58      	ldr	r2, [pc, #352]	; (80009d0 <main+0x400>)
 800086e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hspi1.hdmarx->XferErrorCallback = NULL;
 8000870:	4b55      	ldr	r3, [pc, #340]	; (80009c8 <main+0x3f8>)
 8000872:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000874:	2200      	movs	r2, #0
 8000876:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA AbortCpltCallback */
    hspi1.hdmarx->XferAbortCallback = NULL;
 8000878:	4b53      	ldr	r3, [pc, #332]	; (80009c8 <main+0x3f8>)
 800087a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800087c:	2200      	movs	r2, #0
 800087e:	651a      	str	r2, [r3, #80]	; 0x50
    MODIFY_REG(((DMA_Stream_TypeDef   *)hdma_spi1_rx.Instance)->CR, (DMA_IT_TC), (DMA_IT_TC));
 8000880:	4b54      	ldr	r3, [pc, #336]	; (80009d4 <main+0x404>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	681a      	ldr	r2, [r3, #0]
 8000886:	4b53      	ldr	r3, [pc, #332]	; (80009d4 <main+0x404>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f042 0210 	orr.w	r2, r2, #16
 800088e:	601a      	str	r2, [r3, #0]
    /* Enable the Rx DMA Stream/Channel  */
    if (HAL_OK != HAL_DMA_Start(hspi1.hdmarx, (uint32_t)&hspi1.Instance->RXDR, (uint32_t)hspi1.pRxBuffPtr, hspi1.RxXferCount))
 8000890:	4b4d      	ldr	r3, [pc, #308]	; (80009c8 <main+0x3f8>)
 8000892:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8000894:	4b4c      	ldr	r3, [pc, #304]	; (80009c8 <main+0x3f8>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	3330      	adds	r3, #48	; 0x30
 800089a:	4619      	mov	r1, r3
 800089c:	4b4a      	ldr	r3, [pc, #296]	; (80009c8 <main+0x3f8>)
 800089e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80008a0:	461a      	mov	r2, r3
 80008a2:	4b49      	ldr	r3, [pc, #292]	; (80009c8 <main+0x3f8>)
 80008a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	f001 fe93 	bl	80025d4 <HAL_DMA_Start>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d00d      	beq.n	80008d0 <main+0x300>
    {
      /* Update SPI error code */
      SET_BIT(hspi1.ErrorCode, HAL_SPI_ERROR_DMA);
 80008b4:	4b44      	ldr	r3, [pc, #272]	; (80009c8 <main+0x3f8>)
 80008b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80008ba:	f043 0310 	orr.w	r3, r3, #16
 80008be:	4a42      	ldr	r2, [pc, #264]	; (80009c8 <main+0x3f8>)
 80008c0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      hspi1.State = HAL_SPI_STATE_READY;
 80008c4:	4b40      	ldr	r3, [pc, #256]	; (80009c8 <main+0x3f8>)
 80008c6:	2201      	movs	r2, #1
 80008c8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      Error_Handler();
 80008cc:	f000 fbc5 	bl	800105a <Error_Handler>
    }

    /* Set the number of data at current transfer */
    if (hspi1.hdmarx->Init.Mode == DMA_CIRCULAR)
 80008d0:	4b3d      	ldr	r3, [pc, #244]	; (80009c8 <main+0x3f8>)
 80008d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80008d4:	69db      	ldr	r3, [r3, #28]
 80008d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80008da:	d108      	bne.n	80008ee <main+0x31e>
    {
      MODIFY_REG(hspi1.Instance->CR2, SPI_CR2_TSIZE, 0UL);
 80008dc:	4b3a      	ldr	r3, [pc, #232]	; (80009c8 <main+0x3f8>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	6859      	ldr	r1, [r3, #4]
 80008e2:	4b39      	ldr	r3, [pc, #228]	; (80009c8 <main+0x3f8>)
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	4b3c      	ldr	r3, [pc, #240]	; (80009d8 <main+0x408>)
 80008e8:	400b      	ands	r3, r1
 80008ea:	6053      	str	r3, [r2, #4]
 80008ec:	e009      	b.n	8000902 <main+0x332>
    }
    else
    {
      MODIFY_REG(hspi1.Instance->CR2, SPI_CR2_TSIZE, sizeof(aTxBuffer)/2);
 80008ee:	4b36      	ldr	r3, [pc, #216]	; (80009c8 <main+0x3f8>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	685a      	ldr	r2, [r3, #4]
 80008f4:	4b38      	ldr	r3, [pc, #224]	; (80009d8 <main+0x408>)
 80008f6:	4013      	ands	r3, r2
 80008f8:	4a33      	ldr	r2, [pc, #204]	; (80009c8 <main+0x3f8>)
 80008fa:	6812      	ldr	r2, [r2, #0]
 80008fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000900:	6053      	str	r3, [r2, #4]
    }

    /* Enable Rx DMA Request */
    SET_BIT(hspi1.Instance->CFG1, SPI_CFG1_RXDMAEN);
 8000902:	4b31      	ldr	r3, [pc, #196]	; (80009c8 <main+0x3f8>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	689a      	ldr	r2, [r3, #8]
 8000908:	4b2f      	ldr	r3, [pc, #188]	; (80009c8 <main+0x3f8>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000910:	609a      	str	r2, [r3, #8]

    /* Enable the SPI Error Interrupt Bit */
    __HAL_SPI_ENABLE_IT(&hspi1, (SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8000912:	4b2d      	ldr	r3, [pc, #180]	; (80009c8 <main+0x3f8>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	691a      	ldr	r2, [r3, #16]
 8000918:	4b2b      	ldr	r3, [pc, #172]	; (80009c8 <main+0x3f8>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f442 7250 	orr.w	r2, r2, #832	; 0x340
 8000920:	611a      	str	r2, [r3, #16]

    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(&hspi1);
 8000922:	4b29      	ldr	r3, [pc, #164]	; (80009c8 <main+0x3f8>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	4b27      	ldr	r3, [pc, #156]	; (80009c8 <main+0x3f8>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	f042 0201 	orr.w	r2, r2, #1
 8000930:	601a      	str	r2, [r3, #0]

    if (hspi1.Init.Mode == SPI_MODE_MASTER)
 8000932:	4b25      	ldr	r3, [pc, #148]	; (80009c8 <main+0x3f8>)
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800093a:	d10e      	bne.n	800095a <main+0x38a>
    {
      /* Master transfer start */
      SET_BIT(hspi1.Instance->CR1, SPI_CR1_CSTART);
 800093c:	4b22      	ldr	r3, [pc, #136]	; (80009c8 <main+0x3f8>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	681a      	ldr	r2, [r3, #0]
 8000942:	4b21      	ldr	r3, [pc, #132]	; (80009c8 <main+0x3f8>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800094a:	601a      	str	r2, [r3, #0]
    }
  while (wTransferState == TRANSFER_WAIT)
 800094c:	e005      	b.n	800095a <main+0x38a>
  {
	    BSP_LED_Toggle(LED3);
 800094e:	2002      	movs	r0, #2
 8000950:	f000 ff9e 	bl	8001890 <BSP_LED_Toggle>
	    HAL_Delay(100);
 8000954:	2064      	movs	r0, #100	; 0x64
 8000956:	f001 f991 	bl	8001c7c <HAL_Delay>
  while (wTransferState == TRANSFER_WAIT)
 800095a:	4b20      	ldr	r3, [pc, #128]	; (80009dc <main+0x40c>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d0f5      	beq.n	800094e <main+0x37e>
  }
  wTransferState = TRANSFER_WAIT;
 8000962:	4b1e      	ldr	r3, [pc, #120]	; (80009dc <main+0x40c>)
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]

  UserButtonStatus = 0;
 8000968:	4b1d      	ldr	r3, [pc, #116]	; (80009e0 <main+0x410>)
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
  while (1)
  {

    /* USER CODE END WHILE */
	  /*##-2- Start the transmission process #####################################*/
	  if(HAL_UART_Transmit_DMA(&huart3, (uint8_t*)aTxBuffer, sizeof(aTxBuffer))!= HAL_OK)
 800096e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000972:	4916      	ldr	r1, [pc, #88]	; (80009cc <main+0x3fc>)
 8000974:	481b      	ldr	r0, [pc, #108]	; (80009e4 <main+0x414>)
 8000976:	f007 fbb1 	bl	80080dc <HAL_UART_Transmit_DMA>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <main+0x3b4>
	  {
	    Error_Handler();
 8000980:	f000 fb6b 	bl	800105a <Error_Handler>
	  }
	  /*##-3- Wait for the end of the transfer ###################################*/



	  UserButtonStatus = 0;
 8000984:	4b16      	ldr	r3, [pc, #88]	; (80009e0 <main+0x410>)
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
	  HAL_Delay(17);
 800098a:	2011      	movs	r0, #17
 800098c:	f001 f976 	bl	8001c7c <HAL_Delay>
	  while ((UartReady == RESET))
 8000990:	e002      	b.n	8000998 <main+0x3c8>
	  {
		    BSP_LED_Toggle(LED1);
 8000992:	2000      	movs	r0, #0
 8000994:	f000 ff7c 	bl	8001890 <BSP_LED_Toggle>
	  while ((UartReady == RESET))
 8000998:	4b13      	ldr	r3, [pc, #76]	; (80009e8 <main+0x418>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	b2db      	uxtb	r3, r3
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d0f7      	beq.n	8000992 <main+0x3c2>
//		    HAL_Delay(100);
	  }
	  UartReady = RESET;
 80009a2:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <main+0x418>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	701a      	strb	r2, [r3, #0]
	  while (wTransferState == TRANSFER_WAIT)
 80009a8:	e002      	b.n	80009b0 <main+0x3e0>
	  {
		    BSP_LED_Toggle(LED3);
 80009aa:	2002      	movs	r0, #2
 80009ac:	f000 ff70 	bl	8001890 <BSP_LED_Toggle>
	  while (wTransferState == TRANSFER_WAIT)
 80009b0:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <main+0x40c>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d0f8      	beq.n	80009aa <main+0x3da>
//		    HAL_Delay(100);
	  }
	  wTransferState = TRANSFER_WAIT;
 80009b8:	4b08      	ldr	r3, [pc, #32]	; (80009dc <main+0x40c>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
	  if(HAL_UART_Transmit_DMA(&huart3, (uint8_t*)aTxBuffer, sizeof(aTxBuffer))!= HAL_OK)
 80009be:	e7d6      	b.n	800096e <main+0x39e>
    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	3710      	adds	r7, #16
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	24001724 	.word	0x24001724
 80009cc:	24000080 	.word	0x24000080
 80009d0:	08000fe1 	.word	0x08000fe1
 80009d4:	240017ac 	.word	0x240017ac
 80009d8:	ffff0000 	.word	0xffff0000
 80009dc:	24001080 	.word	0x24001080
 80009e0:	24000060 	.word	0x24000060
 80009e4:	2400110c 	.word	0x2400110c
 80009e8:	2400005c 	.word	0x2400005c

080009ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b09c      	sub	sp, #112	; 0x70
 80009f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f6:	224c      	movs	r2, #76	; 0x4c
 80009f8:	2100      	movs	r1, #0
 80009fa:	4618      	mov	r0, r3
 80009fc:	f008 ffca 	bl	8009994 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a00:	1d3b      	adds	r3, r7, #4
 8000a02:	2220      	movs	r2, #32
 8000a04:	2100      	movs	r1, #0
 8000a06:	4618      	mov	r0, r3
 8000a08:	f008 ffc4 	bl	8009994 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a0c:	2002      	movs	r0, #2
 8000a0e:	f004 fc11 	bl	8005234 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000a12:	2300      	movs	r3, #0
 8000a14:	603b      	str	r3, [r7, #0]
 8000a16:	4b35      	ldr	r3, [pc, #212]	; (8000aec <SystemClock_Config+0x100>)
 8000a18:	699b      	ldr	r3, [r3, #24]
 8000a1a:	4a34      	ldr	r2, [pc, #208]	; (8000aec <SystemClock_Config+0x100>)
 8000a1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a20:	6193      	str	r3, [r2, #24]
 8000a22:	4b32      	ldr	r3, [pc, #200]	; (8000aec <SystemClock_Config+0x100>)
 8000a24:	699b      	ldr	r3, [r3, #24]
 8000a26:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a2a:	603b      	str	r3, [r7, #0]
 8000a2c:	4b30      	ldr	r3, [pc, #192]	; (8000af0 <SystemClock_Config+0x104>)
 8000a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a30:	4a2f      	ldr	r2, [pc, #188]	; (8000af0 <SystemClock_Config+0x104>)
 8000a32:	f043 0301 	orr.w	r3, r3, #1
 8000a36:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000a38:	4b2d      	ldr	r3, [pc, #180]	; (8000af0 <SystemClock_Config+0x104>)
 8000a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a3c:	f003 0301 	and.w	r3, r3, #1
 8000a40:	603b      	str	r3, [r7, #0]
 8000a42:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a44:	bf00      	nop
 8000a46:	4b29      	ldr	r3, [pc, #164]	; (8000aec <SystemClock_Config+0x100>)
 8000a48:	699b      	ldr	r3, [r3, #24]
 8000a4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a52:	d1f8      	bne.n	8000a46 <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000a54:	4b27      	ldr	r3, [pc, #156]	; (8000af4 <SystemClock_Config+0x108>)
 8000a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a58:	f023 0303 	bic.w	r3, r3, #3
 8000a5c:	4a25      	ldr	r2, [pc, #148]	; (8000af4 <SystemClock_Config+0x108>)
 8000a5e:	f043 0302 	orr.w	r3, r3, #2
 8000a62:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000a64:	2321      	movs	r3, #33	; 0x21
 8000a66:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a68:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000a6c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a72:	2302      	movs	r3, #2
 8000a74:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a76:	2302      	movs	r3, #2
 8000a78:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000a7e:	2378      	movs	r3, #120	; 0x78
 8000a80:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a82:	2302      	movs	r3, #2
 8000a84:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a86:	2304      	movs	r3, #4
 8000a88:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000a8e:	230c      	movs	r3, #12
 8000a90:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a92:	2300      	movs	r3, #0
 8000a94:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a96:	2300      	movs	r3, #0
 8000a98:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f004 fc02 	bl	80052a8 <HAL_RCC_OscConfig>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000aaa:	f000 fad6 	bl	800105a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aae:	233f      	movs	r3, #63	; 0x3f
 8000ab0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ab2:	2303      	movs	r3, #3
 8000ab4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000aba:	2308      	movs	r3, #8
 8000abc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000abe:	2340      	movs	r3, #64	; 0x40
 8000ac0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ac2:	2340      	movs	r3, #64	; 0x40
 8000ac4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aca:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000acc:	2340      	movs	r3, #64	; 0x40
 8000ace:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	2104      	movs	r1, #4
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f004 fff7 	bl	8005ac8 <HAL_RCC_ClockConfig>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 8000ae0:	f000 fabb 	bl	800105a <Error_Handler>
  }


}
 8000ae4:	bf00      	nop
 8000ae6:	3770      	adds	r7, #112	; 0x70
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	58024800 	.word	0x58024800
 8000af0:	58000400 	.word	0x58000400
 8000af4:	58024400 	.word	0x58024400

08000af8 <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000afc:	4b28      	ldr	r3, [pc, #160]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000afe:	4a29      	ldr	r2, [pc, #164]	; (8000ba4 <MX_SPI1_Init+0xac>)
 8000b00:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b02:	4b27      	ldr	r3, [pc, #156]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b04:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000b08:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000b0a:	4b25      	ldr	r3, [pc, #148]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b0c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000b10:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_14BIT;
 8000b12:	4b23      	ldr	r3, [pc, #140]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b14:	220d      	movs	r2, #13
 8000b16:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000b18:	4b21      	ldr	r3, [pc, #132]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b1a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000b1e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b20:	4b1f      	ldr	r3, [pc, #124]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000b26:	4b1e      	ldr	r3, [pc, #120]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b28:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000b2c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b2e:	4b1c      	ldr	r3, [pc, #112]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b34:	4b1a      	ldr	r3, [pc, #104]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b3a:	4b19      	ldr	r3, [pc, #100]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b40:	4b17      	ldr	r3, [pc, #92]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000b46:	4b16      	ldr	r3, [pc, #88]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b4c:	4b14      	ldr	r3, [pc, #80]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b52:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000b54:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000b5a:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000b60:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000b66:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_02CYCLE;
 8000b72:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b74:	2220      	movs	r2, #32
 8000b76:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000b78:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000b7e:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000b84:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b8a:	4805      	ldr	r0, [pc, #20]	; (8000ba0 <MX_SPI1_Init+0xa8>)
 8000b8c:	f006 fe8a 	bl	80078a4 <HAL_SPI_Init>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8000b96:	f000 fa60 	bl	800105a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	24001724 	.word	0x24001724
 8000ba4:	40013000 	.word	0x40013000

08000ba8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000bac:	4b27      	ldr	r3, [pc, #156]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000bae:	4a28      	ldr	r2, [pc, #160]	; (8000c50 <MX_SPI2_Init+0xa8>)
 8000bb0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000bb2:	4b26      	ldr	r3, [pc, #152]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000bb4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000bb8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000bba:	4b24      	ldr	r3, [pc, #144]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8000bc0:	4b22      	ldr	r3, [pc, #136]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000bc2:	220f      	movs	r2, #15
 8000bc4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bc6:	4b21      	ldr	r3, [pc, #132]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bcc:	4b1f      	ldr	r3, [pc, #124]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000bd2:	4b1e      	ldr	r3, [pc, #120]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000bd4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000bd8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bda:	4b1c      	ldr	r3, [pc, #112]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000be0:	4b1a      	ldr	r3, [pc, #104]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000be6:	4b19      	ldr	r3, [pc, #100]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bec:	4b17      	ldr	r3, [pc, #92]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000bf2:	4b16      	ldr	r3, [pc, #88]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bf8:	4b14      	ldr	r3, [pc, #80]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000bfa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bfe:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000c00:	4b12      	ldr	r3, [pc, #72]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000c06:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c0c:	4b0f      	ldr	r3, [pc, #60]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c12:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000c18:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000c1e:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000c24:	4b09      	ldr	r3, [pc, #36]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000c2a:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000c30:	4b06      	ldr	r3, [pc, #24]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c36:	4805      	ldr	r0, [pc, #20]	; (8000c4c <MX_SPI2_Init+0xa4>)
 8000c38:	f006 fe34 	bl	80078a4 <HAL_SPI_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000c42:	f000 fa0a 	bl	800105a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	24001084 	.word	0x24001084
 8000c50:	40003800 	.word	0x40003800

08000c54 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c58:	4b22      	ldr	r3, [pc, #136]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000c5a:	4a23      	ldr	r2, [pc, #140]	; (8000ce8 <MX_USART1_UART_Init+0x94>)
 8000c5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 12000000;
 8000c5e:	4b21      	ldr	r3, [pc, #132]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000c60:	4a22      	ldr	r2, [pc, #136]	; (8000cec <MX_USART1_UART_Init+0x98>)
 8000c62:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c64:	4b1f      	ldr	r3, [pc, #124]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c6a:	4b1e      	ldr	r3, [pc, #120]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c70:	4b1c      	ldr	r3, [pc, #112]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c76:	4b1b      	ldr	r3, [pc, #108]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000c78:	220c      	movs	r2, #12
 8000c7a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c7c:	4b19      	ldr	r3, [pc, #100]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8000c82:	4b18      	ldr	r3, [pc, #96]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000c84:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000c88:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c8a:	4b16      	ldr	r3, [pc, #88]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c90:	4b14      	ldr	r3, [pc, #80]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c96:	4b13      	ldr	r3, [pc, #76]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c9c:	4811      	ldr	r0, [pc, #68]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000c9e:	f007 f9cc 	bl	800803a <HAL_UART_Init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000ca8:	f000 f9d7 	bl	800105a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cac:	2100      	movs	r1, #0
 8000cae:	480d      	ldr	r0, [pc, #52]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000cb0:	f008 fd81 	bl	80097b6 <HAL_UARTEx_SetTxFifoThreshold>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000cba:	f000 f9ce 	bl	800105a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	4808      	ldr	r0, [pc, #32]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000cc2:	f008 fdb6 	bl	8009832 <HAL_UARTEx_SetRxFifoThreshold>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000ccc:	f000 f9c5 	bl	800105a <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8000cd0:	4804      	ldr	r0, [pc, #16]	; (8000ce4 <MX_USART1_UART_Init+0x90>)
 8000cd2:	f008 fd35 	bl	8009740 <HAL_UARTEx_EnableFifoMode>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000cdc:	f000 f9bd 	bl	800105a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ce0:	bf00      	nop
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	24001694 	.word	0x24001694
 8000ce8:	40011000 	.word	0x40011000
 8000cec:	00b71b00 	.word	0x00b71b00

08000cf0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cf4:	4b28      	ldr	r3, [pc, #160]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000cf6:	4a29      	ldr	r2, [pc, #164]	; (8000d9c <MX_USART3_UART_Init+0xac>)
 8000cf8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 12000000;
 8000cfa:	4b27      	ldr	r3, [pc, #156]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000cfc:	4a28      	ldr	r2, [pc, #160]	; (8000da0 <MX_USART3_UART_Init+0xb0>)
 8000cfe:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d00:	4b25      	ldr	r3, [pc, #148]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d06:	4b24      	ldr	r3, [pc, #144]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d0c:	4b22      	ldr	r3, [pc, #136]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d12:	4b21      	ldr	r3, [pc, #132]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d14:	220c      	movs	r2, #12
 8000d16:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d18:	4b1f      	ldr	r3, [pc, #124]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_8;
 8000d1e:	4b1e      	ldr	r3, [pc, #120]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d20:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000d24:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d26:	4b1c      	ldr	r3, [pc, #112]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d2c:	4b1a      	ldr	r3, [pc, #104]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_MSBFIRST_INIT;
 8000d32:	4b19      	ldr	r3, [pc, #100]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d34:	2280      	movs	r2, #128	; 0x80
 8000d36:	629a      	str	r2, [r3, #40]	; 0x28
  huart3.AdvancedInit.MSBFirst = UART_ADVFEATURE_MSBFIRST_DISABLE;
 8000d38:	4b17      	ldr	r3, [pc, #92]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d3e:	4816      	ldr	r0, [pc, #88]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d40:	f007 f97b 	bl	800803a <HAL_UART_Init>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_USART3_UART_Init+0x5e>
  {
    Error_Handler();
 8000d4a:	f000 f986 	bl	800105a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d4e:	2100      	movs	r1, #0
 8000d50:	4811      	ldr	r0, [pc, #68]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d52:	f008 fd30 	bl	80097b6 <HAL_UARTEx_SetTxFifoThreshold>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_USART3_UART_Init+0x70>
  {
    Error_Handler();
 8000d5c:	f000 f97d 	bl	800105a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d60:	2100      	movs	r1, #0
 8000d62:	480d      	ldr	r0, [pc, #52]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d64:	f008 fd65 	bl	8009832 <HAL_UARTEx_SetRxFifoThreshold>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_USART3_UART_Init+0x82>
  {
    Error_Handler();
 8000d6e:	f000 f974 	bl	800105a <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart3) != HAL_OK)
 8000d72:	4809      	ldr	r0, [pc, #36]	; (8000d98 <MX_USART3_UART_Init+0xa8>)
 8000d74:	f008 fce4 	bl	8009740 <HAL_UARTEx_EnableFifoMode>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_USART3_UART_Init+0x92>
  {
    Error_Handler();
 8000d7e:	f000 f96c 	bl	800105a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 1);
 8000d82:	2201      	movs	r2, #1
 8000d84:	2100      	movs	r1, #0
 8000d86:	2027      	movs	r0, #39	; 0x27
 8000d88:	f001 f893 	bl	8001eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000d8c:	2027      	movs	r0, #39	; 0x27
 8000d8e:	f001 f8aa 	bl	8001ee6 <HAL_NVIC_EnableIRQ>
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	2400110c 	.word	0x2400110c
 8000d9c:	40004800 	.word	0x40004800
 8000da0:	00b71b00 	.word	0x00b71b00

08000da4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000daa:	4b1d      	ldr	r3, [pc, #116]	; (8000e20 <MX_DMA_Init+0x7c>)
 8000dac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000db0:	4a1b      	ldr	r2, [pc, #108]	; (8000e20 <MX_DMA_Init+0x7c>)
 8000db2:	f043 0301 	orr.w	r3, r3, #1
 8000db6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000dba:	4b19      	ldr	r3, [pc, #100]	; (8000e20 <MX_DMA_Init+0x7c>)
 8000dbc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000dc0:	f003 0301 	and.w	r3, r3, #1
 8000dc4:	607b      	str	r3, [r7, #4]
 8000dc6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000dc8:	4b15      	ldr	r3, [pc, #84]	; (8000e20 <MX_DMA_Init+0x7c>)
 8000dca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000dce:	4a14      	ldr	r2, [pc, #80]	; (8000e20 <MX_DMA_Init+0x7c>)
 8000dd0:	f043 0302 	orr.w	r3, r3, #2
 8000dd4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000dd8:	4b11      	ldr	r3, [pc, #68]	; (8000e20 <MX_DMA_Init+0x7c>)
 8000dda:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000dde:	f003 0302 	and.w	r3, r3, #2
 8000de2:	603b      	str	r3, [r7, #0]
 8000de4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 1);
 8000de6:	2201      	movs	r2, #1
 8000de8:	2100      	movs	r1, #0
 8000dea:	200b      	movs	r0, #11
 8000dec:	f001 f861 	bl	8001eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000df0:	200b      	movs	r0, #11
 8000df2:	f001 f878 	bl	8001ee6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 1);
 8000df6:	2201      	movs	r2, #1
 8000df8:	2100      	movs	r1, #0
 8000dfa:	200c      	movs	r0, #12
 8000dfc:	f001 f859 	bl	8001eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000e00:	200c      	movs	r0, #12
 8000e02:	f001 f870 	bl	8001ee6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 1);
 8000e06:	2201      	movs	r2, #1
 8000e08:	2100      	movs	r1, #0
 8000e0a:	2038      	movs	r0, #56	; 0x38
 8000e0c:	f001 f851 	bl	8001eb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000e10:	2038      	movs	r0, #56	; 0x38
 8000e12:	f001 f868 	bl	8001ee6 <HAL_NVIC_EnableIRQ>

}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	58024400 	.word	0x58024400

08000e24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b08c      	sub	sp, #48	; 0x30
 8000e28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2a:	f107 031c 	add.w	r3, r7, #28
 8000e2e:	2200      	movs	r2, #0
 8000e30:	601a      	str	r2, [r3, #0]
 8000e32:	605a      	str	r2, [r3, #4]
 8000e34:	609a      	str	r2, [r3, #8]
 8000e36:	60da      	str	r2, [r3, #12]
 8000e38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e3a:	4b51      	ldr	r3, [pc, #324]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000e3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e40:	4a4f      	ldr	r2, [pc, #316]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000e42:	f043 0304 	orr.w	r3, r3, #4
 8000e46:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e4a:	4b4d      	ldr	r3, [pc, #308]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000e4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e50:	f003 0304 	and.w	r3, r3, #4
 8000e54:	61bb      	str	r3, [r7, #24]
 8000e56:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e58:	4b49      	ldr	r3, [pc, #292]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000e5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e5e:	4a48      	ldr	r2, [pc, #288]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000e60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e64:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e68:	4b45      	ldr	r3, [pc, #276]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000e6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e72:	617b      	str	r3, [r7, #20]
 8000e74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e76:	4b42      	ldr	r3, [pc, #264]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000e78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e7c:	4a40      	ldr	r2, [pc, #256]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000e7e:	f043 0301 	orr.w	r3, r3, #1
 8000e82:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e86:	4b3e      	ldr	r3, [pc, #248]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000e88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e8c:	f003 0301 	and.w	r3, r3, #1
 8000e90:	613b      	str	r3, [r7, #16]
 8000e92:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e94:	4b3a      	ldr	r3, [pc, #232]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000e96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e9a:	4a39      	ldr	r2, [pc, #228]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000e9c:	f043 0302 	orr.w	r3, r3, #2
 8000ea0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ea4:	4b36      	ldr	r3, [pc, #216]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000ea6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eaa:	f003 0302 	and.w	r3, r3, #2
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eb2:	4b33      	ldr	r3, [pc, #204]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000eb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eb8:	4a31      	ldr	r2, [pc, #196]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000eba:	f043 0308 	orr.w	r3, r3, #8
 8000ebe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ec2:	4b2f      	ldr	r3, [pc, #188]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000ec4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ec8:	f003 0308 	and.w	r3, r3, #8
 8000ecc:	60bb      	str	r3, [r7, #8]
 8000ece:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ed0:	4b2b      	ldr	r3, [pc, #172]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000ed2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ed6:	4a2a      	ldr	r2, [pc, #168]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000ed8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000edc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ee0:	4b27      	ldr	r3, [pc, #156]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000eea:	607b      	str	r3, [r7, #4]
 8000eec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000eee:	4b24      	ldr	r3, [pc, #144]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000ef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ef4:	4a22      	ldr	r2, [pc, #136]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000ef6:	f043 0310 	orr.w	r3, r3, #16
 8000efa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000efe:	4b20      	ldr	r3, [pc, #128]	; (8000f80 <MX_GPIO_Init+0x15c>)
 8000f00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f04:	f003 0310 	and.w	r3, r3, #16
 8000f08:	603b      	str	r3, [r7, #0]
 8000f0a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f244 0101 	movw	r1, #16385	; 0x4001
 8000f12:	481c      	ldr	r0, [pc, #112]	; (8000f84 <MX_GPIO_Init+0x160>)
 8000f14:	f004 f940 	bl	8005198 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	2102      	movs	r1, #2
 8000f1c:	481a      	ldr	r0, [pc, #104]	; (8000f88 <MX_GPIO_Init+0x164>)
 8000f1e:	f004 f93b 	bl	8005198 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f30:	f107 031c 	add.w	r3, r7, #28
 8000f34:	4619      	mov	r1, r3
 8000f36:	4815      	ldr	r0, [pc, #84]	; (8000f8c <MX_GPIO_Init+0x168>)
 8000f38:	f003 ff7e 	bl	8004e38 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000f3c:	f244 0301 	movw	r3, #16385	; 0x4001
 8000f40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f42:	2301      	movs	r3, #1
 8000f44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f4e:	f107 031c 	add.w	r3, r7, #28
 8000f52:	4619      	mov	r1, r3
 8000f54:	480b      	ldr	r0, [pc, #44]	; (8000f84 <MX_GPIO_Init+0x160>)
 8000f56:	f003 ff6f 	bl	8004e38 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f66:	2300      	movs	r3, #0
 8000f68:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f6a:	f107 031c 	add.w	r3, r7, #28
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4805      	ldr	r0, [pc, #20]	; (8000f88 <MX_GPIO_Init+0x164>)
 8000f72:	f003 ff61 	bl	8004e38 <HAL_GPIO_Init>

}
 8000f76:	bf00      	nop
 8000f78:	3730      	adds	r7, #48	; 0x30
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	58024400 	.word	0x58024400
 8000f84:	58020400 	.word	0x58020400
 8000f88:	58021000 	.word	0x58021000
 8000f8c:	58020800 	.word	0x58020800

08000f90 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == BUTTON_USER_PIN)
 8000f9a:	88fb      	ldrh	r3, [r7, #6]
 8000f9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000fa0:	d105      	bne.n	8000fae <HAL_GPIO_EXTI_Callback+0x1e>
  {
    UserButtonStatus ^= 1;
 8000fa2:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <HAL_GPIO_EXTI_Callback+0x2c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f083 0301 	eor.w	r3, r3, #1
 8000faa:	4a04      	ldr	r2, [pc, #16]	; (8000fbc <HAL_GPIO_EXTI_Callback+0x2c>)
 8000fac:	6013      	str	r3, [r2, #0]
  }
}
 8000fae:	bf00      	nop
 8000fb0:	370c      	adds	r7, #12
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	24000060 	.word	0x24000060

08000fc0 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  /* Turn LED1 on: Transfer in transmission process is complete */
  BSP_LED_On(LED1);
 8000fc8:	2000      	movs	r0, #0
 8000fca:	f000 fc0d 	bl	80017e8 <BSP_LED_On>
  wTransferState = TRANSFER_COMPLETE;
 8000fce:	4b03      	ldr	r3, [pc, #12]	; (8000fdc <HAL_SPI_RxCpltCallback+0x1c>)
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	601a      	str	r2, [r3, #0]
}
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	24001080 	.word	0x24001080

08000fe0 <tx_complete>:

void tx_complete(DMA_HandleTypeDef *hdma)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
	  /* Turn LED1 on: Transfer in transmission process is complete */
	  BSP_LED_On(LED1);
 8000fe8:	2000      	movs	r0, #0
 8000fea:	f000 fbfd 	bl	80017e8 <BSP_LED_On>
	  wTransferState = TRANSFER_COMPLETE;
 8000fee:	4b03      	ldr	r3, [pc, #12]	; (8000ffc <tx_complete+0x1c>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	601a      	str	r2, [r3, #0]
}
 8000ff4:	bf00      	nop
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	24001080 	.word	0x24001080

08001000 <HAL_SPI_ErrorCallback>:
  * @note   This example shows a simple way to report transfer error, and you can
  *         add your own implementation.
  * @retval None
  */
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  wTransferState = TRANSFER_ERROR;
 8001008:	4b04      	ldr	r3, [pc, #16]	; (800101c <HAL_SPI_ErrorCallback+0x1c>)
 800100a:	2202      	movs	r2, #2
 800100c:	601a      	str	r2, [r3, #0]
}
 800100e:	bf00      	nop
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	24001080 	.word	0x24001080

08001020 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* Set transmission flag: transfer complete */
  UartReady = SET;
 8001028:	4b04      	ldr	r3, [pc, #16]	; (800103c <HAL_UART_TxCpltCallback+0x1c>)
 800102a:	2201      	movs	r2, #1
 800102c:	701a      	strb	r2, [r3, #0]
  /* Turn LED2 off: Transfer in transmission process is correct */
  BSP_LED_On(LED2);
 800102e:	2001      	movs	r0, #1
 8001030:	f000 fbda 	bl	80017e8 <BSP_LED_On>

}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	2400005c 	.word	0x2400005c

08001040 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
	BSP_LED_On(LED3);
 8001048:	2002      	movs	r0, #2
 800104a:	f000 fbcd 	bl	80017e8 <BSP_LED_On>
  Error_Handler();
 800104e:	f000 f804 	bl	800105a <Error_Handler>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800105e:	b672      	cpsid	i
}
 8001060:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	    BSP_LED_Toggle(LED3);
 8001062:	2002      	movs	r0, #2
 8001064:	f000 fc14 	bl	8001890 <BSP_LED_Toggle>
	    HAL_Delay(100);
 8001068:	2064      	movs	r0, #100	; 0x64
 800106a:	f000 fe07 	bl	8001c7c <HAL_Delay>
	    BSP_LED_Toggle(LED3);
 800106e:	e7f8      	b.n	8001062 <Error_Handler+0x8>

08001070 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001076:	4b0a      	ldr	r3, [pc, #40]	; (80010a0 <HAL_MspInit+0x30>)
 8001078:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800107c:	4a08      	ldr	r2, [pc, #32]	; (80010a0 <HAL_MspInit+0x30>)
 800107e:	f043 0302 	orr.w	r3, r3, #2
 8001082:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001086:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <HAL_MspInit+0x30>)
 8001088:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800108c:	f003 0302 	and.w	r3, r3, #2
 8001090:	607b      	str	r3, [r7, #4]
 8001092:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	58024400 	.word	0x58024400

080010a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b0bc      	sub	sp, #240	; 0xf0
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ac:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010bc:	f107 0320 	add.w	r3, r7, #32
 80010c0:	22bc      	movs	r2, #188	; 0xbc
 80010c2:	2100      	movs	r1, #0
 80010c4:	4618      	mov	r0, r3
 80010c6:	f008 fc65 	bl	8009994 <memset>
  if(hspi->Instance==SPI1)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4aa0      	ldr	r2, [pc, #640]	; (8001350 <HAL_SPI_MspInit+0x2ac>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	f040 8096 	bne.w	8001202 <HAL_SPI_MspInit+0x15e>
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /** Initializes the peripherals clock
    */
      PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80010d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010da:	623b      	str	r3, [r7, #32]
      PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 80010dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010e0:	67fb      	str	r3, [r7, #124]	; 0x7c
      PeriphClkInitStruct.PLL3.PLL3M = 1;
 80010e2:	2301      	movs	r3, #1
 80010e4:	647b      	str	r3, [r7, #68]	; 0x44
      PeriphClkInitStruct.PLL3.PLL3N = 60;
 80010e6:	233c      	movs	r3, #60	; 0x3c
 80010e8:	64bb      	str	r3, [r7, #72]	; 0x48
      PeriphClkInitStruct.PLL3.PLL3P = 32;
 80010ea:	2320      	movs	r3, #32
 80010ec:	64fb      	str	r3, [r7, #76]	; 0x4c
      PeriphClkInitStruct.PLL3.PLL3Q = 5;
 80010ee:	2305      	movs	r3, #5
 80010f0:	653b      	str	r3, [r7, #80]	; 0x50
      PeriphClkInitStruct.PLL3.PLL3R = 6;
 80010f2:	2306      	movs	r3, #6
 80010f4:	657b      	str	r3, [r7, #84]	; 0x54
      PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 80010f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80010fa:	65bb      	str	r3, [r7, #88]	; 0x58
      PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80010fc:	2300      	movs	r3, #0
 80010fe:	65fb      	str	r3, [r7, #92]	; 0x5c
      PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	663b      	str	r3, [r7, #96]	; 0x60
      if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001104:	f107 0320 	add.w	r3, r7, #32
 8001108:	4618      	mov	r0, r3
 800110a:	f005 f869 	bl	80061e0 <HAL_RCCEx_PeriphCLKConfig>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <HAL_SPI_MspInit+0x74>
      {
        Error_Handler();
 8001114:	f7ff ffa1 	bl	800105a <Error_Handler>
      }

      /* Peripheral clock enable */
      __HAL_RCC_SPI1_CLK_ENABLE();
 8001118:	4b8e      	ldr	r3, [pc, #568]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 800111a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800111e:	4a8d      	ldr	r2, [pc, #564]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 8001120:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001124:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001128:	4b8a      	ldr	r3, [pc, #552]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 800112a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800112e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001132:	61fb      	str	r3, [r7, #28]
 8001134:	69fb      	ldr	r3, [r7, #28]

      __HAL_RCC_GPIOA_CLK_ENABLE();
 8001136:	4b87      	ldr	r3, [pc, #540]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 8001138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800113c:	4a85      	ldr	r2, [pc, #532]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 800113e:	f043 0301 	orr.w	r3, r3, #1
 8001142:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001146:	4b83      	ldr	r3, [pc, #524]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 8001148:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800114c:	f003 0301 	and.w	r3, r3, #1
 8001150:	61bb      	str	r3, [r7, #24]
 8001152:	69bb      	ldr	r3, [r7, #24]
      /**SPI1 GPIO Configuration
      PA5     ------> SPI1_SCK
      PA6     ------> SPI1_MISO
      PA15 (JTDI)     ------> SPI1_NSS
      */
      GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_15;
 8001154:	f248 0360 	movw	r3, #32864	; 0x8060
 8001158:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115c:	2302      	movs	r3, #2
 800115e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001168:	2302      	movs	r3, #2
 800116a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
      GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800116e:	2305      	movs	r3, #5
 8001170:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001174:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001178:	4619      	mov	r1, r3
 800117a:	4877      	ldr	r0, [pc, #476]	; (8001358 <HAL_SPI_MspInit+0x2b4>)
 800117c:	f003 fe5c 	bl	8004e38 <HAL_GPIO_Init>

      /* SPI1 DMA Init */
      /* SPI1_RX Init */
      hdma_spi1_rx.Instance = DMA2_Stream0;
 8001180:	4b76      	ldr	r3, [pc, #472]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 8001182:	4a77      	ldr	r2, [pc, #476]	; (8001360 <HAL_SPI_MspInit+0x2bc>)
 8001184:	601a      	str	r2, [r3, #0]
      hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8001186:	4b75      	ldr	r3, [pc, #468]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 8001188:	2225      	movs	r2, #37	; 0x25
 800118a:	605a      	str	r2, [r3, #4]
      hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800118c:	4b73      	ldr	r3, [pc, #460]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 800118e:	2200      	movs	r2, #0
 8001190:	609a      	str	r2, [r3, #8]
      hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001192:	4b72      	ldr	r3, [pc, #456]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 8001194:	2200      	movs	r2, #0
 8001196:	60da      	str	r2, [r3, #12]
      hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001198:	4b70      	ldr	r3, [pc, #448]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 800119a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800119e:	611a      	str	r2, [r3, #16]
      hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011a0:	4b6e      	ldr	r3, [pc, #440]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 80011a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011a6:	615a      	str	r2, [r3, #20]
      hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011a8:	4b6c      	ldr	r3, [pc, #432]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 80011aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011ae:	619a      	str	r2, [r3, #24]
      hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 80011b0:	4b6a      	ldr	r3, [pc, #424]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 80011b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011b6:	61da      	str	r2, [r3, #28]
      hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011b8:	4b68      	ldr	r3, [pc, #416]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	621a      	str	r2, [r3, #32]
      hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80011be:	4b67      	ldr	r3, [pc, #412]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 80011c0:	2204      	movs	r2, #4
 80011c2:	625a      	str	r2, [r3, #36]	; 0x24
      hdma_spi1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80011c4:	4b65      	ldr	r3, [pc, #404]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	629a      	str	r2, [r3, #40]	; 0x28
      hdma_spi1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 80011ca:	4b64      	ldr	r3, [pc, #400]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	62da      	str	r2, [r3, #44]	; 0x2c
      hdma_spi1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80011d0:	4b62      	ldr	r3, [pc, #392]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	631a      	str	r2, [r3, #48]	; 0x30
      if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80011d6:	4861      	ldr	r0, [pc, #388]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 80011d8:	f000 fea0 	bl	8001f1c <HAL_DMA_Init>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <HAL_SPI_MspInit+0x142>
      {
        Error_Handler();
 80011e2:	f7ff ff3a 	bl	800105a <Error_Handler>
      }

      __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a5c      	ldr	r2, [pc, #368]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 80011ea:	67da      	str	r2, [r3, #124]	; 0x7c
 80011ec:	4a5b      	ldr	r2, [pc, #364]	; (800135c <HAL_SPI_MspInit+0x2b8>)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6393      	str	r3, [r2, #56]	; 0x38

      /* SPI1 interrupt Init */
      HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80011f2:	2200      	movs	r2, #0
 80011f4:	2100      	movs	r1, #0
 80011f6:	2023      	movs	r0, #35	; 0x23
 80011f8:	f000 fe5b 	bl	8001eb2 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80011fc:	2023      	movs	r0, #35	; 0x23
 80011fe:	f000 fe72 	bl	8001ee6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
    }
  if(hspi->Instance==SPI2)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a57      	ldr	r2, [pc, #348]	; (8001364 <HAL_SPI_MspInit+0x2c0>)
 8001208:	4293      	cmp	r3, r2
 800120a:	f040 809c 	bne.w	8001346 <HAL_SPI_MspInit+0x2a2>
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800120e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001212:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001214:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001218:	67fb      	str	r3, [r7, #124]	; 0x7c
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 800121a:	2301      	movs	r3, #1
 800121c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2N = 50;
 800121e:	2332      	movs	r3, #50	; 0x32
 8001220:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001222:	2302      	movs	r3, #2
 8001224:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001226:	2302      	movs	r3, #2
 8001228:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800122a:	2302      	movs	r3, #2
 800122c:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800122e:	23c0      	movs	r3, #192	; 0xc0
 8001230:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001232:	2300      	movs	r3, #0
 8001234:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800123a:	f107 0320 	add.w	r3, r7, #32
 800123e:	4618      	mov	r0, r3
 8001240:	f004 ffce 	bl	80061e0 <HAL_RCCEx_PeriphCLKConfig>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <HAL_SPI_MspInit+0x1aa>
    {
      Error_Handler();
 800124a:	f7ff ff06 	bl	800105a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800124e:	4b41      	ldr	r3, [pc, #260]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 8001250:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001254:	4a3f      	ldr	r2, [pc, #252]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 8001256:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800125a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800125e:	4b3d      	ldr	r3, [pc, #244]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 8001260:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001264:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001268:	617b      	str	r3, [r7, #20]
 800126a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800126c:	4b39      	ldr	r3, [pc, #228]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 800126e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001272:	4a38      	ldr	r2, [pc, #224]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 8001274:	f043 0304 	orr.w	r3, r3, #4
 8001278:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800127c:	4b35      	ldr	r3, [pc, #212]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 800127e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001282:	f003 0304 	and.w	r3, r3, #4
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800128a:	4b32      	ldr	r3, [pc, #200]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 800128c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001290:	4a30      	ldr	r2, [pc, #192]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 8001292:	f043 0302 	orr.w	r3, r3, #2
 8001296:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800129a:	4b2e      	ldr	r3, [pc, #184]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 800129c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012a0:	f003 0302 	and.w	r3, r3, #2
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012a8:	4b2a      	ldr	r3, [pc, #168]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 80012aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012ae:	4a29      	ldr	r2, [pc, #164]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 80012b0:	f043 0308 	orr.w	r3, r3, #8
 80012b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012b8:	4b26      	ldr	r3, [pc, #152]	; (8001354 <HAL_SPI_MspInit+0x2b0>)
 80012ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012be:	f003 0308 	and.w	r3, r3, #8
 80012c2:	60bb      	str	r3, [r7, #8]
 80012c4:	68bb      	ldr	r3, [r7, #8]
    PC2_C     ------> SPI2_MISO
    PC3_C     ------> SPI2_MOSI
    PB12     ------> SPI2_NSS
    PD3     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012c6:	230c      	movs	r3, #12
 80012c8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012cc:	2302      	movs	r3, #2
 80012ce:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d8:	2300      	movs	r3, #0
 80012da:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012de:	2305      	movs	r3, #5
 80012e0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012e4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80012e8:	4619      	mov	r1, r3
 80012ea:	481f      	ldr	r0, [pc, #124]	; (8001368 <HAL_SPI_MspInit+0x2c4>)
 80012ec:	f003 fda4 	bl	8004e38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80012f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012f4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f8:	2302      	movs	r3, #2
 80012fa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001304:	2300      	movs	r3, #0
 8001306:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800130a:	2305      	movs	r3, #5
 800130c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001310:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001314:	4619      	mov	r1, r3
 8001316:	4815      	ldr	r0, [pc, #84]	; (800136c <HAL_SPI_MspInit+0x2c8>)
 8001318:	f003 fd8e 	bl	8004e38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800131c:	2308      	movs	r3, #8
 800131e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001322:	2302      	movs	r3, #2
 8001324:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132e:	2300      	movs	r3, #0
 8001330:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001334:	2305      	movs	r3, #5
 8001336:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800133a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800133e:	4619      	mov	r1, r3
 8001340:	480b      	ldr	r0, [pc, #44]	; (8001370 <HAL_SPI_MspInit+0x2cc>)
 8001342:	f003 fd79 	bl	8004e38 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001346:	bf00      	nop
 8001348:	37f0      	adds	r7, #240	; 0xf0
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40013000 	.word	0x40013000
 8001354:	58024400 	.word	0x58024400
 8001358:	58020000 	.word	0x58020000
 800135c:	240017ac 	.word	0x240017ac
 8001360:	40020410 	.word	0x40020410
 8001364:	40003800 	.word	0x40003800
 8001368:	58020800 	.word	0x58020800
 800136c:	58020400 	.word	0x58020400
 8001370:	58020c00 	.word	0x58020c00

08001374 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b0ea      	sub	sp, #424	; 0x1a8
 8001378:	af00      	add	r7, sp, #0
 800137a:	1d3b      	adds	r3, r7, #4
 800137c:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137e:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]
 800138a:	60da      	str	r2, [r3, #12]
 800138c:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800138e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001392:	22bc      	movs	r2, #188	; 0xbc
 8001394:	2100      	movs	r1, #0
 8001396:	4618      	mov	r0, r3
 8001398:	f008 fafc 	bl	8009994 <memset>
  if(huart->Instance==USART1)
 800139c:	1d3b      	adds	r3, r7, #4
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a97      	ldr	r2, [pc, #604]	; (8001600 <HAL_UART_MspInit+0x28c>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d17c      	bne.n	80014a2 <HAL_UART_MspInit+0x12e>
//    {
//      Error_Handler();
//    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013a8:	4b96      	ldr	r3, [pc, #600]	; (8001604 <HAL_UART_MspInit+0x290>)
 80013aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80013ae:	4a95      	ldr	r2, [pc, #596]	; (8001604 <HAL_UART_MspInit+0x290>)
 80013b0:	f043 0310 	orr.w	r3, r3, #16
 80013b4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80013b8:	4b92      	ldr	r3, [pc, #584]	; (8001604 <HAL_UART_MspInit+0x290>)
 80013ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80013be:	f003 0310 	and.w	r3, r3, #16
 80013c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80013c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ca:	4b8e      	ldr	r3, [pc, #568]	; (8001604 <HAL_UART_MspInit+0x290>)
 80013cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013d0:	4a8c      	ldr	r2, [pc, #560]	; (8001604 <HAL_UART_MspInit+0x290>)
 80013d2:	f043 0302 	orr.w	r3, r3, #2
 80013d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013da:	4b8a      	ldr	r3, [pc, #552]	; (8001604 <HAL_UART_MspInit+0x290>)
 80013dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80013e8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80013ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013f0:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f4:	2302      	movs	r3, #2
 80013f6:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001400:	2300      	movs	r3, #0
 8001402:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001406:	2304      	movs	r3, #4
 8001408:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140c:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8001410:	4619      	mov	r1, r3
 8001412:	487d      	ldr	r0, [pc, #500]	; (8001608 <HAL_UART_MspInit+0x294>)
 8001414:	f003 fd10 	bl	8004e38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001418:	2340      	movs	r3, #64	; 0x40
 800141a:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141e:	2302      	movs	r3, #2
 8001420:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142a:	2300      	movs	r3, #0
 800142c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001430:	2307      	movs	r3, #7
 8001432:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001436:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 800143a:	4619      	mov	r1, r3
 800143c:	4872      	ldr	r0, [pc, #456]	; (8001608 <HAL_UART_MspInit+0x294>)
 800143e:	f003 fcfb 	bl	8004e38 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream0;
 8001442:	4b72      	ldr	r3, [pc, #456]	; (800160c <HAL_UART_MspInit+0x298>)
 8001444:	4a72      	ldr	r2, [pc, #456]	; (8001610 <HAL_UART_MspInit+0x29c>)
 8001446:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001448:	4b70      	ldr	r3, [pc, #448]	; (800160c <HAL_UART_MspInit+0x298>)
 800144a:	222a      	movs	r2, #42	; 0x2a
 800144c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800144e:	4b6f      	ldr	r3, [pc, #444]	; (800160c <HAL_UART_MspInit+0x298>)
 8001450:	2240      	movs	r2, #64	; 0x40
 8001452:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001454:	4b6d      	ldr	r3, [pc, #436]	; (800160c <HAL_UART_MspInit+0x298>)
 8001456:	2200      	movs	r2, #0
 8001458:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800145a:	4b6c      	ldr	r3, [pc, #432]	; (800160c <HAL_UART_MspInit+0x298>)
 800145c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001460:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001462:	4b6a      	ldr	r3, [pc, #424]	; (800160c <HAL_UART_MspInit+0x298>)
 8001464:	2200      	movs	r2, #0
 8001466:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001468:	4b68      	ldr	r3, [pc, #416]	; (800160c <HAL_UART_MspInit+0x298>)
 800146a:	2200      	movs	r2, #0
 800146c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800146e:	4b67      	ldr	r3, [pc, #412]	; (800160c <HAL_UART_MspInit+0x298>)
 8001470:	2200      	movs	r2, #0
 8001472:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001474:	4b65      	ldr	r3, [pc, #404]	; (800160c <HAL_UART_MspInit+0x298>)
 8001476:	2200      	movs	r2, #0
 8001478:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800147a:	4b64      	ldr	r3, [pc, #400]	; (800160c <HAL_UART_MspInit+0x298>)
 800147c:	2200      	movs	r2, #0
 800147e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001480:	4862      	ldr	r0, [pc, #392]	; (800160c <HAL_UART_MspInit+0x298>)
 8001482:	f000 fd4b 	bl	8001f1c <HAL_DMA_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <HAL_UART_MspInit+0x11c>
    {
      Error_Handler();
 800148c:	f7ff fde5 	bl	800105a <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a5d      	ldr	r2, [pc, #372]	; (800160c <HAL_UART_MspInit+0x298>)
 8001496:	679a      	str	r2, [r3, #120]	; 0x78
 8001498:	4a5c      	ldr	r2, [pc, #368]	; (800160c <HAL_UART_MspInit+0x298>)
 800149a:	1d3b      	adds	r3, r7, #4
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80014a0:	e0a9      	b.n	80015f6 <HAL_UART_MspInit+0x282>
  else if(huart->Instance==USART3)
 80014a2:	1d3b      	adds	r3, r7, #4
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a5a      	ldr	r2, [pc, #360]	; (8001614 <HAL_UART_MspInit+0x2a0>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	f040 80a3 	bne.w	80015f6 <HAL_UART_MspInit+0x282>
	  RCC_PeriphCLKInitTypeDef usart3ClkInitStr = {0};
 80014b0:	f107 030c 	add.w	r3, r7, #12
 80014b4:	4618      	mov	r0, r3
 80014b6:	23bc      	movs	r3, #188	; 0xbc
 80014b8:	461a      	mov	r2, r3
 80014ba:	2100      	movs	r1, #0
 80014bc:	f008 fa6a 	bl	8009994 <memset>
	  usart3ClkInitStr.PeriphClockSelection = RCC_PERIPHCLK_USART234578;
 80014c0:	f107 030c 	add.w	r3, r7, #12
 80014c4:	2202      	movs	r2, #2
 80014c6:	601a      	str	r2, [r3, #0]
	  usart3ClkInitStr.PLL3.PLL3M = 1;
 80014c8:	f107 030c 	add.w	r3, r7, #12
 80014cc:	2201      	movs	r2, #1
 80014ce:	625a      	str	r2, [r3, #36]	; 0x24
	  usart3ClkInitStr.PLL3.PLL3N = 60;
 80014d0:	f107 030c 	add.w	r3, r7, #12
 80014d4:	223c      	movs	r2, #60	; 0x3c
 80014d6:	629a      	str	r2, [r3, #40]	; 0x28
	  usart3ClkInitStr.PLL3.PLL3P = 32;
 80014d8:	f107 030c 	add.w	r3, r7, #12
 80014dc:	2220      	movs	r2, #32
 80014de:	62da      	str	r2, [r3, #44]	; 0x2c
	  usart3ClkInitStr.PLL3.PLL3Q = 5;
 80014e0:	f107 030c 	add.w	r3, r7, #12
 80014e4:	2205      	movs	r2, #5
 80014e6:	631a      	str	r2, [r3, #48]	; 0x30
	  usart3ClkInitStr.PLL3.PLL3R = 6;
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	2206      	movs	r2, #6
 80014ee:	635a      	str	r2, [r3, #52]	; 0x34
	  usart3ClkInitStr.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 80014f0:	f107 030c 	add.w	r3, r7, #12
 80014f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014f8:	639a      	str	r2, [r3, #56]	; 0x38
	  usart3ClkInitStr.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80014fa:	f107 030c 	add.w	r3, r7, #12
 80014fe:	2200      	movs	r2, #0
 8001500:	63da      	str	r2, [r3, #60]	; 0x3c
	  usart3ClkInitStr.PLL3.PLL3FRACN = 0;
 8001502:	f107 030c 	add.w	r3, r7, #12
 8001506:	2200      	movs	r2, #0
 8001508:	641a      	str	r2, [r3, #64]	; 0x40
	  usart3ClkInitStr.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL3;
 800150a:	f107 030c 	add.w	r3, r7, #12
 800150e:	2202      	movs	r2, #2
 8001510:	675a      	str	r2, [r3, #116]	; 0x74
	  if (HAL_RCCEx_PeriphCLKConfig(&usart3ClkInitStr) != HAL_OK)
 8001512:	f107 030c 	add.w	r3, r7, #12
 8001516:	4618      	mov	r0, r3
 8001518:	f004 fe62 	bl	80061e0 <HAL_RCCEx_PeriphCLKConfig>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <HAL_UART_MspInit+0x1b2>
	    Error_Handler();
 8001522:	f7ff fd9a 	bl	800105a <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001526:	4b37      	ldr	r3, [pc, #220]	; (8001604 <HAL_UART_MspInit+0x290>)
 8001528:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800152c:	4a35      	ldr	r2, [pc, #212]	; (8001604 <HAL_UART_MspInit+0x290>)
 800152e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001532:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001536:	4b33      	ldr	r3, [pc, #204]	; (8001604 <HAL_UART_MspInit+0x290>)
 8001538:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800153c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001540:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001544:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001548:	4b2e      	ldr	r3, [pc, #184]	; (8001604 <HAL_UART_MspInit+0x290>)
 800154a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800154e:	4a2d      	ldr	r2, [pc, #180]	; (8001604 <HAL_UART_MspInit+0x290>)
 8001550:	f043 0308 	orr.w	r3, r3, #8
 8001554:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001558:	4b2a      	ldr	r3, [pc, #168]	; (8001604 <HAL_UART_MspInit+0x290>)
 800155a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800155e:	f003 0308 	and.w	r3, r3, #8
 8001562:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001566:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800156a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800156e:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001572:	2302      	movs	r3, #2
 8001574:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800157e:	2303      	movs	r3, #3
 8001580:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001584:	2307      	movs	r3, #7
 8001586:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800158a:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 800158e:	4619      	mov	r1, r3
 8001590:	4821      	ldr	r0, [pc, #132]	; (8001618 <HAL_UART_MspInit+0x2a4>)
 8001592:	f003 fc51 	bl	8004e38 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream1;
 8001596:	4b21      	ldr	r3, [pc, #132]	; (800161c <HAL_UART_MspInit+0x2a8>)
 8001598:	4a21      	ldr	r2, [pc, #132]	; (8001620 <HAL_UART_MspInit+0x2ac>)
 800159a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800159c:	4b1f      	ldr	r3, [pc, #124]	; (800161c <HAL_UART_MspInit+0x2a8>)
 800159e:	222e      	movs	r2, #46	; 0x2e
 80015a0:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015a2:	4b1e      	ldr	r3, [pc, #120]	; (800161c <HAL_UART_MspInit+0x2a8>)
 80015a4:	2240      	movs	r2, #64	; 0x40
 80015a6:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015a8:	4b1c      	ldr	r3, [pc, #112]	; (800161c <HAL_UART_MspInit+0x2a8>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015ae:	4b1b      	ldr	r3, [pc, #108]	; (800161c <HAL_UART_MspInit+0x2a8>)
 80015b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015b4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015b6:	4b19      	ldr	r3, [pc, #100]	; (800161c <HAL_UART_MspInit+0x2a8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80015bc:	4b17      	ldr	r3, [pc, #92]	; (800161c <HAL_UART_MspInit+0x2a8>)
 80015be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015c2:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80015c4:	4b15      	ldr	r3, [pc, #84]	; (800161c <HAL_UART_MspInit+0x2a8>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80015ca:	4b14      	ldr	r3, [pc, #80]	; (800161c <HAL_UART_MspInit+0x2a8>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015d0:	4b12      	ldr	r3, [pc, #72]	; (800161c <HAL_UART_MspInit+0x2a8>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80015d6:	4811      	ldr	r0, [pc, #68]	; (800161c <HAL_UART_MspInit+0x2a8>)
 80015d8:	f000 fca0 	bl	8001f1c <HAL_DMA_Init>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <HAL_UART_MspInit+0x272>
      Error_Handler();
 80015e2:	f7ff fd3a 	bl	800105a <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80015e6:	1d3b      	adds	r3, r7, #4
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a0c      	ldr	r2, [pc, #48]	; (800161c <HAL_UART_MspInit+0x2a8>)
 80015ec:	679a      	str	r2, [r3, #120]	; 0x78
 80015ee:	4a0b      	ldr	r2, [pc, #44]	; (800161c <HAL_UART_MspInit+0x2a8>)
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	6393      	str	r3, [r2, #56]	; 0x38
}
 80015f6:	bf00      	nop
 80015f8:	f507 77d4 	add.w	r7, r7, #424	; 0x1a8
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40011000 	.word	0x40011000
 8001604:	58024400 	.word	0x58024400
 8001608:	58020400 	.word	0x58020400
 800160c:	2400161c 	.word	0x2400161c
 8001610:	40020010 	.word	0x40020010
 8001614:	40004800 	.word	0x40004800
 8001618:	58020c00 	.word	0x58020c00
 800161c:	240015a4 	.word	0x240015a4
 8001620:	40020028 	.word	0x40020028

08001624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001628:	e7fe      	b.n	8001628 <NMI_Handler+0x4>

0800162a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800162e:	e7fe      	b.n	800162e <HardFault_Handler+0x4>

08001630 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001634:	e7fe      	b.n	8001634 <MemManage_Handler+0x4>

08001636 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001636:	b480      	push	{r7}
 8001638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800163a:	e7fe      	b.n	800163a <BusFault_Handler+0x4>

0800163c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001640:	e7fe      	b.n	8001640 <UsageFault_Handler+0x4>

08001642 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800165e:	b480      	push	{r7}
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001670:	f000 fae4 	bl	8001c3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001674:	bf00      	nop
 8001676:	bd80      	pop	{r7, pc}

08001678 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800167c:	4802      	ldr	r0, [pc, #8]	; (8001688 <DMA1_Stream0_IRQHandler+0x10>)
 800167e:	f002 f895 	bl	80037ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	2400161c 	.word	0x2400161c

0800168c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
	BSP_LED_On(LED2);
 8001690:	2001      	movs	r0, #1
 8001692:	f000 f8a9 	bl	80017e8 <BSP_LED_On>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001696:	4802      	ldr	r0, [pc, #8]	; (80016a0 <DMA1_Stream1_IRQHandler+0x14>)
 8001698:	f002 f888 	bl	80037ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	240015a4 	.word	0x240015a4

080016a4 <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */
	  BSP_LED_On(LED1);
 80016a8:	2000      	movs	r0, #0
 80016aa:	f000 f89d 	bl	80017e8 <BSP_LED_On>
  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80016ae:	4802      	ldr	r0, [pc, #8]	; (80016b8 <DMA2_Stream0_IRQHandler+0x14>)
 80016b0:	f002 f87c 	bl	80037ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	240017ac 	.word	0x240017ac

080016bc <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_USER_PIN);
 80016c0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80016c4:	f003 fd9b 	bl	80051fe <HAL_GPIO_EXTI_IRQHandler>
}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}

080016cc <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
	BSP_LED_On(LED2);
 80016d0:	2001      	movs	r0, #1
 80016d2:	f000 f889 	bl	80017e8 <BSP_LED_On>
  HAL_UART_IRQHandler(&huart3);
 80016d6:	4802      	ldr	r0, [pc, #8]	; (80016e0 <USART3_IRQHandler+0x14>)
 80016d8:	f006 fd80 	bl	80081dc <HAL_UART_IRQHandler>
}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	2400110c 	.word	0x2400110c

080016e4 <SPI1_IRQHandler>:

void SPI1_IRQHandler(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi1);
 80016e8:	4803      	ldr	r0, [pc, #12]	; (80016f8 <SPI1_IRQHandler+0x14>)
 80016ea:	f006 f9dd 	bl	8007aa8 <HAL_SPI_IRQHandler>
  BSP_LED_On(LED2);
 80016ee:	2001      	movs	r0, #1
 80016f0:	f000 f87a 	bl	80017e8 <BSP_LED_On>
}
 80016f4:	bf00      	nop
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	24001724 	.word	0x24001724

080016fc <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08c      	sub	sp, #48	; 0x30
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001706:	2300      	movs	r3, #0
 8001708:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800170a:	79fb      	ldrb	r3, [r7, #7]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d009      	beq.n	8001724 <BSP_LED_Init+0x28>
 8001710:	79fb      	ldrb	r3, [r7, #7]
 8001712:	2b01      	cmp	r3, #1
 8001714:	d006      	beq.n	8001724 <BSP_LED_Init+0x28>
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	2b02      	cmp	r3, #2
 800171a:	d003      	beq.n	8001724 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800171c:	f06f 0301 	mvn.w	r3, #1
 8001720:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001722:	e055      	b.n	80017d0 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d10f      	bne.n	800174a <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 800172a:	4b2c      	ldr	r3, [pc, #176]	; (80017dc <BSP_LED_Init+0xe0>)
 800172c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001730:	4a2a      	ldr	r2, [pc, #168]	; (80017dc <BSP_LED_Init+0xe0>)
 8001732:	f043 0302 	orr.w	r3, r3, #2
 8001736:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800173a:	4b28      	ldr	r3, [pc, #160]	; (80017dc <BSP_LED_Init+0xe0>)
 800173c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	e021      	b.n	800178e <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d10f      	bne.n	8001770 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001750:	4b22      	ldr	r3, [pc, #136]	; (80017dc <BSP_LED_Init+0xe0>)
 8001752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001756:	4a21      	ldr	r2, [pc, #132]	; (80017dc <BSP_LED_Init+0xe0>)
 8001758:	f043 0310 	orr.w	r3, r3, #16
 800175c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001760:	4b1e      	ldr	r3, [pc, #120]	; (80017dc <BSP_LED_Init+0xe0>)
 8001762:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001766:	f003 0310 	and.w	r3, r3, #16
 800176a:	613b      	str	r3, [r7, #16]
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	e00e      	b.n	800178e <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001770:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <BSP_LED_Init+0xe0>)
 8001772:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001776:	4a19      	ldr	r2, [pc, #100]	; (80017dc <BSP_LED_Init+0xe0>)
 8001778:	f043 0302 	orr.w	r3, r3, #2
 800177c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001780:	4b16      	ldr	r3, [pc, #88]	; (80017dc <BSP_LED_Init+0xe0>)
 8001782:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001786:	f003 0302 	and.w	r3, r3, #2
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	4a13      	ldr	r2, [pc, #76]	; (80017e0 <BSP_LED_Init+0xe4>)
 8001792:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001796:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001798:	2301      	movs	r3, #1
 800179a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017a0:	2303      	movs	r3, #3
 80017a2:	627b      	str	r3, [r7, #36]	; 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	4a0f      	ldr	r2, [pc, #60]	; (80017e4 <BSP_LED_Init+0xe8>)
 80017a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ac:	f107 0218 	add.w	r2, r7, #24
 80017b0:	4611      	mov	r1, r2
 80017b2:	4618      	mov	r0, r3
 80017b4:	f003 fb40 	bl	8004e38 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	4a0a      	ldr	r2, [pc, #40]	; (80017e4 <BSP_LED_Init+0xe8>)
 80017bc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017c0:	79fb      	ldrb	r3, [r7, #7]
 80017c2:	4a07      	ldr	r2, [pc, #28]	; (80017e0 <BSP_LED_Init+0xe4>)
 80017c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017c8:	2200      	movs	r2, #0
 80017ca:	4619      	mov	r1, r3
 80017cc:	f003 fce4 	bl	8005198 <HAL_GPIO_WritePin>
  }

  return ret;
 80017d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3730      	adds	r7, #48	; 0x30
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	58024400 	.word	0x58024400
 80017e0:	080099bc 	.word	0x080099bc
 80017e4:	24000000 	.word	0x24000000

080017e8 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80017f2:	2300      	movs	r3, #0
 80017f4:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d009      	beq.n	8001810 <BSP_LED_On+0x28>
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d006      	beq.n	8001810 <BSP_LED_On+0x28>
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	2b02      	cmp	r3, #2
 8001806:	d003      	beq.n	8001810 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001808:	f06f 0301 	mvn.w	r3, #1
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	e00b      	b.n	8001828 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8001810:	79fb      	ldrb	r3, [r7, #7]
 8001812:	4a08      	ldr	r2, [pc, #32]	; (8001834 <BSP_LED_On+0x4c>)
 8001814:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	4a07      	ldr	r2, [pc, #28]	; (8001838 <BSP_LED_On+0x50>)
 800181c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001820:	2201      	movs	r2, #1
 8001822:	4619      	mov	r1, r3
 8001824:	f003 fcb8 	bl	8005198 <HAL_GPIO_WritePin>
  }

  return ret;
 8001828:	68fb      	ldr	r3, [r7, #12]
}
 800182a:	4618      	mov	r0, r3
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	24000000 	.word	0x24000000
 8001838:	080099bc 	.word	0x080099bc

0800183c <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d009      	beq.n	8001864 <BSP_LED_Off+0x28>
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d006      	beq.n	8001864 <BSP_LED_Off+0x28>
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	2b02      	cmp	r3, #2
 800185a:	d003      	beq.n	8001864 <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800185c:	f06f 0301 	mvn.w	r3, #1
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	e00b      	b.n	800187c <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	4a08      	ldr	r2, [pc, #32]	; (8001888 <BSP_LED_Off+0x4c>)
 8001868:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	4a07      	ldr	r2, [pc, #28]	; (800188c <BSP_LED_Off+0x50>)
 8001870:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001874:	2200      	movs	r2, #0
 8001876:	4619      	mov	r1, r3
 8001878:	f003 fc8e 	bl	8005198 <HAL_GPIO_WritePin>
  }

  return ret;
 800187c:	68fb      	ldr	r3, [r7, #12]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	24000000 	.word	0x24000000
 800188c:	080099bc 	.word	0x080099bc

08001890 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800189a:	2300      	movs	r3, #0
 800189c:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d009      	beq.n	80018b8 <BSP_LED_Toggle+0x28>
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d006      	beq.n	80018b8 <BSP_LED_Toggle+0x28>
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d003      	beq.n	80018b8 <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80018b0:	f06f 0301 	mvn.w	r3, #1
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	e00b      	b.n	80018d0 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	4a08      	ldr	r2, [pc, #32]	; (80018dc <BSP_LED_Toggle+0x4c>)
 80018bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	4907      	ldr	r1, [pc, #28]	; (80018e0 <BSP_LED_Toggle+0x50>)
 80018c4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80018c8:	4619      	mov	r1, r3
 80018ca:	4610      	mov	r0, r2
 80018cc:	f003 fc7d 	bl	80051ca <HAL_GPIO_TogglePin>
  }

  return ret;
 80018d0:	68fb      	ldr	r3, [r7, #12]
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	24000000 	.word	0x24000000
 80018e0:	080099bc 	.word	0x080099bc

080018e4 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b088      	sub	sp, #32
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	460a      	mov	r2, r1
 80018ee:	71fb      	strb	r3, [r7, #7]
 80018f0:	4613      	mov	r3, r2
 80018f2:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80018f4:	4b2d      	ldr	r3, [pc, #180]	; (80019ac <BSP_PB_Init+0xc8>)
 80018f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018fa:	4a2c      	ldr	r2, [pc, #176]	; (80019ac <BSP_PB_Init+0xc8>)
 80018fc:	f043 0304 	orr.w	r3, r3, #4
 8001900:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001904:	4b29      	ldr	r3, [pc, #164]	; (80019ac <BSP_PB_Init+0xc8>)
 8001906:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800190a:	f003 0304 	and.w	r3, r3, #4
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001912:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001916:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001918:	2302      	movs	r3, #2
 800191a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800191c:	2302      	movs	r3, #2
 800191e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001920:	79bb      	ldrb	r3, [r7, #6]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d10c      	bne.n	8001940 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001926:	2300      	movs	r3, #0
 8001928:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800192a:	79fb      	ldrb	r3, [r7, #7]
 800192c:	4a20      	ldr	r2, [pc, #128]	; (80019b0 <BSP_PB_Init+0xcc>)
 800192e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001932:	f107 020c 	add.w	r2, r7, #12
 8001936:	4611      	mov	r1, r2
 8001938:	4618      	mov	r0, r3
 800193a:	f003 fa7d 	bl	8004e38 <HAL_GPIO_Init>
 800193e:	e030      	b.n	80019a2 <BSP_PB_Init+0xbe>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001940:	4b1c      	ldr	r3, [pc, #112]	; (80019b4 <BSP_PB_Init+0xd0>)
 8001942:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	4a1a      	ldr	r2, [pc, #104]	; (80019b0 <BSP_PB_Init+0xcc>)
 8001948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800194c:	f107 020c 	add.w	r2, r7, #12
 8001950:	4611      	mov	r1, r2
 8001952:	4618      	mov	r0, r3
 8001954:	f003 fa70 	bl	8004e38 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	00db      	lsls	r3, r3, #3
 800195c:	4a16      	ldr	r2, [pc, #88]	; (80019b8 <BSP_PB_Init+0xd4>)
 800195e:	441a      	add	r2, r3
 8001960:	79fb      	ldrb	r3, [r7, #7]
 8001962:	4916      	ldr	r1, [pc, #88]	; (80019bc <BSP_PB_Init+0xd8>)
 8001964:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001968:	4619      	mov	r1, r3
 800196a:	4610      	mov	r0, r2
 800196c:	f003 fa4f 	bl	8004e0e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001970:	79fb      	ldrb	r3, [r7, #7]
 8001972:	00db      	lsls	r3, r3, #3
 8001974:	4a10      	ldr	r2, [pc, #64]	; (80019b8 <BSP_PB_Init+0xd4>)
 8001976:	1898      	adds	r0, r3, r2
 8001978:	79fb      	ldrb	r3, [r7, #7]
 800197a:	4a11      	ldr	r2, [pc, #68]	; (80019c0 <BSP_PB_Init+0xdc>)
 800197c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001980:	461a      	mov	r2, r3
 8001982:	2100      	movs	r1, #0
 8001984:	f003 fa24 	bl	8004dd0 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001988:	2028      	movs	r0, #40	; 0x28
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	4a0d      	ldr	r2, [pc, #52]	; (80019c4 <BSP_PB_Init+0xe0>)
 800198e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001992:	2200      	movs	r2, #0
 8001994:	4619      	mov	r1, r3
 8001996:	f000 fa8c 	bl	8001eb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800199a:	2328      	movs	r3, #40	; 0x28
 800199c:	4618      	mov	r0, r3
 800199e:	f000 faa2 	bl	8001ee6 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80019a2:	2300      	movs	r3, #0
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3720      	adds	r7, #32
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	58024400 	.word	0x58024400
 80019b0:	2400000c 	.word	0x2400000c
 80019b4:	11110000 	.word	0x11110000
 80019b8:	24001824 	.word	0x24001824
 80019bc:	080099c4 	.word	0x080099c4
 80019c0:	24000010 	.word	0x24000010
 80019c4:	24000014 	.word	0x24000014

080019c8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80019d2:	bf00      	nop
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80019e2:	2000      	movs	r0, #0
 80019e4:	f7ff fff0 	bl	80019c8 <BSP_PB_Callback>
}
 80019e8:	bf00      	nop
 80019ea:	bd80      	pop	{r7, pc}

080019ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80019f0:	4b39      	ldr	r3, [pc, #228]	; (8001ad8 <SystemInit+0xec>)
 80019f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019f6:	4a38      	ldr	r2, [pc, #224]	; (8001ad8 <SystemInit+0xec>)
 80019f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001a00:	4b36      	ldr	r3, [pc, #216]	; (8001adc <SystemInit+0xf0>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 030f 	and.w	r3, r3, #15
 8001a08:	2b06      	cmp	r3, #6
 8001a0a:	d807      	bhi.n	8001a1c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a0c:	4b33      	ldr	r3, [pc, #204]	; (8001adc <SystemInit+0xf0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f023 030f 	bic.w	r3, r3, #15
 8001a14:	4a31      	ldr	r2, [pc, #196]	; (8001adc <SystemInit+0xf0>)
 8001a16:	f043 0307 	orr.w	r3, r3, #7
 8001a1a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001a1c:	4b30      	ldr	r3, [pc, #192]	; (8001ae0 <SystemInit+0xf4>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a2f      	ldr	r2, [pc, #188]	; (8001ae0 <SystemInit+0xf4>)
 8001a22:	f043 0301 	orr.w	r3, r3, #1
 8001a26:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001a28:	4b2d      	ldr	r3, [pc, #180]	; (8001ae0 <SystemInit+0xf4>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001a2e:	4b2c      	ldr	r3, [pc, #176]	; (8001ae0 <SystemInit+0xf4>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	492b      	ldr	r1, [pc, #172]	; (8001ae0 <SystemInit+0xf4>)
 8001a34:	4b2b      	ldr	r3, [pc, #172]	; (8001ae4 <SystemInit+0xf8>)
 8001a36:	4013      	ands	r3, r2
 8001a38:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001a3a:	4b28      	ldr	r3, [pc, #160]	; (8001adc <SystemInit+0xf0>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0308 	and.w	r3, r3, #8
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d007      	beq.n	8001a56 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a46:	4b25      	ldr	r3, [pc, #148]	; (8001adc <SystemInit+0xf0>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f023 030f 	bic.w	r3, r3, #15
 8001a4e:	4a23      	ldr	r2, [pc, #140]	; (8001adc <SystemInit+0xf0>)
 8001a50:	f043 0307 	orr.w	r3, r3, #7
 8001a54:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001a56:	4b22      	ldr	r3, [pc, #136]	; (8001ae0 <SystemInit+0xf4>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001a5c:	4b20      	ldr	r3, [pc, #128]	; (8001ae0 <SystemInit+0xf4>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001a62:	4b1f      	ldr	r3, [pc, #124]	; (8001ae0 <SystemInit+0xf4>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001a68:	4b1d      	ldr	r3, [pc, #116]	; (8001ae0 <SystemInit+0xf4>)
 8001a6a:	4a1f      	ldr	r2, [pc, #124]	; (8001ae8 <SystemInit+0xfc>)
 8001a6c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001a6e:	4b1c      	ldr	r3, [pc, #112]	; (8001ae0 <SystemInit+0xf4>)
 8001a70:	4a1e      	ldr	r2, [pc, #120]	; (8001aec <SystemInit+0x100>)
 8001a72:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001a74:	4b1a      	ldr	r3, [pc, #104]	; (8001ae0 <SystemInit+0xf4>)
 8001a76:	4a1e      	ldr	r2, [pc, #120]	; (8001af0 <SystemInit+0x104>)
 8001a78:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001a7a:	4b19      	ldr	r3, [pc, #100]	; (8001ae0 <SystemInit+0xf4>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001a80:	4b17      	ldr	r3, [pc, #92]	; (8001ae0 <SystemInit+0xf4>)
 8001a82:	4a1b      	ldr	r2, [pc, #108]	; (8001af0 <SystemInit+0x104>)
 8001a84:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001a86:	4b16      	ldr	r3, [pc, #88]	; (8001ae0 <SystemInit+0xf4>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001a8c:	4b14      	ldr	r3, [pc, #80]	; (8001ae0 <SystemInit+0xf4>)
 8001a8e:	4a18      	ldr	r2, [pc, #96]	; (8001af0 <SystemInit+0x104>)
 8001a90:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001a92:	4b13      	ldr	r3, [pc, #76]	; (8001ae0 <SystemInit+0xf4>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a98:	4b11      	ldr	r3, [pc, #68]	; (8001ae0 <SystemInit+0xf4>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a10      	ldr	r2, [pc, #64]	; (8001ae0 <SystemInit+0xf4>)
 8001a9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aa2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001aa4:	4b0e      	ldr	r3, [pc, #56]	; (8001ae0 <SystemInit+0xf4>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001aaa:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <SystemInit+0x108>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	4b12      	ldr	r3, [pc, #72]	; (8001af8 <SystemInit+0x10c>)
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ab6:	d202      	bcs.n	8001abe <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001ab8:	4b10      	ldr	r3, [pc, #64]	; (8001afc <SystemInit+0x110>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001abe:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <SystemInit+0x114>)
 8001ac0:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001ac4:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ac6:	4b04      	ldr	r3, [pc, #16]	; (8001ad8 <SystemInit+0xec>)
 8001ac8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001acc:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001ace:	bf00      	nop
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	e000ed00 	.word	0xe000ed00
 8001adc:	52002000 	.word	0x52002000
 8001ae0:	58024400 	.word	0x58024400
 8001ae4:	eaf6ed7f 	.word	0xeaf6ed7f
 8001ae8:	02020200 	.word	0x02020200
 8001aec:	01ff0000 	.word	0x01ff0000
 8001af0:	01010280 	.word	0x01010280
 8001af4:	5c001000 	.word	0x5c001000
 8001af8:	ffff0000 	.word	0xffff0000
 8001afc:	51008108 	.word	0x51008108
 8001b00:	52004000 	.word	0x52004000

08001b04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001b04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b3c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b08:	f7ff ff70 	bl	80019ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b0c:	480c      	ldr	r0, [pc, #48]	; (8001b40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b0e:	490d      	ldr	r1, [pc, #52]	; (8001b44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b10:	4a0d      	ldr	r2, [pc, #52]	; (8001b48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b14:	e002      	b.n	8001b1c <LoopCopyDataInit>

08001b16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b1a:	3304      	adds	r3, #4

08001b1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b20:	d3f9      	bcc.n	8001b16 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b22:	4a0a      	ldr	r2, [pc, #40]	; (8001b4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b24:	4c0a      	ldr	r4, [pc, #40]	; (8001b50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b28:	e001      	b.n	8001b2e <LoopFillZerobss>

08001b2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b2c:	3204      	adds	r2, #4

08001b2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b30:	d3fb      	bcc.n	8001b2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b32:	f007 ff0b 	bl	800994c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b36:	f7fe fd4b 	bl	80005d0 <main>
  bx  lr
 8001b3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b3c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001b40:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001b44:	24000028 	.word	0x24000028
  ldr r2, =_sidata
 8001b48:	08009a18 	.word	0x08009a18
  ldr r2, =_sbss
 8001b4c:	24000040 	.word	0x24000040
  ldr r4, =_ebss
 8001b50:	240018c0 	.word	0x240018c0

08001b54 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b54:	e7fe      	b.n	8001b54 <ADC3_IRQHandler>
	...

08001b58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b5e:	2003      	movs	r0, #3
 8001b60:	f000 f99c 	bl	8001e9c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b64:	f004 f966 	bl	8005e34 <HAL_RCC_GetSysClockFreq>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	4b15      	ldr	r3, [pc, #84]	; (8001bc0 <HAL_Init+0x68>)
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	0a1b      	lsrs	r3, r3, #8
 8001b70:	f003 030f 	and.w	r3, r3, #15
 8001b74:	4913      	ldr	r1, [pc, #76]	; (8001bc4 <HAL_Init+0x6c>)
 8001b76:	5ccb      	ldrb	r3, [r1, r3]
 8001b78:	f003 031f 	and.w	r3, r3, #31
 8001b7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b80:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b82:	4b0f      	ldr	r3, [pc, #60]	; (8001bc0 <HAL_Init+0x68>)
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	4a0e      	ldr	r2, [pc, #56]	; (8001bc4 <HAL_Init+0x6c>)
 8001b8c:	5cd3      	ldrb	r3, [r2, r3]
 8001b8e:	f003 031f 	and.w	r3, r3, #31
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	fa22 f303 	lsr.w	r3, r2, r3
 8001b98:	4a0b      	ldr	r2, [pc, #44]	; (8001bc8 <HAL_Init+0x70>)
 8001b9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001b9c:	4a0b      	ldr	r2, [pc, #44]	; (8001bcc <HAL_Init+0x74>)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	f000 f814 	bl	8001bd0 <HAL_InitTick>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e002      	b.n	8001bb8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001bb2:	f7ff fa5d 	bl	8001070 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bb6:	2300      	movs	r3, #0
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3708      	adds	r7, #8
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	58024400 	.word	0x58024400
 8001bc4:	080099c8 	.word	0x080099c8
 8001bc8:	2400001c 	.word	0x2400001c
 8001bcc:	24000018 	.word	0x24000018

08001bd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001bd8:	4b15      	ldr	r3, [pc, #84]	; (8001c30 <HAL_InitTick+0x60>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d101      	bne.n	8001be4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e021      	b.n	8001c28 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001be4:	4b13      	ldr	r3, [pc, #76]	; (8001c34 <HAL_InitTick+0x64>)
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	4b11      	ldr	r3, [pc, #68]	; (8001c30 <HAL_InitTick+0x60>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	4619      	mov	r1, r3
 8001bee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f000 f981 	bl	8001f02 <HAL_SYSTICK_Config>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e00e      	b.n	8001c28 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2b0f      	cmp	r3, #15
 8001c0e:	d80a      	bhi.n	8001c26 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c10:	2200      	movs	r2, #0
 8001c12:	6879      	ldr	r1, [r7, #4]
 8001c14:	f04f 30ff 	mov.w	r0, #4294967295
 8001c18:	f000 f94b 	bl	8001eb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c1c:	4a06      	ldr	r2, [pc, #24]	; (8001c38 <HAL_InitTick+0x68>)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c22:	2300      	movs	r3, #0
 8001c24:	e000      	b.n	8001c28 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	24000024 	.word	0x24000024
 8001c34:	24000018 	.word	0x24000018
 8001c38:	24000020 	.word	0x24000020

08001c3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c40:	4b06      	ldr	r3, [pc, #24]	; (8001c5c <HAL_IncTick+0x20>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	461a      	mov	r2, r3
 8001c46:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <HAL_IncTick+0x24>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	4a04      	ldr	r2, [pc, #16]	; (8001c60 <HAL_IncTick+0x24>)
 8001c4e:	6013      	str	r3, [r2, #0]
}
 8001c50:	bf00      	nop
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	24000024 	.word	0x24000024
 8001c60:	240018bc 	.word	0x240018bc

08001c64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  return uwTick;
 8001c68:	4b03      	ldr	r3, [pc, #12]	; (8001c78 <HAL_GetTick+0x14>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	240018bc 	.word	0x240018bc

08001c7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c84:	f7ff ffee 	bl	8001c64 <HAL_GetTick>
 8001c88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c94:	d005      	beq.n	8001ca2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c96:	4b0a      	ldr	r3, [pc, #40]	; (8001cc0 <HAL_Delay+0x44>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ca2:	bf00      	nop
 8001ca4:	f7ff ffde 	bl	8001c64 <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d8f7      	bhi.n	8001ca4 <HAL_Delay+0x28>
  {
  }
}
 8001cb4:	bf00      	nop
 8001cb6:	bf00      	nop
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	24000024 	.word	0x24000024

08001cc4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001cc8:	4b03      	ldr	r3, [pc, #12]	; (8001cd8 <HAL_GetREVID+0x14>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	0c1b      	lsrs	r3, r3, #16
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	5c001000 	.word	0x5c001000

08001cdc <HAL_EnableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V.
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN) ;
 8001ce0:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_EnableCompensationCell+0x1c>)
 8001ce2:	6a1b      	ldr	r3, [r3, #32]
 8001ce4:	4a04      	ldr	r2, [pc, #16]	; (8001cf8 <HAL_EnableCompensationCell+0x1c>)
 8001ce6:	f043 0301 	orr.w	r3, r3, #1
 8001cea:	6213      	str	r3, [r2, #32]
}
 8001cec:	bf00      	nop
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	58000400 	.word	0x58000400

08001cfc <__NVIC_SetPriorityGrouping>:
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f003 0307 	and.w	r3, r3, #7
 8001d0a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <__NVIC_SetPriorityGrouping+0x40>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d12:	68ba      	ldr	r2, [r7, #8]
 8001d14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d18:	4013      	ands	r3, r2
 8001d1a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d24:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <__NVIC_SetPriorityGrouping+0x44>)
 8001d26:	4313      	orrs	r3, r2
 8001d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d2a:	4a04      	ldr	r2, [pc, #16]	; (8001d3c <__NVIC_SetPriorityGrouping+0x40>)
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	60d3      	str	r3, [r2, #12]
}
 8001d30:	bf00      	nop
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	e000ed00 	.word	0xe000ed00
 8001d40:	05fa0000 	.word	0x05fa0000

08001d44 <__NVIC_GetPriorityGrouping>:
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d48:	4b04      	ldr	r3, [pc, #16]	; (8001d5c <__NVIC_GetPriorityGrouping+0x18>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	0a1b      	lsrs	r3, r3, #8
 8001d4e:	f003 0307 	and.w	r3, r3, #7
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr
 8001d5c:	e000ed00 	.word	0xe000ed00

08001d60 <__NVIC_EnableIRQ>:
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	db0b      	blt.n	8001d8a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d72:	88fb      	ldrh	r3, [r7, #6]
 8001d74:	f003 021f 	and.w	r2, r3, #31
 8001d78:	4907      	ldr	r1, [pc, #28]	; (8001d98 <__NVIC_EnableIRQ+0x38>)
 8001d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d7e:	095b      	lsrs	r3, r3, #5
 8001d80:	2001      	movs	r0, #1
 8001d82:	fa00 f202 	lsl.w	r2, r0, r2
 8001d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e000e100 	.word	0xe000e100

08001d9c <__NVIC_SetPriority>:
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	6039      	str	r1, [r7, #0]
 8001da6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001da8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	db0a      	blt.n	8001dc6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	b2da      	uxtb	r2, r3
 8001db4:	490c      	ldr	r1, [pc, #48]	; (8001de8 <__NVIC_SetPriority+0x4c>)
 8001db6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dba:	0112      	lsls	r2, r2, #4
 8001dbc:	b2d2      	uxtb	r2, r2
 8001dbe:	440b      	add	r3, r1
 8001dc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001dc4:	e00a      	b.n	8001ddc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	b2da      	uxtb	r2, r3
 8001dca:	4908      	ldr	r1, [pc, #32]	; (8001dec <__NVIC_SetPriority+0x50>)
 8001dcc:	88fb      	ldrh	r3, [r7, #6]
 8001dce:	f003 030f 	and.w	r3, r3, #15
 8001dd2:	3b04      	subs	r3, #4
 8001dd4:	0112      	lsls	r2, r2, #4
 8001dd6:	b2d2      	uxtb	r2, r2
 8001dd8:	440b      	add	r3, r1
 8001dda:	761a      	strb	r2, [r3, #24]
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	e000e100 	.word	0xe000e100
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <NVIC_EncodePriority>:
{
 8001df0:	b480      	push	{r7}
 8001df2:	b089      	sub	sp, #36	; 0x24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	f1c3 0307 	rsb	r3, r3, #7
 8001e0a:	2b04      	cmp	r3, #4
 8001e0c:	bf28      	it	cs
 8001e0e:	2304      	movcs	r3, #4
 8001e10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	3304      	adds	r3, #4
 8001e16:	2b06      	cmp	r3, #6
 8001e18:	d902      	bls.n	8001e20 <NVIC_EncodePriority+0x30>
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	3b03      	subs	r3, #3
 8001e1e:	e000      	b.n	8001e22 <NVIC_EncodePriority+0x32>
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e24:	f04f 32ff 	mov.w	r2, #4294967295
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	43da      	mvns	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	401a      	ands	r2, r3
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e38:	f04f 31ff 	mov.w	r1, #4294967295
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e42:	43d9      	mvns	r1, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e48:	4313      	orrs	r3, r2
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3724      	adds	r7, #36	; 0x24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
	...

08001e58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3b01      	subs	r3, #1
 8001e64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e68:	d301      	bcc.n	8001e6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e00f      	b.n	8001e8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e6e:	4a0a      	ldr	r2, [pc, #40]	; (8001e98 <SysTick_Config+0x40>)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	3b01      	subs	r3, #1
 8001e74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e76:	210f      	movs	r1, #15
 8001e78:	f04f 30ff 	mov.w	r0, #4294967295
 8001e7c:	f7ff ff8e 	bl	8001d9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e80:	4b05      	ldr	r3, [pc, #20]	; (8001e98 <SysTick_Config+0x40>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e86:	4b04      	ldr	r3, [pc, #16]	; (8001e98 <SysTick_Config+0x40>)
 8001e88:	2207      	movs	r2, #7
 8001e8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	e000e010 	.word	0xe000e010

08001e9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f7ff ff29 	bl	8001cfc <__NVIC_SetPriorityGrouping>
}
 8001eaa:	bf00      	nop
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b086      	sub	sp, #24
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	4603      	mov	r3, r0
 8001eba:	60b9      	str	r1, [r7, #8]
 8001ebc:	607a      	str	r2, [r7, #4]
 8001ebe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ec0:	f7ff ff40 	bl	8001d44 <__NVIC_GetPriorityGrouping>
 8001ec4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	68b9      	ldr	r1, [r7, #8]
 8001eca:	6978      	ldr	r0, [r7, #20]
 8001ecc:	f7ff ff90 	bl	8001df0 <NVIC_EncodePriority>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff ff5f 	bl	8001d9c <__NVIC_SetPriority>
}
 8001ede:	bf00      	nop
 8001ee0:	3718      	adds	r7, #24
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b082      	sub	sp, #8
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	4603      	mov	r3, r0
 8001eee:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ef0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff ff33 	bl	8001d60 <__NVIC_EnableIRQ>
}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7ff ffa4 	bl	8001e58 <SysTick_Config>
 8001f10:	4603      	mov	r3, r0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
	...

08001f1c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001f24:	f7ff fe9e 	bl	8001c64 <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d101      	bne.n	8001f34 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e316      	b.n	8002562 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a66      	ldr	r2, [pc, #408]	; (80020d4 <HAL_DMA_Init+0x1b8>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d04a      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a65      	ldr	r2, [pc, #404]	; (80020d8 <HAL_DMA_Init+0x1bc>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d045      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a63      	ldr	r2, [pc, #396]	; (80020dc <HAL_DMA_Init+0x1c0>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d040      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a62      	ldr	r2, [pc, #392]	; (80020e0 <HAL_DMA_Init+0x1c4>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d03b      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a60      	ldr	r2, [pc, #384]	; (80020e4 <HAL_DMA_Init+0x1c8>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d036      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a5f      	ldr	r2, [pc, #380]	; (80020e8 <HAL_DMA_Init+0x1cc>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d031      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a5d      	ldr	r2, [pc, #372]	; (80020ec <HAL_DMA_Init+0x1d0>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d02c      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a5c      	ldr	r2, [pc, #368]	; (80020f0 <HAL_DMA_Init+0x1d4>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d027      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a5a      	ldr	r2, [pc, #360]	; (80020f4 <HAL_DMA_Init+0x1d8>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d022      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a59      	ldr	r2, [pc, #356]	; (80020f8 <HAL_DMA_Init+0x1dc>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d01d      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a57      	ldr	r2, [pc, #348]	; (80020fc <HAL_DMA_Init+0x1e0>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d018      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a56      	ldr	r2, [pc, #344]	; (8002100 <HAL_DMA_Init+0x1e4>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d013      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a54      	ldr	r2, [pc, #336]	; (8002104 <HAL_DMA_Init+0x1e8>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d00e      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a53      	ldr	r2, [pc, #332]	; (8002108 <HAL_DMA_Init+0x1ec>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d009      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a51      	ldr	r2, [pc, #324]	; (800210c <HAL_DMA_Init+0x1f0>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d004      	beq.n	8001fd4 <HAL_DMA_Init+0xb8>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a50      	ldr	r2, [pc, #320]	; (8002110 <HAL_DMA_Init+0x1f4>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d101      	bne.n	8001fd8 <HAL_DMA_Init+0xbc>
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e000      	b.n	8001fda <HAL_DMA_Init+0xbe>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	f000 813b 	beq.w	8002256 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2202      	movs	r2, #2
 8001fec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a37      	ldr	r2, [pc, #220]	; (80020d4 <HAL_DMA_Init+0x1b8>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d04a      	beq.n	8002090 <HAL_DMA_Init+0x174>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a36      	ldr	r2, [pc, #216]	; (80020d8 <HAL_DMA_Init+0x1bc>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d045      	beq.n	8002090 <HAL_DMA_Init+0x174>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a34      	ldr	r2, [pc, #208]	; (80020dc <HAL_DMA_Init+0x1c0>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d040      	beq.n	8002090 <HAL_DMA_Init+0x174>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a33      	ldr	r2, [pc, #204]	; (80020e0 <HAL_DMA_Init+0x1c4>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d03b      	beq.n	8002090 <HAL_DMA_Init+0x174>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a31      	ldr	r2, [pc, #196]	; (80020e4 <HAL_DMA_Init+0x1c8>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d036      	beq.n	8002090 <HAL_DMA_Init+0x174>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a30      	ldr	r2, [pc, #192]	; (80020e8 <HAL_DMA_Init+0x1cc>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d031      	beq.n	8002090 <HAL_DMA_Init+0x174>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a2e      	ldr	r2, [pc, #184]	; (80020ec <HAL_DMA_Init+0x1d0>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d02c      	beq.n	8002090 <HAL_DMA_Init+0x174>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a2d      	ldr	r2, [pc, #180]	; (80020f0 <HAL_DMA_Init+0x1d4>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d027      	beq.n	8002090 <HAL_DMA_Init+0x174>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a2b      	ldr	r2, [pc, #172]	; (80020f4 <HAL_DMA_Init+0x1d8>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d022      	beq.n	8002090 <HAL_DMA_Init+0x174>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a2a      	ldr	r2, [pc, #168]	; (80020f8 <HAL_DMA_Init+0x1dc>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d01d      	beq.n	8002090 <HAL_DMA_Init+0x174>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a28      	ldr	r2, [pc, #160]	; (80020fc <HAL_DMA_Init+0x1e0>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d018      	beq.n	8002090 <HAL_DMA_Init+0x174>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a27      	ldr	r2, [pc, #156]	; (8002100 <HAL_DMA_Init+0x1e4>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d013      	beq.n	8002090 <HAL_DMA_Init+0x174>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a25      	ldr	r2, [pc, #148]	; (8002104 <HAL_DMA_Init+0x1e8>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d00e      	beq.n	8002090 <HAL_DMA_Init+0x174>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a24      	ldr	r2, [pc, #144]	; (8002108 <HAL_DMA_Init+0x1ec>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d009      	beq.n	8002090 <HAL_DMA_Init+0x174>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a22      	ldr	r2, [pc, #136]	; (800210c <HAL_DMA_Init+0x1f0>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d004      	beq.n	8002090 <HAL_DMA_Init+0x174>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a21      	ldr	r2, [pc, #132]	; (8002110 <HAL_DMA_Init+0x1f4>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d108      	bne.n	80020a2 <HAL_DMA_Init+0x186>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 0201 	bic.w	r2, r2, #1
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	e007      	b.n	80020b2 <HAL_DMA_Init+0x196>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f022 0201 	bic.w	r2, r2, #1
 80020b0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80020b2:	e02f      	b.n	8002114 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020b4:	f7ff fdd6 	bl	8001c64 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b05      	cmp	r3, #5
 80020c0:	d928      	bls.n	8002114 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2220      	movs	r2, #32
 80020c6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2203      	movs	r2, #3
 80020cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e246      	b.n	8002562 <HAL_DMA_Init+0x646>
 80020d4:	40020010 	.word	0x40020010
 80020d8:	40020028 	.word	0x40020028
 80020dc:	40020040 	.word	0x40020040
 80020e0:	40020058 	.word	0x40020058
 80020e4:	40020070 	.word	0x40020070
 80020e8:	40020088 	.word	0x40020088
 80020ec:	400200a0 	.word	0x400200a0
 80020f0:	400200b8 	.word	0x400200b8
 80020f4:	40020410 	.word	0x40020410
 80020f8:	40020428 	.word	0x40020428
 80020fc:	40020440 	.word	0x40020440
 8002100:	40020458 	.word	0x40020458
 8002104:	40020470 	.word	0x40020470
 8002108:	40020488 	.word	0x40020488
 800210c:	400204a0 	.word	0x400204a0
 8002110:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1c8      	bne.n	80020b4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800212a:	697a      	ldr	r2, [r7, #20]
 800212c:	4b83      	ldr	r3, [pc, #524]	; (800233c <HAL_DMA_Init+0x420>)
 800212e:	4013      	ands	r3, r2
 8002130:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800213a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	691b      	ldr	r3, [r3, #16]
 8002140:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002146:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002152:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800215a:	697a      	ldr	r2, [r7, #20]
 800215c:	4313      	orrs	r3, r2
 800215e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002164:	2b04      	cmp	r3, #4
 8002166:	d107      	bne.n	8002178 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002170:	4313      	orrs	r3, r2
 8002172:	697a      	ldr	r2, [r7, #20]
 8002174:	4313      	orrs	r3, r2
 8002176:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002178:	4b71      	ldr	r3, [pc, #452]	; (8002340 <HAL_DMA_Init+0x424>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	4b71      	ldr	r3, [pc, #452]	; (8002344 <HAL_DMA_Init+0x428>)
 800217e:	4013      	ands	r3, r2
 8002180:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002184:	d328      	bcc.n	80021d8 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b28      	cmp	r3, #40	; 0x28
 800218c:	d903      	bls.n	8002196 <HAL_DMA_Init+0x27a>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2b2e      	cmp	r3, #46	; 0x2e
 8002194:	d917      	bls.n	80021c6 <HAL_DMA_Init+0x2aa>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	2b3e      	cmp	r3, #62	; 0x3e
 800219c:	d903      	bls.n	80021a6 <HAL_DMA_Init+0x28a>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	2b42      	cmp	r3, #66	; 0x42
 80021a4:	d90f      	bls.n	80021c6 <HAL_DMA_Init+0x2aa>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	2b46      	cmp	r3, #70	; 0x46
 80021ac:	d903      	bls.n	80021b6 <HAL_DMA_Init+0x29a>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	2b48      	cmp	r3, #72	; 0x48
 80021b4:	d907      	bls.n	80021c6 <HAL_DMA_Init+0x2aa>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b4e      	cmp	r3, #78	; 0x4e
 80021bc:	d905      	bls.n	80021ca <HAL_DMA_Init+0x2ae>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	2b52      	cmp	r3, #82	; 0x52
 80021c4:	d801      	bhi.n	80021ca <HAL_DMA_Init+0x2ae>
 80021c6:	2301      	movs	r3, #1
 80021c8:	e000      	b.n	80021cc <HAL_DMA_Init+0x2b0>
 80021ca:	2300      	movs	r3, #0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d003      	beq.n	80021d8 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80021d6:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	697a      	ldr	r2, [r7, #20]
 80021de:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	f023 0307 	bic.w	r3, r3, #7
 80021ee:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f4:	697a      	ldr	r2, [r7, #20]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fe:	2b04      	cmp	r3, #4
 8002200:	d117      	bne.n	8002232 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002206:	697a      	ldr	r2, [r7, #20]
 8002208:	4313      	orrs	r3, r2
 800220a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002210:	2b00      	cmp	r3, #0
 8002212:	d00e      	beq.n	8002232 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f002 fc51 	bl	8004abc <DMA_CheckFifoParam>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d008      	beq.n	8002232 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2240      	movs	r2, #64	; 0x40
 8002224:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2201      	movs	r2, #1
 800222a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e197      	b.n	8002562 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	697a      	ldr	r2, [r7, #20]
 8002238:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f002 fb8c 	bl	8004958 <DMA_CalcBaseAndBitshift>
 8002240:	4603      	mov	r3, r0
 8002242:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002248:	f003 031f 	and.w	r3, r3, #31
 800224c:	223f      	movs	r2, #63	; 0x3f
 800224e:	409a      	lsls	r2, r3
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	e0cd      	b.n	80023f2 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a3b      	ldr	r2, [pc, #236]	; (8002348 <HAL_DMA_Init+0x42c>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d022      	beq.n	80022a6 <HAL_DMA_Init+0x38a>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a39      	ldr	r2, [pc, #228]	; (800234c <HAL_DMA_Init+0x430>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d01d      	beq.n	80022a6 <HAL_DMA_Init+0x38a>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a38      	ldr	r2, [pc, #224]	; (8002350 <HAL_DMA_Init+0x434>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d018      	beq.n	80022a6 <HAL_DMA_Init+0x38a>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a36      	ldr	r2, [pc, #216]	; (8002354 <HAL_DMA_Init+0x438>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d013      	beq.n	80022a6 <HAL_DMA_Init+0x38a>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a35      	ldr	r2, [pc, #212]	; (8002358 <HAL_DMA_Init+0x43c>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d00e      	beq.n	80022a6 <HAL_DMA_Init+0x38a>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a33      	ldr	r2, [pc, #204]	; (800235c <HAL_DMA_Init+0x440>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d009      	beq.n	80022a6 <HAL_DMA_Init+0x38a>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a32      	ldr	r2, [pc, #200]	; (8002360 <HAL_DMA_Init+0x444>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d004      	beq.n	80022a6 <HAL_DMA_Init+0x38a>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a30      	ldr	r2, [pc, #192]	; (8002364 <HAL_DMA_Init+0x448>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d101      	bne.n	80022aa <HAL_DMA_Init+0x38e>
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <HAL_DMA_Init+0x390>
 80022aa:	2300      	movs	r3, #0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	f000 8097 	beq.w	80023e0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a24      	ldr	r2, [pc, #144]	; (8002348 <HAL_DMA_Init+0x42c>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d021      	beq.n	8002300 <HAL_DMA_Init+0x3e4>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a22      	ldr	r2, [pc, #136]	; (800234c <HAL_DMA_Init+0x430>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d01c      	beq.n	8002300 <HAL_DMA_Init+0x3e4>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a21      	ldr	r2, [pc, #132]	; (8002350 <HAL_DMA_Init+0x434>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d017      	beq.n	8002300 <HAL_DMA_Init+0x3e4>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a1f      	ldr	r2, [pc, #124]	; (8002354 <HAL_DMA_Init+0x438>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d012      	beq.n	8002300 <HAL_DMA_Init+0x3e4>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a1e      	ldr	r2, [pc, #120]	; (8002358 <HAL_DMA_Init+0x43c>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d00d      	beq.n	8002300 <HAL_DMA_Init+0x3e4>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a1c      	ldr	r2, [pc, #112]	; (800235c <HAL_DMA_Init+0x440>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d008      	beq.n	8002300 <HAL_DMA_Init+0x3e4>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a1b      	ldr	r2, [pc, #108]	; (8002360 <HAL_DMA_Init+0x444>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d003      	beq.n	8002300 <HAL_DMA_Init+0x3e4>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a19      	ldr	r2, [pc, #100]	; (8002364 <HAL_DMA_Init+0x448>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2202      	movs	r2, #2
 800230e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800231a:	697a      	ldr	r2, [r7, #20]
 800231c:	4b12      	ldr	r3, [pc, #72]	; (8002368 <HAL_DMA_Init+0x44c>)
 800231e:	4013      	ands	r3, r2
 8002320:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	2b40      	cmp	r3, #64	; 0x40
 8002328:	d020      	beq.n	800236c <HAL_DMA_Init+0x450>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	2b80      	cmp	r3, #128	; 0x80
 8002330:	d102      	bne.n	8002338 <HAL_DMA_Init+0x41c>
 8002332:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002336:	e01a      	b.n	800236e <HAL_DMA_Init+0x452>
 8002338:	2300      	movs	r3, #0
 800233a:	e018      	b.n	800236e <HAL_DMA_Init+0x452>
 800233c:	fe10803f 	.word	0xfe10803f
 8002340:	5c001000 	.word	0x5c001000
 8002344:	ffff0000 	.word	0xffff0000
 8002348:	58025408 	.word	0x58025408
 800234c:	5802541c 	.word	0x5802541c
 8002350:	58025430 	.word	0x58025430
 8002354:	58025444 	.word	0x58025444
 8002358:	58025458 	.word	0x58025458
 800235c:	5802546c 	.word	0x5802546c
 8002360:	58025480 	.word	0x58025480
 8002364:	58025494 	.word	0x58025494
 8002368:	fffe000f 	.word	0xfffe000f
 800236c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	68d2      	ldr	r2, [r2, #12]
 8002372:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002374:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800237c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002384:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800238c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69db      	ldr	r3, [r3, #28]
 8002392:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002394:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800239c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800239e:	697a      	ldr	r2, [r7, #20]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	697a      	ldr	r2, [r7, #20]
 80023aa:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	461a      	mov	r2, r3
 80023b2:	4b6e      	ldr	r3, [pc, #440]	; (800256c <HAL_DMA_Init+0x650>)
 80023b4:	4413      	add	r3, r2
 80023b6:	4a6e      	ldr	r2, [pc, #440]	; (8002570 <HAL_DMA_Init+0x654>)
 80023b8:	fba2 2303 	umull	r2, r3, r2, r3
 80023bc:	091b      	lsrs	r3, r3, #4
 80023be:	009a      	lsls	r2, r3, #2
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f002 fac7 	bl	8004958 <DMA_CalcBaseAndBitshift>
 80023ca:	4603      	mov	r3, r0
 80023cc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023d2:	f003 031f 	and.w	r3, r3, #31
 80023d6:	2201      	movs	r2, #1
 80023d8:	409a      	lsls	r2, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	605a      	str	r2, [r3, #4]
 80023de:	e008      	b.n	80023f2 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2240      	movs	r2, #64	; 0x40
 80023e4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2203      	movs	r2, #3
 80023ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e0b7      	b.n	8002562 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a5f      	ldr	r2, [pc, #380]	; (8002574 <HAL_DMA_Init+0x658>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d072      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a5d      	ldr	r2, [pc, #372]	; (8002578 <HAL_DMA_Init+0x65c>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d06d      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a5c      	ldr	r2, [pc, #368]	; (800257c <HAL_DMA_Init+0x660>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d068      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a5a      	ldr	r2, [pc, #360]	; (8002580 <HAL_DMA_Init+0x664>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d063      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a59      	ldr	r2, [pc, #356]	; (8002584 <HAL_DMA_Init+0x668>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d05e      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a57      	ldr	r2, [pc, #348]	; (8002588 <HAL_DMA_Init+0x66c>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d059      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a56      	ldr	r2, [pc, #344]	; (800258c <HAL_DMA_Init+0x670>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d054      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a54      	ldr	r2, [pc, #336]	; (8002590 <HAL_DMA_Init+0x674>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d04f      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a53      	ldr	r2, [pc, #332]	; (8002594 <HAL_DMA_Init+0x678>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d04a      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a51      	ldr	r2, [pc, #324]	; (8002598 <HAL_DMA_Init+0x67c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d045      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a50      	ldr	r2, [pc, #320]	; (800259c <HAL_DMA_Init+0x680>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d040      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a4e      	ldr	r2, [pc, #312]	; (80025a0 <HAL_DMA_Init+0x684>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d03b      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a4d      	ldr	r2, [pc, #308]	; (80025a4 <HAL_DMA_Init+0x688>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d036      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a4b      	ldr	r2, [pc, #300]	; (80025a8 <HAL_DMA_Init+0x68c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d031      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a4a      	ldr	r2, [pc, #296]	; (80025ac <HAL_DMA_Init+0x690>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d02c      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a48      	ldr	r2, [pc, #288]	; (80025b0 <HAL_DMA_Init+0x694>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d027      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a47      	ldr	r2, [pc, #284]	; (80025b4 <HAL_DMA_Init+0x698>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d022      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a45      	ldr	r2, [pc, #276]	; (80025b8 <HAL_DMA_Init+0x69c>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d01d      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a44      	ldr	r2, [pc, #272]	; (80025bc <HAL_DMA_Init+0x6a0>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d018      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a42      	ldr	r2, [pc, #264]	; (80025c0 <HAL_DMA_Init+0x6a4>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d013      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a41      	ldr	r2, [pc, #260]	; (80025c4 <HAL_DMA_Init+0x6a8>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d00e      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a3f      	ldr	r2, [pc, #252]	; (80025c8 <HAL_DMA_Init+0x6ac>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d009      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a3e      	ldr	r2, [pc, #248]	; (80025cc <HAL_DMA_Init+0x6b0>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d004      	beq.n	80024e2 <HAL_DMA_Init+0x5c6>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a3c      	ldr	r2, [pc, #240]	; (80025d0 <HAL_DMA_Init+0x6b4>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d101      	bne.n	80024e6 <HAL_DMA_Init+0x5ca>
 80024e2:	2301      	movs	r3, #1
 80024e4:	e000      	b.n	80024e8 <HAL_DMA_Init+0x5cc>
 80024e6:	2300      	movs	r3, #0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d032      	beq.n	8002552 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	f002 fb61 	bl	8004bb4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2b80      	cmp	r3, #128	; 0x80
 80024f8:	d102      	bne.n	8002500 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685a      	ldr	r2, [r3, #4]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002508:	b2d2      	uxtb	r2, r2
 800250a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002514:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d010      	beq.n	8002540 <HAL_DMA_Init+0x624>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	2b08      	cmp	r3, #8
 8002524:	d80c      	bhi.n	8002540 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f002 fbde 	bl	8004ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800253c:	605a      	str	r2, [r3, #4]
 800253e:	e008      	b.n	8002552 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3718      	adds	r7, #24
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	a7fdabf8 	.word	0xa7fdabf8
 8002570:	cccccccd 	.word	0xcccccccd
 8002574:	40020010 	.word	0x40020010
 8002578:	40020028 	.word	0x40020028
 800257c:	40020040 	.word	0x40020040
 8002580:	40020058 	.word	0x40020058
 8002584:	40020070 	.word	0x40020070
 8002588:	40020088 	.word	0x40020088
 800258c:	400200a0 	.word	0x400200a0
 8002590:	400200b8 	.word	0x400200b8
 8002594:	40020410 	.word	0x40020410
 8002598:	40020428 	.word	0x40020428
 800259c:	40020440 	.word	0x40020440
 80025a0:	40020458 	.word	0x40020458
 80025a4:	40020470 	.word	0x40020470
 80025a8:	40020488 	.word	0x40020488
 80025ac:	400204a0 	.word	0x400204a0
 80025b0:	400204b8 	.word	0x400204b8
 80025b4:	58025408 	.word	0x58025408
 80025b8:	5802541c 	.word	0x5802541c
 80025bc:	58025430 	.word	0x58025430
 80025c0:	58025444 	.word	0x58025444
 80025c4:	58025458 	.word	0x58025458
 80025c8:	5802546c 	.word	0x5802546c
 80025cc:	58025480 	.word	0x58025480
 80025d0:	58025494 	.word	0x58025494

080025d4 <HAL_DMA_Start>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b086      	sub	sp, #24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	607a      	str	r2, [r7, #4]
 80025e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025e2:	2300      	movs	r3, #0
 80025e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <HAL_DMA_Start+0x1c>
  {
    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e0ec      	b.n	80027ca <HAL_DMA_Start+0x1f6>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d101      	bne.n	80025fe <HAL_DMA_Start+0x2a>
 80025fa:	2302      	movs	r3, #2
 80025fc:	e0e5      	b.n	80027ca <HAL_DMA_Start+0x1f6>
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2201      	movs	r2, #1
 8002602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b01      	cmp	r3, #1
 8002610:	f040 80d0 	bne.w	80027b4 <HAL_DMA_Start+0x1e0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2202      	movs	r2, #2
 8002618:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2200      	movs	r2, #0
 8002620:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a6b      	ldr	r2, [pc, #428]	; (80027d4 <HAL_DMA_Start+0x200>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d04a      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a69      	ldr	r2, [pc, #420]	; (80027d8 <HAL_DMA_Start+0x204>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d045      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a68      	ldr	r2, [pc, #416]	; (80027dc <HAL_DMA_Start+0x208>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d040      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a66      	ldr	r2, [pc, #408]	; (80027e0 <HAL_DMA_Start+0x20c>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d03b      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a65      	ldr	r2, [pc, #404]	; (80027e4 <HAL_DMA_Start+0x210>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d036      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a63      	ldr	r2, [pc, #396]	; (80027e8 <HAL_DMA_Start+0x214>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d031      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a62      	ldr	r2, [pc, #392]	; (80027ec <HAL_DMA_Start+0x218>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d02c      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a60      	ldr	r2, [pc, #384]	; (80027f0 <HAL_DMA_Start+0x21c>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d027      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a5f      	ldr	r2, [pc, #380]	; (80027f4 <HAL_DMA_Start+0x220>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d022      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a5d      	ldr	r2, [pc, #372]	; (80027f8 <HAL_DMA_Start+0x224>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d01d      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a5c      	ldr	r2, [pc, #368]	; (80027fc <HAL_DMA_Start+0x228>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d018      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a5a      	ldr	r2, [pc, #360]	; (8002800 <HAL_DMA_Start+0x22c>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d013      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a59      	ldr	r2, [pc, #356]	; (8002804 <HAL_DMA_Start+0x230>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d00e      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a57      	ldr	r2, [pc, #348]	; (8002808 <HAL_DMA_Start+0x234>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d009      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a56      	ldr	r2, [pc, #344]	; (800280c <HAL_DMA_Start+0x238>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d004      	beq.n	80026c2 <HAL_DMA_Start+0xee>
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a54      	ldr	r2, [pc, #336]	; (8002810 <HAL_DMA_Start+0x23c>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d108      	bne.n	80026d4 <HAL_DMA_Start+0x100>
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f022 0201 	bic.w	r2, r2, #1
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	e007      	b.n	80026e4 <HAL_DMA_Start+0x110>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f022 0201 	bic.w	r2, r2, #1
 80026e2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	68b9      	ldr	r1, [r7, #8]
 80026ea:	68f8      	ldr	r0, [r7, #12]
 80026ec:	f001 ff88 	bl	8004600 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a37      	ldr	r2, [pc, #220]	; (80027d4 <HAL_DMA_Start+0x200>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d04a      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a36      	ldr	r2, [pc, #216]	; (80027d8 <HAL_DMA_Start+0x204>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d045      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a34      	ldr	r2, [pc, #208]	; (80027dc <HAL_DMA_Start+0x208>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d040      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a33      	ldr	r2, [pc, #204]	; (80027e0 <HAL_DMA_Start+0x20c>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d03b      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a31      	ldr	r2, [pc, #196]	; (80027e4 <HAL_DMA_Start+0x210>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d036      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a30      	ldr	r2, [pc, #192]	; (80027e8 <HAL_DMA_Start+0x214>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d031      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a2e      	ldr	r2, [pc, #184]	; (80027ec <HAL_DMA_Start+0x218>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d02c      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a2d      	ldr	r2, [pc, #180]	; (80027f0 <HAL_DMA_Start+0x21c>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d027      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a2b      	ldr	r2, [pc, #172]	; (80027f4 <HAL_DMA_Start+0x220>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d022      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a2a      	ldr	r2, [pc, #168]	; (80027f8 <HAL_DMA_Start+0x224>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d01d      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a28      	ldr	r2, [pc, #160]	; (80027fc <HAL_DMA_Start+0x228>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d018      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a27      	ldr	r2, [pc, #156]	; (8002800 <HAL_DMA_Start+0x22c>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d013      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a25      	ldr	r2, [pc, #148]	; (8002804 <HAL_DMA_Start+0x230>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d00e      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a24      	ldr	r2, [pc, #144]	; (8002808 <HAL_DMA_Start+0x234>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d009      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a22      	ldr	r2, [pc, #136]	; (800280c <HAL_DMA_Start+0x238>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d004      	beq.n	8002790 <HAL_DMA_Start+0x1bc>
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a21      	ldr	r2, [pc, #132]	; (8002810 <HAL_DMA_Start+0x23c>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d108      	bne.n	80027a2 <HAL_DMA_Start+0x1ce>
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f042 0201 	orr.w	r2, r2, #1
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	e012      	b.n	80027c8 <HAL_DMA_Start+0x1f4>
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f042 0201 	orr.w	r2, r2, #1
 80027b0:	601a      	str	r2, [r3, #0]
 80027b2:	e009      	b.n	80027c8 <HAL_DMA_Start+0x1f4>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027c2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80027c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3718      	adds	r7, #24
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	40020010 	.word	0x40020010
 80027d8:	40020028 	.word	0x40020028
 80027dc:	40020040 	.word	0x40020040
 80027e0:	40020058 	.word	0x40020058
 80027e4:	40020070 	.word	0x40020070
 80027e8:	40020088 	.word	0x40020088
 80027ec:	400200a0 	.word	0x400200a0
 80027f0:	400200b8 	.word	0x400200b8
 80027f4:	40020410 	.word	0x40020410
 80027f8:	40020428 	.word	0x40020428
 80027fc:	40020440 	.word	0x40020440
 8002800:	40020458 	.word	0x40020458
 8002804:	40020470 	.word	0x40020470
 8002808:	40020488 	.word	0x40020488
 800280c:	400204a0 	.word	0x400204a0
 8002810:	400204b8 	.word	0x400204b8

08002814 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
 8002820:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002822:	2300      	movs	r3, #0
 8002824:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d101      	bne.n	8002830 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e226      	b.n	8002c7e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002836:	2b01      	cmp	r3, #1
 8002838:	d101      	bne.n	800283e <HAL_DMA_Start_IT+0x2a>
 800283a:	2302      	movs	r3, #2
 800283c:	e21f      	b.n	8002c7e <HAL_DMA_Start_IT+0x46a>
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2201      	movs	r2, #1
 8002842:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b01      	cmp	r3, #1
 8002850:	f040 820a 	bne.w	8002c68 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2202      	movs	r2, #2
 8002858:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a68      	ldr	r2, [pc, #416]	; (8002a08 <HAL_DMA_Start_IT+0x1f4>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d04a      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a66      	ldr	r2, [pc, #408]	; (8002a0c <HAL_DMA_Start_IT+0x1f8>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d045      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a65      	ldr	r2, [pc, #404]	; (8002a10 <HAL_DMA_Start_IT+0x1fc>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d040      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a63      	ldr	r2, [pc, #396]	; (8002a14 <HAL_DMA_Start_IT+0x200>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d03b      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a62      	ldr	r2, [pc, #392]	; (8002a18 <HAL_DMA_Start_IT+0x204>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d036      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a60      	ldr	r2, [pc, #384]	; (8002a1c <HAL_DMA_Start_IT+0x208>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d031      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a5f      	ldr	r2, [pc, #380]	; (8002a20 <HAL_DMA_Start_IT+0x20c>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d02c      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a5d      	ldr	r2, [pc, #372]	; (8002a24 <HAL_DMA_Start_IT+0x210>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d027      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a5c      	ldr	r2, [pc, #368]	; (8002a28 <HAL_DMA_Start_IT+0x214>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d022      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a5a      	ldr	r2, [pc, #360]	; (8002a2c <HAL_DMA_Start_IT+0x218>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d01d      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a59      	ldr	r2, [pc, #356]	; (8002a30 <HAL_DMA_Start_IT+0x21c>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d018      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a57      	ldr	r2, [pc, #348]	; (8002a34 <HAL_DMA_Start_IT+0x220>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d013      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a56      	ldr	r2, [pc, #344]	; (8002a38 <HAL_DMA_Start_IT+0x224>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d00e      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a54      	ldr	r2, [pc, #336]	; (8002a3c <HAL_DMA_Start_IT+0x228>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d009      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a53      	ldr	r2, [pc, #332]	; (8002a40 <HAL_DMA_Start_IT+0x22c>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d004      	beq.n	8002902 <HAL_DMA_Start_IT+0xee>
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a51      	ldr	r2, [pc, #324]	; (8002a44 <HAL_DMA_Start_IT+0x230>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d108      	bne.n	8002914 <HAL_DMA_Start_IT+0x100>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f022 0201 	bic.w	r2, r2, #1
 8002910:	601a      	str	r2, [r3, #0]
 8002912:	e007      	b.n	8002924 <HAL_DMA_Start_IT+0x110>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f022 0201 	bic.w	r2, r2, #1
 8002922:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	68b9      	ldr	r1, [r7, #8]
 800292a:	68f8      	ldr	r0, [r7, #12]
 800292c:	f001 fe68 	bl	8004600 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a34      	ldr	r2, [pc, #208]	; (8002a08 <HAL_DMA_Start_IT+0x1f4>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d04a      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a33      	ldr	r2, [pc, #204]	; (8002a0c <HAL_DMA_Start_IT+0x1f8>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d045      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a31      	ldr	r2, [pc, #196]	; (8002a10 <HAL_DMA_Start_IT+0x1fc>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d040      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a30      	ldr	r2, [pc, #192]	; (8002a14 <HAL_DMA_Start_IT+0x200>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d03b      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a2e      	ldr	r2, [pc, #184]	; (8002a18 <HAL_DMA_Start_IT+0x204>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d036      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a2d      	ldr	r2, [pc, #180]	; (8002a1c <HAL_DMA_Start_IT+0x208>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d031      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a2b      	ldr	r2, [pc, #172]	; (8002a20 <HAL_DMA_Start_IT+0x20c>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d02c      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a2a      	ldr	r2, [pc, #168]	; (8002a24 <HAL_DMA_Start_IT+0x210>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d027      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a28      	ldr	r2, [pc, #160]	; (8002a28 <HAL_DMA_Start_IT+0x214>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d022      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a27      	ldr	r2, [pc, #156]	; (8002a2c <HAL_DMA_Start_IT+0x218>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d01d      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a25      	ldr	r2, [pc, #148]	; (8002a30 <HAL_DMA_Start_IT+0x21c>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d018      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a24      	ldr	r2, [pc, #144]	; (8002a34 <HAL_DMA_Start_IT+0x220>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d013      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a22      	ldr	r2, [pc, #136]	; (8002a38 <HAL_DMA_Start_IT+0x224>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d00e      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a21      	ldr	r2, [pc, #132]	; (8002a3c <HAL_DMA_Start_IT+0x228>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d009      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a1f      	ldr	r2, [pc, #124]	; (8002a40 <HAL_DMA_Start_IT+0x22c>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d004      	beq.n	80029d0 <HAL_DMA_Start_IT+0x1bc>
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a1e      	ldr	r2, [pc, #120]	; (8002a44 <HAL_DMA_Start_IT+0x230>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d101      	bne.n	80029d4 <HAL_DMA_Start_IT+0x1c0>
 80029d0:	2301      	movs	r3, #1
 80029d2:	e000      	b.n	80029d6 <HAL_DMA_Start_IT+0x1c2>
 80029d4:	2300      	movs	r3, #0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d036      	beq.n	8002a48 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f023 021e 	bic.w	r2, r3, #30
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f042 0216 	orr.w	r2, r2, #22
 80029ec:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d03e      	beq.n	8002a74 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f042 0208 	orr.w	r2, r2, #8
 8002a04:	601a      	str	r2, [r3, #0]
 8002a06:	e035      	b.n	8002a74 <HAL_DMA_Start_IT+0x260>
 8002a08:	40020010 	.word	0x40020010
 8002a0c:	40020028 	.word	0x40020028
 8002a10:	40020040 	.word	0x40020040
 8002a14:	40020058 	.word	0x40020058
 8002a18:	40020070 	.word	0x40020070
 8002a1c:	40020088 	.word	0x40020088
 8002a20:	400200a0 	.word	0x400200a0
 8002a24:	400200b8 	.word	0x400200b8
 8002a28:	40020410 	.word	0x40020410
 8002a2c:	40020428 	.word	0x40020428
 8002a30:	40020440 	.word	0x40020440
 8002a34:	40020458 	.word	0x40020458
 8002a38:	40020470 	.word	0x40020470
 8002a3c:	40020488 	.word	0x40020488
 8002a40:	400204a0 	.word	0x400204a0
 8002a44:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f023 020e 	bic.w	r2, r3, #14
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f042 020a 	orr.w	r2, r2, #10
 8002a5a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d007      	beq.n	8002a74 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0204 	orr.w	r2, r2, #4
 8002a72:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a83      	ldr	r2, [pc, #524]	; (8002c88 <HAL_DMA_Start_IT+0x474>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d072      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a82      	ldr	r2, [pc, #520]	; (8002c8c <HAL_DMA_Start_IT+0x478>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d06d      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a80      	ldr	r2, [pc, #512]	; (8002c90 <HAL_DMA_Start_IT+0x47c>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d068      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a7f      	ldr	r2, [pc, #508]	; (8002c94 <HAL_DMA_Start_IT+0x480>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d063      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a7d      	ldr	r2, [pc, #500]	; (8002c98 <HAL_DMA_Start_IT+0x484>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d05e      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a7c      	ldr	r2, [pc, #496]	; (8002c9c <HAL_DMA_Start_IT+0x488>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d059      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a7a      	ldr	r2, [pc, #488]	; (8002ca0 <HAL_DMA_Start_IT+0x48c>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d054      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a79      	ldr	r2, [pc, #484]	; (8002ca4 <HAL_DMA_Start_IT+0x490>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d04f      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a77      	ldr	r2, [pc, #476]	; (8002ca8 <HAL_DMA_Start_IT+0x494>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d04a      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a76      	ldr	r2, [pc, #472]	; (8002cac <HAL_DMA_Start_IT+0x498>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d045      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a74      	ldr	r2, [pc, #464]	; (8002cb0 <HAL_DMA_Start_IT+0x49c>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d040      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a73      	ldr	r2, [pc, #460]	; (8002cb4 <HAL_DMA_Start_IT+0x4a0>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d03b      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a71      	ldr	r2, [pc, #452]	; (8002cb8 <HAL_DMA_Start_IT+0x4a4>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d036      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a70      	ldr	r2, [pc, #448]	; (8002cbc <HAL_DMA_Start_IT+0x4a8>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d031      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a6e      	ldr	r2, [pc, #440]	; (8002cc0 <HAL_DMA_Start_IT+0x4ac>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d02c      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a6d      	ldr	r2, [pc, #436]	; (8002cc4 <HAL_DMA_Start_IT+0x4b0>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d027      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a6b      	ldr	r2, [pc, #428]	; (8002cc8 <HAL_DMA_Start_IT+0x4b4>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d022      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a6a      	ldr	r2, [pc, #424]	; (8002ccc <HAL_DMA_Start_IT+0x4b8>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d01d      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a68      	ldr	r2, [pc, #416]	; (8002cd0 <HAL_DMA_Start_IT+0x4bc>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d018      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a67      	ldr	r2, [pc, #412]	; (8002cd4 <HAL_DMA_Start_IT+0x4c0>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d013      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a65      	ldr	r2, [pc, #404]	; (8002cd8 <HAL_DMA_Start_IT+0x4c4>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d00e      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a64      	ldr	r2, [pc, #400]	; (8002cdc <HAL_DMA_Start_IT+0x4c8>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d009      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a62      	ldr	r2, [pc, #392]	; (8002ce0 <HAL_DMA_Start_IT+0x4cc>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d004      	beq.n	8002b64 <HAL_DMA_Start_IT+0x350>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a61      	ldr	r2, [pc, #388]	; (8002ce4 <HAL_DMA_Start_IT+0x4d0>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d101      	bne.n	8002b68 <HAL_DMA_Start_IT+0x354>
 8002b64:	2301      	movs	r3, #1
 8002b66:	e000      	b.n	8002b6a <HAL_DMA_Start_IT+0x356>
 8002b68:	2300      	movs	r3, #0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d01a      	beq.n	8002ba4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d007      	beq.n	8002b8c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b8a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d007      	beq.n	8002ba4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ba2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a37      	ldr	r2, [pc, #220]	; (8002c88 <HAL_DMA_Start_IT+0x474>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d04a      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a36      	ldr	r2, [pc, #216]	; (8002c8c <HAL_DMA_Start_IT+0x478>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d045      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a34      	ldr	r2, [pc, #208]	; (8002c90 <HAL_DMA_Start_IT+0x47c>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d040      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a33      	ldr	r2, [pc, #204]	; (8002c94 <HAL_DMA_Start_IT+0x480>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d03b      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a31      	ldr	r2, [pc, #196]	; (8002c98 <HAL_DMA_Start_IT+0x484>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d036      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a30      	ldr	r2, [pc, #192]	; (8002c9c <HAL_DMA_Start_IT+0x488>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d031      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a2e      	ldr	r2, [pc, #184]	; (8002ca0 <HAL_DMA_Start_IT+0x48c>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d02c      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a2d      	ldr	r2, [pc, #180]	; (8002ca4 <HAL_DMA_Start_IT+0x490>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d027      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a2b      	ldr	r2, [pc, #172]	; (8002ca8 <HAL_DMA_Start_IT+0x494>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d022      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a2a      	ldr	r2, [pc, #168]	; (8002cac <HAL_DMA_Start_IT+0x498>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d01d      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a28      	ldr	r2, [pc, #160]	; (8002cb0 <HAL_DMA_Start_IT+0x49c>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d018      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a27      	ldr	r2, [pc, #156]	; (8002cb4 <HAL_DMA_Start_IT+0x4a0>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d013      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a25      	ldr	r2, [pc, #148]	; (8002cb8 <HAL_DMA_Start_IT+0x4a4>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d00e      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a24      	ldr	r2, [pc, #144]	; (8002cbc <HAL_DMA_Start_IT+0x4a8>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d009      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a22      	ldr	r2, [pc, #136]	; (8002cc0 <HAL_DMA_Start_IT+0x4ac>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d004      	beq.n	8002c44 <HAL_DMA_Start_IT+0x430>
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a21      	ldr	r2, [pc, #132]	; (8002cc4 <HAL_DMA_Start_IT+0x4b0>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d108      	bne.n	8002c56 <HAL_DMA_Start_IT+0x442>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f042 0201 	orr.w	r2, r2, #1
 8002c52:	601a      	str	r2, [r3, #0]
 8002c54:	e012      	b.n	8002c7c <HAL_DMA_Start_IT+0x468>
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f042 0201 	orr.w	r2, r2, #1
 8002c64:	601a      	str	r2, [r3, #0]
 8002c66:	e009      	b.n	8002c7c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c76:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3718      	adds	r7, #24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	40020010 	.word	0x40020010
 8002c8c:	40020028 	.word	0x40020028
 8002c90:	40020040 	.word	0x40020040
 8002c94:	40020058 	.word	0x40020058
 8002c98:	40020070 	.word	0x40020070
 8002c9c:	40020088 	.word	0x40020088
 8002ca0:	400200a0 	.word	0x400200a0
 8002ca4:	400200b8 	.word	0x400200b8
 8002ca8:	40020410 	.word	0x40020410
 8002cac:	40020428 	.word	0x40020428
 8002cb0:	40020440 	.word	0x40020440
 8002cb4:	40020458 	.word	0x40020458
 8002cb8:	40020470 	.word	0x40020470
 8002cbc:	40020488 	.word	0x40020488
 8002cc0:	400204a0 	.word	0x400204a0
 8002cc4:	400204b8 	.word	0x400204b8
 8002cc8:	58025408 	.word	0x58025408
 8002ccc:	5802541c 	.word	0x5802541c
 8002cd0:	58025430 	.word	0x58025430
 8002cd4:	58025444 	.word	0x58025444
 8002cd8:	58025458 	.word	0x58025458
 8002cdc:	5802546c 	.word	0x5802546c
 8002ce0:	58025480 	.word	0x58025480
 8002ce4:	58025494 	.word	0x58025494

08002ce8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002cf0:	f7fe ffb8 	bl	8001c64 <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e2dc      	b.n	80032ba <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d008      	beq.n	8002d1e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2280      	movs	r2, #128	; 0x80
 8002d10:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e2cd      	b.n	80032ba <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a76      	ldr	r2, [pc, #472]	; (8002efc <HAL_DMA_Abort+0x214>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d04a      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a74      	ldr	r2, [pc, #464]	; (8002f00 <HAL_DMA_Abort+0x218>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d045      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a73      	ldr	r2, [pc, #460]	; (8002f04 <HAL_DMA_Abort+0x21c>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d040      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a71      	ldr	r2, [pc, #452]	; (8002f08 <HAL_DMA_Abort+0x220>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d03b      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a70      	ldr	r2, [pc, #448]	; (8002f0c <HAL_DMA_Abort+0x224>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d036      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a6e      	ldr	r2, [pc, #440]	; (8002f10 <HAL_DMA_Abort+0x228>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d031      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a6d      	ldr	r2, [pc, #436]	; (8002f14 <HAL_DMA_Abort+0x22c>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d02c      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a6b      	ldr	r2, [pc, #428]	; (8002f18 <HAL_DMA_Abort+0x230>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d027      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a6a      	ldr	r2, [pc, #424]	; (8002f1c <HAL_DMA_Abort+0x234>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d022      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a68      	ldr	r2, [pc, #416]	; (8002f20 <HAL_DMA_Abort+0x238>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d01d      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a67      	ldr	r2, [pc, #412]	; (8002f24 <HAL_DMA_Abort+0x23c>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d018      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a65      	ldr	r2, [pc, #404]	; (8002f28 <HAL_DMA_Abort+0x240>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d013      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a64      	ldr	r2, [pc, #400]	; (8002f2c <HAL_DMA_Abort+0x244>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d00e      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a62      	ldr	r2, [pc, #392]	; (8002f30 <HAL_DMA_Abort+0x248>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d009      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a61      	ldr	r2, [pc, #388]	; (8002f34 <HAL_DMA_Abort+0x24c>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d004      	beq.n	8002dbe <HAL_DMA_Abort+0xd6>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a5f      	ldr	r2, [pc, #380]	; (8002f38 <HAL_DMA_Abort+0x250>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d101      	bne.n	8002dc2 <HAL_DMA_Abort+0xda>
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e000      	b.n	8002dc4 <HAL_DMA_Abort+0xdc>
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d013      	beq.n	8002df0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 021e 	bic.w	r2, r2, #30
 8002dd6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	695a      	ldr	r2, [r3, #20]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002de6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	617b      	str	r3, [r7, #20]
 8002dee:	e00a      	b.n	8002e06 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f022 020e 	bic.w	r2, r2, #14
 8002dfe:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a3c      	ldr	r2, [pc, #240]	; (8002efc <HAL_DMA_Abort+0x214>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d072      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a3a      	ldr	r2, [pc, #232]	; (8002f00 <HAL_DMA_Abort+0x218>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d06d      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a39      	ldr	r2, [pc, #228]	; (8002f04 <HAL_DMA_Abort+0x21c>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d068      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a37      	ldr	r2, [pc, #220]	; (8002f08 <HAL_DMA_Abort+0x220>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d063      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a36      	ldr	r2, [pc, #216]	; (8002f0c <HAL_DMA_Abort+0x224>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d05e      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a34      	ldr	r2, [pc, #208]	; (8002f10 <HAL_DMA_Abort+0x228>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d059      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a33      	ldr	r2, [pc, #204]	; (8002f14 <HAL_DMA_Abort+0x22c>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d054      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a31      	ldr	r2, [pc, #196]	; (8002f18 <HAL_DMA_Abort+0x230>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d04f      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a30      	ldr	r2, [pc, #192]	; (8002f1c <HAL_DMA_Abort+0x234>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d04a      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a2e      	ldr	r2, [pc, #184]	; (8002f20 <HAL_DMA_Abort+0x238>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d045      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a2d      	ldr	r2, [pc, #180]	; (8002f24 <HAL_DMA_Abort+0x23c>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d040      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a2b      	ldr	r2, [pc, #172]	; (8002f28 <HAL_DMA_Abort+0x240>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d03b      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a2a      	ldr	r2, [pc, #168]	; (8002f2c <HAL_DMA_Abort+0x244>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d036      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a28      	ldr	r2, [pc, #160]	; (8002f30 <HAL_DMA_Abort+0x248>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d031      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a27      	ldr	r2, [pc, #156]	; (8002f34 <HAL_DMA_Abort+0x24c>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d02c      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a25      	ldr	r2, [pc, #148]	; (8002f38 <HAL_DMA_Abort+0x250>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d027      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a24      	ldr	r2, [pc, #144]	; (8002f3c <HAL_DMA_Abort+0x254>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d022      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a22      	ldr	r2, [pc, #136]	; (8002f40 <HAL_DMA_Abort+0x258>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d01d      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a21      	ldr	r2, [pc, #132]	; (8002f44 <HAL_DMA_Abort+0x25c>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d018      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a1f      	ldr	r2, [pc, #124]	; (8002f48 <HAL_DMA_Abort+0x260>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d013      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a1e      	ldr	r2, [pc, #120]	; (8002f4c <HAL_DMA_Abort+0x264>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d00e      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a1c      	ldr	r2, [pc, #112]	; (8002f50 <HAL_DMA_Abort+0x268>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d009      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a1b      	ldr	r2, [pc, #108]	; (8002f54 <HAL_DMA_Abort+0x26c>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d004      	beq.n	8002ef6 <HAL_DMA_Abort+0x20e>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a19      	ldr	r2, [pc, #100]	; (8002f58 <HAL_DMA_Abort+0x270>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d132      	bne.n	8002f5c <HAL_DMA_Abort+0x274>
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e031      	b.n	8002f5e <HAL_DMA_Abort+0x276>
 8002efa:	bf00      	nop
 8002efc:	40020010 	.word	0x40020010
 8002f00:	40020028 	.word	0x40020028
 8002f04:	40020040 	.word	0x40020040
 8002f08:	40020058 	.word	0x40020058
 8002f0c:	40020070 	.word	0x40020070
 8002f10:	40020088 	.word	0x40020088
 8002f14:	400200a0 	.word	0x400200a0
 8002f18:	400200b8 	.word	0x400200b8
 8002f1c:	40020410 	.word	0x40020410
 8002f20:	40020428 	.word	0x40020428
 8002f24:	40020440 	.word	0x40020440
 8002f28:	40020458 	.word	0x40020458
 8002f2c:	40020470 	.word	0x40020470
 8002f30:	40020488 	.word	0x40020488
 8002f34:	400204a0 	.word	0x400204a0
 8002f38:	400204b8 	.word	0x400204b8
 8002f3c:	58025408 	.word	0x58025408
 8002f40:	5802541c 	.word	0x5802541c
 8002f44:	58025430 	.word	0x58025430
 8002f48:	58025444 	.word	0x58025444
 8002f4c:	58025458 	.word	0x58025458
 8002f50:	5802546c 	.word	0x5802546c
 8002f54:	58025480 	.word	0x58025480
 8002f58:	58025494 	.word	0x58025494
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d007      	beq.n	8002f72 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f70:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a6d      	ldr	r2, [pc, #436]	; (800312c <HAL_DMA_Abort+0x444>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d04a      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a6b      	ldr	r2, [pc, #428]	; (8003130 <HAL_DMA_Abort+0x448>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d045      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a6a      	ldr	r2, [pc, #424]	; (8003134 <HAL_DMA_Abort+0x44c>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d040      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a68      	ldr	r2, [pc, #416]	; (8003138 <HAL_DMA_Abort+0x450>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d03b      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a67      	ldr	r2, [pc, #412]	; (800313c <HAL_DMA_Abort+0x454>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d036      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a65      	ldr	r2, [pc, #404]	; (8003140 <HAL_DMA_Abort+0x458>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d031      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a64      	ldr	r2, [pc, #400]	; (8003144 <HAL_DMA_Abort+0x45c>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d02c      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a62      	ldr	r2, [pc, #392]	; (8003148 <HAL_DMA_Abort+0x460>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d027      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a61      	ldr	r2, [pc, #388]	; (800314c <HAL_DMA_Abort+0x464>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d022      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a5f      	ldr	r2, [pc, #380]	; (8003150 <HAL_DMA_Abort+0x468>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d01d      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a5e      	ldr	r2, [pc, #376]	; (8003154 <HAL_DMA_Abort+0x46c>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d018      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a5c      	ldr	r2, [pc, #368]	; (8003158 <HAL_DMA_Abort+0x470>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d013      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a5b      	ldr	r2, [pc, #364]	; (800315c <HAL_DMA_Abort+0x474>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d00e      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a59      	ldr	r2, [pc, #356]	; (8003160 <HAL_DMA_Abort+0x478>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d009      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a58      	ldr	r2, [pc, #352]	; (8003164 <HAL_DMA_Abort+0x47c>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d004      	beq.n	8003012 <HAL_DMA_Abort+0x32a>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a56      	ldr	r2, [pc, #344]	; (8003168 <HAL_DMA_Abort+0x480>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d108      	bne.n	8003024 <HAL_DMA_Abort+0x33c>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 0201 	bic.w	r2, r2, #1
 8003020:	601a      	str	r2, [r3, #0]
 8003022:	e007      	b.n	8003034 <HAL_DMA_Abort+0x34c>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0201 	bic.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003034:	e013      	b.n	800305e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003036:	f7fe fe15 	bl	8001c64 <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	2b05      	cmp	r3, #5
 8003042:	d90c      	bls.n	800305e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2220      	movs	r2, #32
 8003048:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2203      	movs	r2, #3
 8003056:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e12d      	b.n	80032ba <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	2b00      	cmp	r3, #0
 8003068:	d1e5      	bne.n	8003036 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a2f      	ldr	r2, [pc, #188]	; (800312c <HAL_DMA_Abort+0x444>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d04a      	beq.n	800310a <HAL_DMA_Abort+0x422>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a2d      	ldr	r2, [pc, #180]	; (8003130 <HAL_DMA_Abort+0x448>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d045      	beq.n	800310a <HAL_DMA_Abort+0x422>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a2c      	ldr	r2, [pc, #176]	; (8003134 <HAL_DMA_Abort+0x44c>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d040      	beq.n	800310a <HAL_DMA_Abort+0x422>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a2a      	ldr	r2, [pc, #168]	; (8003138 <HAL_DMA_Abort+0x450>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d03b      	beq.n	800310a <HAL_DMA_Abort+0x422>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a29      	ldr	r2, [pc, #164]	; (800313c <HAL_DMA_Abort+0x454>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d036      	beq.n	800310a <HAL_DMA_Abort+0x422>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a27      	ldr	r2, [pc, #156]	; (8003140 <HAL_DMA_Abort+0x458>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d031      	beq.n	800310a <HAL_DMA_Abort+0x422>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a26      	ldr	r2, [pc, #152]	; (8003144 <HAL_DMA_Abort+0x45c>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d02c      	beq.n	800310a <HAL_DMA_Abort+0x422>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a24      	ldr	r2, [pc, #144]	; (8003148 <HAL_DMA_Abort+0x460>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d027      	beq.n	800310a <HAL_DMA_Abort+0x422>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a23      	ldr	r2, [pc, #140]	; (800314c <HAL_DMA_Abort+0x464>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d022      	beq.n	800310a <HAL_DMA_Abort+0x422>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a21      	ldr	r2, [pc, #132]	; (8003150 <HAL_DMA_Abort+0x468>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d01d      	beq.n	800310a <HAL_DMA_Abort+0x422>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a20      	ldr	r2, [pc, #128]	; (8003154 <HAL_DMA_Abort+0x46c>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d018      	beq.n	800310a <HAL_DMA_Abort+0x422>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a1e      	ldr	r2, [pc, #120]	; (8003158 <HAL_DMA_Abort+0x470>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d013      	beq.n	800310a <HAL_DMA_Abort+0x422>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a1d      	ldr	r2, [pc, #116]	; (800315c <HAL_DMA_Abort+0x474>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d00e      	beq.n	800310a <HAL_DMA_Abort+0x422>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a1b      	ldr	r2, [pc, #108]	; (8003160 <HAL_DMA_Abort+0x478>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d009      	beq.n	800310a <HAL_DMA_Abort+0x422>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a1a      	ldr	r2, [pc, #104]	; (8003164 <HAL_DMA_Abort+0x47c>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d004      	beq.n	800310a <HAL_DMA_Abort+0x422>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a18      	ldr	r2, [pc, #96]	; (8003168 <HAL_DMA_Abort+0x480>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d101      	bne.n	800310e <HAL_DMA_Abort+0x426>
 800310a:	2301      	movs	r3, #1
 800310c:	e000      	b.n	8003110 <HAL_DMA_Abort+0x428>
 800310e:	2300      	movs	r3, #0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d02b      	beq.n	800316c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003118:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800311e:	f003 031f 	and.w	r3, r3, #31
 8003122:	223f      	movs	r2, #63	; 0x3f
 8003124:	409a      	lsls	r2, r3
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	609a      	str	r2, [r3, #8]
 800312a:	e02a      	b.n	8003182 <HAL_DMA_Abort+0x49a>
 800312c:	40020010 	.word	0x40020010
 8003130:	40020028 	.word	0x40020028
 8003134:	40020040 	.word	0x40020040
 8003138:	40020058 	.word	0x40020058
 800313c:	40020070 	.word	0x40020070
 8003140:	40020088 	.word	0x40020088
 8003144:	400200a0 	.word	0x400200a0
 8003148:	400200b8 	.word	0x400200b8
 800314c:	40020410 	.word	0x40020410
 8003150:	40020428 	.word	0x40020428
 8003154:	40020440 	.word	0x40020440
 8003158:	40020458 	.word	0x40020458
 800315c:	40020470 	.word	0x40020470
 8003160:	40020488 	.word	0x40020488
 8003164:	400204a0 	.word	0x400204a0
 8003168:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003170:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003176:	f003 031f 	and.w	r3, r3, #31
 800317a:	2201      	movs	r2, #1
 800317c:	409a      	lsls	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a4f      	ldr	r2, [pc, #316]	; (80032c4 <HAL_DMA_Abort+0x5dc>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d072      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a4d      	ldr	r2, [pc, #308]	; (80032c8 <HAL_DMA_Abort+0x5e0>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d06d      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a4c      	ldr	r2, [pc, #304]	; (80032cc <HAL_DMA_Abort+0x5e4>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d068      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a4a      	ldr	r2, [pc, #296]	; (80032d0 <HAL_DMA_Abort+0x5e8>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d063      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a49      	ldr	r2, [pc, #292]	; (80032d4 <HAL_DMA_Abort+0x5ec>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d05e      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a47      	ldr	r2, [pc, #284]	; (80032d8 <HAL_DMA_Abort+0x5f0>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d059      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a46      	ldr	r2, [pc, #280]	; (80032dc <HAL_DMA_Abort+0x5f4>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d054      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a44      	ldr	r2, [pc, #272]	; (80032e0 <HAL_DMA_Abort+0x5f8>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d04f      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a43      	ldr	r2, [pc, #268]	; (80032e4 <HAL_DMA_Abort+0x5fc>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d04a      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a41      	ldr	r2, [pc, #260]	; (80032e8 <HAL_DMA_Abort+0x600>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d045      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a40      	ldr	r2, [pc, #256]	; (80032ec <HAL_DMA_Abort+0x604>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d040      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a3e      	ldr	r2, [pc, #248]	; (80032f0 <HAL_DMA_Abort+0x608>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d03b      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a3d      	ldr	r2, [pc, #244]	; (80032f4 <HAL_DMA_Abort+0x60c>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d036      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a3b      	ldr	r2, [pc, #236]	; (80032f8 <HAL_DMA_Abort+0x610>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d031      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a3a      	ldr	r2, [pc, #232]	; (80032fc <HAL_DMA_Abort+0x614>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d02c      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a38      	ldr	r2, [pc, #224]	; (8003300 <HAL_DMA_Abort+0x618>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d027      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a37      	ldr	r2, [pc, #220]	; (8003304 <HAL_DMA_Abort+0x61c>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d022      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a35      	ldr	r2, [pc, #212]	; (8003308 <HAL_DMA_Abort+0x620>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d01d      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a34      	ldr	r2, [pc, #208]	; (800330c <HAL_DMA_Abort+0x624>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d018      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a32      	ldr	r2, [pc, #200]	; (8003310 <HAL_DMA_Abort+0x628>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d013      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a31      	ldr	r2, [pc, #196]	; (8003314 <HAL_DMA_Abort+0x62c>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d00e      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a2f      	ldr	r2, [pc, #188]	; (8003318 <HAL_DMA_Abort+0x630>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d009      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a2e      	ldr	r2, [pc, #184]	; (800331c <HAL_DMA_Abort+0x634>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d004      	beq.n	8003272 <HAL_DMA_Abort+0x58a>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a2c      	ldr	r2, [pc, #176]	; (8003320 <HAL_DMA_Abort+0x638>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d101      	bne.n	8003276 <HAL_DMA_Abort+0x58e>
 8003272:	2301      	movs	r3, #1
 8003274:	e000      	b.n	8003278 <HAL_DMA_Abort+0x590>
 8003276:	2300      	movs	r3, #0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d015      	beq.n	80032a8 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003284:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00c      	beq.n	80032a8 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003298:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800329c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80032a6:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3718      	adds	r7, #24
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40020010 	.word	0x40020010
 80032c8:	40020028 	.word	0x40020028
 80032cc:	40020040 	.word	0x40020040
 80032d0:	40020058 	.word	0x40020058
 80032d4:	40020070 	.word	0x40020070
 80032d8:	40020088 	.word	0x40020088
 80032dc:	400200a0 	.word	0x400200a0
 80032e0:	400200b8 	.word	0x400200b8
 80032e4:	40020410 	.word	0x40020410
 80032e8:	40020428 	.word	0x40020428
 80032ec:	40020440 	.word	0x40020440
 80032f0:	40020458 	.word	0x40020458
 80032f4:	40020470 	.word	0x40020470
 80032f8:	40020488 	.word	0x40020488
 80032fc:	400204a0 	.word	0x400204a0
 8003300:	400204b8 	.word	0x400204b8
 8003304:	58025408 	.word	0x58025408
 8003308:	5802541c 	.word	0x5802541c
 800330c:	58025430 	.word	0x58025430
 8003310:	58025444 	.word	0x58025444
 8003314:	58025458 	.word	0x58025458
 8003318:	5802546c 	.word	0x5802546c
 800331c:	58025480 	.word	0x58025480
 8003320:	58025494 	.word	0x58025494

08003324 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e205      	b.n	8003742 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d004      	beq.n	800334c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2280      	movs	r2, #128	; 0x80
 8003346:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e1fa      	b.n	8003742 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a8c      	ldr	r2, [pc, #560]	; (8003584 <HAL_DMA_Abort_IT+0x260>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d04a      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a8b      	ldr	r2, [pc, #556]	; (8003588 <HAL_DMA_Abort_IT+0x264>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d045      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a89      	ldr	r2, [pc, #548]	; (800358c <HAL_DMA_Abort_IT+0x268>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d040      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a88      	ldr	r2, [pc, #544]	; (8003590 <HAL_DMA_Abort_IT+0x26c>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d03b      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a86      	ldr	r2, [pc, #536]	; (8003594 <HAL_DMA_Abort_IT+0x270>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d036      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a85      	ldr	r2, [pc, #532]	; (8003598 <HAL_DMA_Abort_IT+0x274>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d031      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a83      	ldr	r2, [pc, #524]	; (800359c <HAL_DMA_Abort_IT+0x278>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d02c      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a82      	ldr	r2, [pc, #520]	; (80035a0 <HAL_DMA_Abort_IT+0x27c>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d027      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a80      	ldr	r2, [pc, #512]	; (80035a4 <HAL_DMA_Abort_IT+0x280>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d022      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a7f      	ldr	r2, [pc, #508]	; (80035a8 <HAL_DMA_Abort_IT+0x284>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d01d      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a7d      	ldr	r2, [pc, #500]	; (80035ac <HAL_DMA_Abort_IT+0x288>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d018      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a7c      	ldr	r2, [pc, #496]	; (80035b0 <HAL_DMA_Abort_IT+0x28c>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d013      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a7a      	ldr	r2, [pc, #488]	; (80035b4 <HAL_DMA_Abort_IT+0x290>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d00e      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a79      	ldr	r2, [pc, #484]	; (80035b8 <HAL_DMA_Abort_IT+0x294>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d009      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a77      	ldr	r2, [pc, #476]	; (80035bc <HAL_DMA_Abort_IT+0x298>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d004      	beq.n	80033ec <HAL_DMA_Abort_IT+0xc8>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a76      	ldr	r2, [pc, #472]	; (80035c0 <HAL_DMA_Abort_IT+0x29c>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d101      	bne.n	80033f0 <HAL_DMA_Abort_IT+0xcc>
 80033ec:	2301      	movs	r3, #1
 80033ee:	e000      	b.n	80033f2 <HAL_DMA_Abort_IT+0xce>
 80033f0:	2300      	movs	r3, #0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d065      	beq.n	80034c2 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2204      	movs	r2, #4
 80033fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a60      	ldr	r2, [pc, #384]	; (8003584 <HAL_DMA_Abort_IT+0x260>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d04a      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a5e      	ldr	r2, [pc, #376]	; (8003588 <HAL_DMA_Abort_IT+0x264>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d045      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a5d      	ldr	r2, [pc, #372]	; (800358c <HAL_DMA_Abort_IT+0x268>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d040      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a5b      	ldr	r2, [pc, #364]	; (8003590 <HAL_DMA_Abort_IT+0x26c>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d03b      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a5a      	ldr	r2, [pc, #360]	; (8003594 <HAL_DMA_Abort_IT+0x270>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d036      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a58      	ldr	r2, [pc, #352]	; (8003598 <HAL_DMA_Abort_IT+0x274>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d031      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a57      	ldr	r2, [pc, #348]	; (800359c <HAL_DMA_Abort_IT+0x278>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d02c      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a55      	ldr	r2, [pc, #340]	; (80035a0 <HAL_DMA_Abort_IT+0x27c>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d027      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a54      	ldr	r2, [pc, #336]	; (80035a4 <HAL_DMA_Abort_IT+0x280>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d022      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a52      	ldr	r2, [pc, #328]	; (80035a8 <HAL_DMA_Abort_IT+0x284>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d01d      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a51      	ldr	r2, [pc, #324]	; (80035ac <HAL_DMA_Abort_IT+0x288>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d018      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a4f      	ldr	r2, [pc, #316]	; (80035b0 <HAL_DMA_Abort_IT+0x28c>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d013      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a4e      	ldr	r2, [pc, #312]	; (80035b4 <HAL_DMA_Abort_IT+0x290>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d00e      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a4c      	ldr	r2, [pc, #304]	; (80035b8 <HAL_DMA_Abort_IT+0x294>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d009      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a4b      	ldr	r2, [pc, #300]	; (80035bc <HAL_DMA_Abort_IT+0x298>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d004      	beq.n	800349e <HAL_DMA_Abort_IT+0x17a>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a49      	ldr	r2, [pc, #292]	; (80035c0 <HAL_DMA_Abort_IT+0x29c>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d108      	bne.n	80034b0 <HAL_DMA_Abort_IT+0x18c>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 0201 	bic.w	r2, r2, #1
 80034ac:	601a      	str	r2, [r3, #0]
 80034ae:	e147      	b.n	8003740 <HAL_DMA_Abort_IT+0x41c>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0201 	bic.w	r2, r2, #1
 80034be:	601a      	str	r2, [r3, #0]
 80034c0:	e13e      	b.n	8003740 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f022 020e 	bic.w	r2, r2, #14
 80034d0:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a2b      	ldr	r2, [pc, #172]	; (8003584 <HAL_DMA_Abort_IT+0x260>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d04a      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a29      	ldr	r2, [pc, #164]	; (8003588 <HAL_DMA_Abort_IT+0x264>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d045      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a28      	ldr	r2, [pc, #160]	; (800358c <HAL_DMA_Abort_IT+0x268>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d040      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a26      	ldr	r2, [pc, #152]	; (8003590 <HAL_DMA_Abort_IT+0x26c>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d03b      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a25      	ldr	r2, [pc, #148]	; (8003594 <HAL_DMA_Abort_IT+0x270>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d036      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a23      	ldr	r2, [pc, #140]	; (8003598 <HAL_DMA_Abort_IT+0x274>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d031      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a22      	ldr	r2, [pc, #136]	; (800359c <HAL_DMA_Abort_IT+0x278>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d02c      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a20      	ldr	r2, [pc, #128]	; (80035a0 <HAL_DMA_Abort_IT+0x27c>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d027      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a1f      	ldr	r2, [pc, #124]	; (80035a4 <HAL_DMA_Abort_IT+0x280>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d022      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a1d      	ldr	r2, [pc, #116]	; (80035a8 <HAL_DMA_Abort_IT+0x284>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d01d      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a1c      	ldr	r2, [pc, #112]	; (80035ac <HAL_DMA_Abort_IT+0x288>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d018      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a1a      	ldr	r2, [pc, #104]	; (80035b0 <HAL_DMA_Abort_IT+0x28c>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d013      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a19      	ldr	r2, [pc, #100]	; (80035b4 <HAL_DMA_Abort_IT+0x290>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d00e      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a17      	ldr	r2, [pc, #92]	; (80035b8 <HAL_DMA_Abort_IT+0x294>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d009      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a16      	ldr	r2, [pc, #88]	; (80035bc <HAL_DMA_Abort_IT+0x298>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d004      	beq.n	8003572 <HAL_DMA_Abort_IT+0x24e>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a14      	ldr	r2, [pc, #80]	; (80035c0 <HAL_DMA_Abort_IT+0x29c>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d128      	bne.n	80035c4 <HAL_DMA_Abort_IT+0x2a0>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0201 	bic.w	r2, r2, #1
 8003580:	601a      	str	r2, [r3, #0]
 8003582:	e027      	b.n	80035d4 <HAL_DMA_Abort_IT+0x2b0>
 8003584:	40020010 	.word	0x40020010
 8003588:	40020028 	.word	0x40020028
 800358c:	40020040 	.word	0x40020040
 8003590:	40020058 	.word	0x40020058
 8003594:	40020070 	.word	0x40020070
 8003598:	40020088 	.word	0x40020088
 800359c:	400200a0 	.word	0x400200a0
 80035a0:	400200b8 	.word	0x400200b8
 80035a4:	40020410 	.word	0x40020410
 80035a8:	40020428 	.word	0x40020428
 80035ac:	40020440 	.word	0x40020440
 80035b0:	40020458 	.word	0x40020458
 80035b4:	40020470 	.word	0x40020470
 80035b8:	40020488 	.word	0x40020488
 80035bc:	400204a0 	.word	0x400204a0
 80035c0:	400204b8 	.word	0x400204b8
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f022 0201 	bic.w	r2, r2, #1
 80035d2:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a5c      	ldr	r2, [pc, #368]	; (800374c <HAL_DMA_Abort_IT+0x428>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d072      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a5b      	ldr	r2, [pc, #364]	; (8003750 <HAL_DMA_Abort_IT+0x42c>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d06d      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a59      	ldr	r2, [pc, #356]	; (8003754 <HAL_DMA_Abort_IT+0x430>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d068      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a58      	ldr	r2, [pc, #352]	; (8003758 <HAL_DMA_Abort_IT+0x434>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d063      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a56      	ldr	r2, [pc, #344]	; (800375c <HAL_DMA_Abort_IT+0x438>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d05e      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a55      	ldr	r2, [pc, #340]	; (8003760 <HAL_DMA_Abort_IT+0x43c>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d059      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a53      	ldr	r2, [pc, #332]	; (8003764 <HAL_DMA_Abort_IT+0x440>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d054      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a52      	ldr	r2, [pc, #328]	; (8003768 <HAL_DMA_Abort_IT+0x444>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d04f      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a50      	ldr	r2, [pc, #320]	; (800376c <HAL_DMA_Abort_IT+0x448>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d04a      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a4f      	ldr	r2, [pc, #316]	; (8003770 <HAL_DMA_Abort_IT+0x44c>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d045      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a4d      	ldr	r2, [pc, #308]	; (8003774 <HAL_DMA_Abort_IT+0x450>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d040      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a4c      	ldr	r2, [pc, #304]	; (8003778 <HAL_DMA_Abort_IT+0x454>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d03b      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a4a      	ldr	r2, [pc, #296]	; (800377c <HAL_DMA_Abort_IT+0x458>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d036      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a49      	ldr	r2, [pc, #292]	; (8003780 <HAL_DMA_Abort_IT+0x45c>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d031      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a47      	ldr	r2, [pc, #284]	; (8003784 <HAL_DMA_Abort_IT+0x460>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d02c      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a46      	ldr	r2, [pc, #280]	; (8003788 <HAL_DMA_Abort_IT+0x464>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d027      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a44      	ldr	r2, [pc, #272]	; (800378c <HAL_DMA_Abort_IT+0x468>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d022      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a43      	ldr	r2, [pc, #268]	; (8003790 <HAL_DMA_Abort_IT+0x46c>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d01d      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a41      	ldr	r2, [pc, #260]	; (8003794 <HAL_DMA_Abort_IT+0x470>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d018      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a40      	ldr	r2, [pc, #256]	; (8003798 <HAL_DMA_Abort_IT+0x474>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d013      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a3e      	ldr	r2, [pc, #248]	; (800379c <HAL_DMA_Abort_IT+0x478>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d00e      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a3d      	ldr	r2, [pc, #244]	; (80037a0 <HAL_DMA_Abort_IT+0x47c>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d009      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a3b      	ldr	r2, [pc, #236]	; (80037a4 <HAL_DMA_Abort_IT+0x480>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d004      	beq.n	80036c4 <HAL_DMA_Abort_IT+0x3a0>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a3a      	ldr	r2, [pc, #232]	; (80037a8 <HAL_DMA_Abort_IT+0x484>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d101      	bne.n	80036c8 <HAL_DMA_Abort_IT+0x3a4>
 80036c4:	2301      	movs	r3, #1
 80036c6:	e000      	b.n	80036ca <HAL_DMA_Abort_IT+0x3a6>
 80036c8:	2300      	movs	r3, #0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d028      	beq.n	8003720 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036dc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e8:	f003 031f 	and.w	r3, r3, #31
 80036ec:	2201      	movs	r2, #1
 80036ee:	409a      	lsls	r2, r3
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80036fc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00c      	beq.n	8003720 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003710:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003714:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800371e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003734:	2b00      	cmp	r3, #0
 8003736:	d003      	beq.n	8003740 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	40020010 	.word	0x40020010
 8003750:	40020028 	.word	0x40020028
 8003754:	40020040 	.word	0x40020040
 8003758:	40020058 	.word	0x40020058
 800375c:	40020070 	.word	0x40020070
 8003760:	40020088 	.word	0x40020088
 8003764:	400200a0 	.word	0x400200a0
 8003768:	400200b8 	.word	0x400200b8
 800376c:	40020410 	.word	0x40020410
 8003770:	40020428 	.word	0x40020428
 8003774:	40020440 	.word	0x40020440
 8003778:	40020458 	.word	0x40020458
 800377c:	40020470 	.word	0x40020470
 8003780:	40020488 	.word	0x40020488
 8003784:	400204a0 	.word	0x400204a0
 8003788:	400204b8 	.word	0x400204b8
 800378c:	58025408 	.word	0x58025408
 8003790:	5802541c 	.word	0x5802541c
 8003794:	58025430 	.word	0x58025430
 8003798:	58025444 	.word	0x58025444
 800379c:	58025458 	.word	0x58025458
 80037a0:	5802546c 	.word	0x5802546c
 80037a4:	58025480 	.word	0x58025480
 80037a8:	58025494 	.word	0x58025494

080037ac <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b08a      	sub	sp, #40	; 0x28
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80037b4:	2300      	movs	r3, #0
 80037b6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037b8:	4b67      	ldr	r3, [pc, #412]	; (8003958 <HAL_DMA_IRQHandler+0x1ac>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a67      	ldr	r2, [pc, #412]	; (800395c <HAL_DMA_IRQHandler+0x1b0>)
 80037be:	fba2 2303 	umull	r2, r3, r2, r3
 80037c2:	0a9b      	lsrs	r3, r3, #10
 80037c4:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ca:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80037d2:	6a3b      	ldr	r3, [r7, #32]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a5f      	ldr	r2, [pc, #380]	; (8003960 <HAL_DMA_IRQHandler+0x1b4>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d04a      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a5d      	ldr	r2, [pc, #372]	; (8003964 <HAL_DMA_IRQHandler+0x1b8>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d045      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a5c      	ldr	r2, [pc, #368]	; (8003968 <HAL_DMA_IRQHandler+0x1bc>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d040      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a5a      	ldr	r2, [pc, #360]	; (800396c <HAL_DMA_IRQHandler+0x1c0>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d03b      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a59      	ldr	r2, [pc, #356]	; (8003970 <HAL_DMA_IRQHandler+0x1c4>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d036      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a57      	ldr	r2, [pc, #348]	; (8003974 <HAL_DMA_IRQHandler+0x1c8>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d031      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a56      	ldr	r2, [pc, #344]	; (8003978 <HAL_DMA_IRQHandler+0x1cc>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d02c      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a54      	ldr	r2, [pc, #336]	; (800397c <HAL_DMA_IRQHandler+0x1d0>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d027      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a53      	ldr	r2, [pc, #332]	; (8003980 <HAL_DMA_IRQHandler+0x1d4>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d022      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a51      	ldr	r2, [pc, #324]	; (8003984 <HAL_DMA_IRQHandler+0x1d8>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d01d      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a50      	ldr	r2, [pc, #320]	; (8003988 <HAL_DMA_IRQHandler+0x1dc>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d018      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a4e      	ldr	r2, [pc, #312]	; (800398c <HAL_DMA_IRQHandler+0x1e0>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d013      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a4d      	ldr	r2, [pc, #308]	; (8003990 <HAL_DMA_IRQHandler+0x1e4>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d00e      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a4b      	ldr	r2, [pc, #300]	; (8003994 <HAL_DMA_IRQHandler+0x1e8>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d009      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a4a      	ldr	r2, [pc, #296]	; (8003998 <HAL_DMA_IRQHandler+0x1ec>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d004      	beq.n	800387e <HAL_DMA_IRQHandler+0xd2>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a48      	ldr	r2, [pc, #288]	; (800399c <HAL_DMA_IRQHandler+0x1f0>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d101      	bne.n	8003882 <HAL_DMA_IRQHandler+0xd6>
 800387e:	2301      	movs	r3, #1
 8003880:	e000      	b.n	8003884 <HAL_DMA_IRQHandler+0xd8>
 8003882:	2300      	movs	r3, #0
 8003884:	2b00      	cmp	r3, #0
 8003886:	f000 842b 	beq.w	80040e0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800388e:	f003 031f 	and.w	r3, r3, #31
 8003892:	2208      	movs	r2, #8
 8003894:	409a      	lsls	r2, r3
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	4013      	ands	r3, r2
 800389a:	2b00      	cmp	r3, #0
 800389c:	f000 80a2 	beq.w	80039e4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a2e      	ldr	r2, [pc, #184]	; (8003960 <HAL_DMA_IRQHandler+0x1b4>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d04a      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a2d      	ldr	r2, [pc, #180]	; (8003964 <HAL_DMA_IRQHandler+0x1b8>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d045      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a2b      	ldr	r2, [pc, #172]	; (8003968 <HAL_DMA_IRQHandler+0x1bc>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d040      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a2a      	ldr	r2, [pc, #168]	; (800396c <HAL_DMA_IRQHandler+0x1c0>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d03b      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a28      	ldr	r2, [pc, #160]	; (8003970 <HAL_DMA_IRQHandler+0x1c4>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d036      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a27      	ldr	r2, [pc, #156]	; (8003974 <HAL_DMA_IRQHandler+0x1c8>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d031      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a25      	ldr	r2, [pc, #148]	; (8003978 <HAL_DMA_IRQHandler+0x1cc>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d02c      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a24      	ldr	r2, [pc, #144]	; (800397c <HAL_DMA_IRQHandler+0x1d0>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d027      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a22      	ldr	r2, [pc, #136]	; (8003980 <HAL_DMA_IRQHandler+0x1d4>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d022      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a21      	ldr	r2, [pc, #132]	; (8003984 <HAL_DMA_IRQHandler+0x1d8>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d01d      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a1f      	ldr	r2, [pc, #124]	; (8003988 <HAL_DMA_IRQHandler+0x1dc>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d018      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a1e      	ldr	r2, [pc, #120]	; (800398c <HAL_DMA_IRQHandler+0x1e0>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d013      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a1c      	ldr	r2, [pc, #112]	; (8003990 <HAL_DMA_IRQHandler+0x1e4>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d00e      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a1b      	ldr	r2, [pc, #108]	; (8003994 <HAL_DMA_IRQHandler+0x1e8>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d009      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a19      	ldr	r2, [pc, #100]	; (8003998 <HAL_DMA_IRQHandler+0x1ec>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d004      	beq.n	8003940 <HAL_DMA_IRQHandler+0x194>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a18      	ldr	r2, [pc, #96]	; (800399c <HAL_DMA_IRQHandler+0x1f0>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d12f      	bne.n	80039a0 <HAL_DMA_IRQHandler+0x1f4>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0304 	and.w	r3, r3, #4
 800394a:	2b00      	cmp	r3, #0
 800394c:	bf14      	ite	ne
 800394e:	2301      	movne	r3, #1
 8003950:	2300      	moveq	r3, #0
 8003952:	b2db      	uxtb	r3, r3
 8003954:	e02e      	b.n	80039b4 <HAL_DMA_IRQHandler+0x208>
 8003956:	bf00      	nop
 8003958:	24000018 	.word	0x24000018
 800395c:	1b4e81b5 	.word	0x1b4e81b5
 8003960:	40020010 	.word	0x40020010
 8003964:	40020028 	.word	0x40020028
 8003968:	40020040 	.word	0x40020040
 800396c:	40020058 	.word	0x40020058
 8003970:	40020070 	.word	0x40020070
 8003974:	40020088 	.word	0x40020088
 8003978:	400200a0 	.word	0x400200a0
 800397c:	400200b8 	.word	0x400200b8
 8003980:	40020410 	.word	0x40020410
 8003984:	40020428 	.word	0x40020428
 8003988:	40020440 	.word	0x40020440
 800398c:	40020458 	.word	0x40020458
 8003990:	40020470 	.word	0x40020470
 8003994:	40020488 	.word	0x40020488
 8003998:	400204a0 	.word	0x400204a0
 800399c:	400204b8 	.word	0x400204b8
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0308 	and.w	r3, r3, #8
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	bf14      	ite	ne
 80039ae:	2301      	movne	r3, #1
 80039b0:	2300      	moveq	r3, #0
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d015      	beq.n	80039e4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0204 	bic.w	r2, r2, #4
 80039c6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039cc:	f003 031f 	and.w	r3, r3, #31
 80039d0:	2208      	movs	r2, #8
 80039d2:	409a      	lsls	r2, r3
 80039d4:	6a3b      	ldr	r3, [r7, #32]
 80039d6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039dc:	f043 0201 	orr.w	r2, r3, #1
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e8:	f003 031f 	and.w	r3, r3, #31
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	fa22 f303 	lsr.w	r3, r2, r3
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d06e      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a69      	ldr	r2, [pc, #420]	; (8003ba4 <HAL_DMA_IRQHandler+0x3f8>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d04a      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a67      	ldr	r2, [pc, #412]	; (8003ba8 <HAL_DMA_IRQHandler+0x3fc>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d045      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a66      	ldr	r2, [pc, #408]	; (8003bac <HAL_DMA_IRQHandler+0x400>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d040      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a64      	ldr	r2, [pc, #400]	; (8003bb0 <HAL_DMA_IRQHandler+0x404>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d03b      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a63      	ldr	r2, [pc, #396]	; (8003bb4 <HAL_DMA_IRQHandler+0x408>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d036      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a61      	ldr	r2, [pc, #388]	; (8003bb8 <HAL_DMA_IRQHandler+0x40c>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d031      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a60      	ldr	r2, [pc, #384]	; (8003bbc <HAL_DMA_IRQHandler+0x410>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d02c      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a5e      	ldr	r2, [pc, #376]	; (8003bc0 <HAL_DMA_IRQHandler+0x414>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d027      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a5d      	ldr	r2, [pc, #372]	; (8003bc4 <HAL_DMA_IRQHandler+0x418>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d022      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a5b      	ldr	r2, [pc, #364]	; (8003bc8 <HAL_DMA_IRQHandler+0x41c>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d01d      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a5a      	ldr	r2, [pc, #360]	; (8003bcc <HAL_DMA_IRQHandler+0x420>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d018      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a58      	ldr	r2, [pc, #352]	; (8003bd0 <HAL_DMA_IRQHandler+0x424>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d013      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a57      	ldr	r2, [pc, #348]	; (8003bd4 <HAL_DMA_IRQHandler+0x428>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00e      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a55      	ldr	r2, [pc, #340]	; (8003bd8 <HAL_DMA_IRQHandler+0x42c>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d009      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a54      	ldr	r2, [pc, #336]	; (8003bdc <HAL_DMA_IRQHandler+0x430>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d004      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2ee>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a52      	ldr	r2, [pc, #328]	; (8003be0 <HAL_DMA_IRQHandler+0x434>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d10a      	bne.n	8003ab0 <HAL_DMA_IRQHandler+0x304>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	bf14      	ite	ne
 8003aa8:	2301      	movne	r3, #1
 8003aaa:	2300      	moveq	r3, #0
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	e003      	b.n	8003ab8 <HAL_DMA_IRQHandler+0x30c>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d00d      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac0:	f003 031f 	and.w	r3, r3, #31
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	409a      	lsls	r2, r3
 8003ac8:	6a3b      	ldr	r3, [r7, #32]
 8003aca:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad0:	f043 0202 	orr.w	r2, r3, #2
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003adc:	f003 031f 	and.w	r3, r3, #31
 8003ae0:	2204      	movs	r2, #4
 8003ae2:	409a      	lsls	r2, r3
 8003ae4:	69bb      	ldr	r3, [r7, #24]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	f000 808f 	beq.w	8003c0c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a2c      	ldr	r2, [pc, #176]	; (8003ba4 <HAL_DMA_IRQHandler+0x3f8>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d04a      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a2a      	ldr	r2, [pc, #168]	; (8003ba8 <HAL_DMA_IRQHandler+0x3fc>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d045      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a29      	ldr	r2, [pc, #164]	; (8003bac <HAL_DMA_IRQHandler+0x400>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d040      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a27      	ldr	r2, [pc, #156]	; (8003bb0 <HAL_DMA_IRQHandler+0x404>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d03b      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a26      	ldr	r2, [pc, #152]	; (8003bb4 <HAL_DMA_IRQHandler+0x408>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d036      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a24      	ldr	r2, [pc, #144]	; (8003bb8 <HAL_DMA_IRQHandler+0x40c>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d031      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a23      	ldr	r2, [pc, #140]	; (8003bbc <HAL_DMA_IRQHandler+0x410>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d02c      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a21      	ldr	r2, [pc, #132]	; (8003bc0 <HAL_DMA_IRQHandler+0x414>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d027      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a20      	ldr	r2, [pc, #128]	; (8003bc4 <HAL_DMA_IRQHandler+0x418>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d022      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a1e      	ldr	r2, [pc, #120]	; (8003bc8 <HAL_DMA_IRQHandler+0x41c>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d01d      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a1d      	ldr	r2, [pc, #116]	; (8003bcc <HAL_DMA_IRQHandler+0x420>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d018      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a1b      	ldr	r2, [pc, #108]	; (8003bd0 <HAL_DMA_IRQHandler+0x424>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d013      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a1a      	ldr	r2, [pc, #104]	; (8003bd4 <HAL_DMA_IRQHandler+0x428>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d00e      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a18      	ldr	r2, [pc, #96]	; (8003bd8 <HAL_DMA_IRQHandler+0x42c>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d009      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a17      	ldr	r2, [pc, #92]	; (8003bdc <HAL_DMA_IRQHandler+0x430>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d004      	beq.n	8003b8e <HAL_DMA_IRQHandler+0x3e2>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a15      	ldr	r2, [pc, #84]	; (8003be0 <HAL_DMA_IRQHandler+0x434>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d12a      	bne.n	8003be4 <HAL_DMA_IRQHandler+0x438>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0302 	and.w	r3, r3, #2
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	bf14      	ite	ne
 8003b9c:	2301      	movne	r3, #1
 8003b9e:	2300      	moveq	r3, #0
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	e023      	b.n	8003bec <HAL_DMA_IRQHandler+0x440>
 8003ba4:	40020010 	.word	0x40020010
 8003ba8:	40020028 	.word	0x40020028
 8003bac:	40020040 	.word	0x40020040
 8003bb0:	40020058 	.word	0x40020058
 8003bb4:	40020070 	.word	0x40020070
 8003bb8:	40020088 	.word	0x40020088
 8003bbc:	400200a0 	.word	0x400200a0
 8003bc0:	400200b8 	.word	0x400200b8
 8003bc4:	40020410 	.word	0x40020410
 8003bc8:	40020428 	.word	0x40020428
 8003bcc:	40020440 	.word	0x40020440
 8003bd0:	40020458 	.word	0x40020458
 8003bd4:	40020470 	.word	0x40020470
 8003bd8:	40020488 	.word	0x40020488
 8003bdc:	400204a0 	.word	0x400204a0
 8003be0:	400204b8 	.word	0x400204b8
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2300      	movs	r3, #0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00d      	beq.n	8003c0c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bf4:	f003 031f 	and.w	r3, r3, #31
 8003bf8:	2204      	movs	r2, #4
 8003bfa:	409a      	lsls	r2, r3
 8003bfc:	6a3b      	ldr	r3, [r7, #32]
 8003bfe:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c04:	f043 0204 	orr.w	r2, r3, #4
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c10:	f003 031f 	and.w	r3, r3, #31
 8003c14:	2210      	movs	r2, #16
 8003c16:	409a      	lsls	r2, r3
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f000 80a6 	beq.w	8003d6e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a85      	ldr	r2, [pc, #532]	; (8003e3c <HAL_DMA_IRQHandler+0x690>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d04a      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a83      	ldr	r2, [pc, #524]	; (8003e40 <HAL_DMA_IRQHandler+0x694>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d045      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a82      	ldr	r2, [pc, #520]	; (8003e44 <HAL_DMA_IRQHandler+0x698>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d040      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a80      	ldr	r2, [pc, #512]	; (8003e48 <HAL_DMA_IRQHandler+0x69c>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d03b      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a7f      	ldr	r2, [pc, #508]	; (8003e4c <HAL_DMA_IRQHandler+0x6a0>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d036      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a7d      	ldr	r2, [pc, #500]	; (8003e50 <HAL_DMA_IRQHandler+0x6a4>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d031      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a7c      	ldr	r2, [pc, #496]	; (8003e54 <HAL_DMA_IRQHandler+0x6a8>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d02c      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a7a      	ldr	r2, [pc, #488]	; (8003e58 <HAL_DMA_IRQHandler+0x6ac>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d027      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a79      	ldr	r2, [pc, #484]	; (8003e5c <HAL_DMA_IRQHandler+0x6b0>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d022      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a77      	ldr	r2, [pc, #476]	; (8003e60 <HAL_DMA_IRQHandler+0x6b4>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d01d      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a76      	ldr	r2, [pc, #472]	; (8003e64 <HAL_DMA_IRQHandler+0x6b8>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d018      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a74      	ldr	r2, [pc, #464]	; (8003e68 <HAL_DMA_IRQHandler+0x6bc>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d013      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a73      	ldr	r2, [pc, #460]	; (8003e6c <HAL_DMA_IRQHandler+0x6c0>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d00e      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a71      	ldr	r2, [pc, #452]	; (8003e70 <HAL_DMA_IRQHandler+0x6c4>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d009      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a70      	ldr	r2, [pc, #448]	; (8003e74 <HAL_DMA_IRQHandler+0x6c8>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d004      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x516>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a6e      	ldr	r2, [pc, #440]	; (8003e78 <HAL_DMA_IRQHandler+0x6cc>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d10a      	bne.n	8003cd8 <HAL_DMA_IRQHandler+0x52c>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0308 	and.w	r3, r3, #8
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	bf14      	ite	ne
 8003cd0:	2301      	movne	r3, #1
 8003cd2:	2300      	moveq	r3, #0
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	e009      	b.n	8003cec <HAL_DMA_IRQHandler+0x540>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0304 	and.w	r3, r3, #4
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	bf14      	ite	ne
 8003ce6:	2301      	movne	r3, #1
 8003ce8:	2300      	moveq	r3, #0
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d03e      	beq.n	8003d6e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cf4:	f003 031f 	and.w	r3, r3, #31
 8003cf8:	2210      	movs	r2, #16
 8003cfa:	409a      	lsls	r2, r3
 8003cfc:	6a3b      	ldr	r3, [r7, #32]
 8003cfe:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d018      	beq.n	8003d40 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d108      	bne.n	8003d2e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d024      	beq.n	8003d6e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	4798      	blx	r3
 8003d2c:	e01f      	b.n	8003d6e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d01b      	beq.n	8003d6e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	4798      	blx	r3
 8003d3e:	e016      	b.n	8003d6e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d107      	bne.n	8003d5e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 0208 	bic.w	r2, r2, #8
 8003d5c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d003      	beq.n	8003d6e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d72:	f003 031f 	and.w	r3, r3, #31
 8003d76:	2220      	movs	r2, #32
 8003d78:	409a      	lsls	r2, r3
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f000 8110 	beq.w	8003fa4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a2c      	ldr	r2, [pc, #176]	; (8003e3c <HAL_DMA_IRQHandler+0x690>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d04a      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a2b      	ldr	r2, [pc, #172]	; (8003e40 <HAL_DMA_IRQHandler+0x694>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d045      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a29      	ldr	r2, [pc, #164]	; (8003e44 <HAL_DMA_IRQHandler+0x698>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d040      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a28      	ldr	r2, [pc, #160]	; (8003e48 <HAL_DMA_IRQHandler+0x69c>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d03b      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a26      	ldr	r2, [pc, #152]	; (8003e4c <HAL_DMA_IRQHandler+0x6a0>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d036      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a25      	ldr	r2, [pc, #148]	; (8003e50 <HAL_DMA_IRQHandler+0x6a4>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d031      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a23      	ldr	r2, [pc, #140]	; (8003e54 <HAL_DMA_IRQHandler+0x6a8>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d02c      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a22      	ldr	r2, [pc, #136]	; (8003e58 <HAL_DMA_IRQHandler+0x6ac>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d027      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a20      	ldr	r2, [pc, #128]	; (8003e5c <HAL_DMA_IRQHandler+0x6b0>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d022      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a1f      	ldr	r2, [pc, #124]	; (8003e60 <HAL_DMA_IRQHandler+0x6b4>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d01d      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a1d      	ldr	r2, [pc, #116]	; (8003e64 <HAL_DMA_IRQHandler+0x6b8>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d018      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a1c      	ldr	r2, [pc, #112]	; (8003e68 <HAL_DMA_IRQHandler+0x6bc>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d013      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a1a      	ldr	r2, [pc, #104]	; (8003e6c <HAL_DMA_IRQHandler+0x6c0>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d00e      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a19      	ldr	r2, [pc, #100]	; (8003e70 <HAL_DMA_IRQHandler+0x6c4>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d009      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a17      	ldr	r2, [pc, #92]	; (8003e74 <HAL_DMA_IRQHandler+0x6c8>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d004      	beq.n	8003e24 <HAL_DMA_IRQHandler+0x678>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a16      	ldr	r2, [pc, #88]	; (8003e78 <HAL_DMA_IRQHandler+0x6cc>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d12b      	bne.n	8003e7c <HAL_DMA_IRQHandler+0x6d0>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0310 	and.w	r3, r3, #16
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	bf14      	ite	ne
 8003e32:	2301      	movne	r3, #1
 8003e34:	2300      	moveq	r3, #0
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	e02a      	b.n	8003e90 <HAL_DMA_IRQHandler+0x6e4>
 8003e3a:	bf00      	nop
 8003e3c:	40020010 	.word	0x40020010
 8003e40:	40020028 	.word	0x40020028
 8003e44:	40020040 	.word	0x40020040
 8003e48:	40020058 	.word	0x40020058
 8003e4c:	40020070 	.word	0x40020070
 8003e50:	40020088 	.word	0x40020088
 8003e54:	400200a0 	.word	0x400200a0
 8003e58:	400200b8 	.word	0x400200b8
 8003e5c:	40020410 	.word	0x40020410
 8003e60:	40020428 	.word	0x40020428
 8003e64:	40020440 	.word	0x40020440
 8003e68:	40020458 	.word	0x40020458
 8003e6c:	40020470 	.word	0x40020470
 8003e70:	40020488 	.word	0x40020488
 8003e74:	400204a0 	.word	0x400204a0
 8003e78:	400204b8 	.word	0x400204b8
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	bf14      	ite	ne
 8003e8a:	2301      	movne	r3, #1
 8003e8c:	2300      	moveq	r3, #0
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f000 8087 	beq.w	8003fa4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e9a:	f003 031f 	and.w	r3, r3, #31
 8003e9e:	2220      	movs	r2, #32
 8003ea0:	409a      	lsls	r2, r3
 8003ea2:	6a3b      	ldr	r3, [r7, #32]
 8003ea4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	2b04      	cmp	r3, #4
 8003eb0:	d139      	bne.n	8003f26 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f022 0216 	bic.w	r2, r2, #22
 8003ec0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	695a      	ldr	r2, [r3, #20]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ed0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d103      	bne.n	8003ee2 <HAL_DMA_IRQHandler+0x736>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d007      	beq.n	8003ef2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f022 0208 	bic.w	r2, r2, #8
 8003ef0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef6:	f003 031f 	and.w	r3, r3, #31
 8003efa:	223f      	movs	r2, #63	; 0x3f
 8003efc:	409a      	lsls	r2, r3
 8003efe:	6a3b      	ldr	r3, [r7, #32]
 8003f00:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	f000 834a 	beq.w	80045b0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	4798      	blx	r3
          }
          return;
 8003f24:	e344      	b.n	80045b0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d018      	beq.n	8003f66 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d108      	bne.n	8003f54 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d02c      	beq.n	8003fa4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	4798      	blx	r3
 8003f52:	e027      	b.n	8003fa4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d023      	beq.n	8003fa4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	4798      	blx	r3
 8003f64:	e01e      	b.n	8003fa4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d10f      	bne.n	8003f94 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f022 0210 	bic.w	r2, r2, #16
 8003f82:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d003      	beq.n	8003fa4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 8306 	beq.w	80045ba <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	f000 8088 	beq.w	80040cc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2204      	movs	r2, #4
 8003fc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a7a      	ldr	r2, [pc, #488]	; (80041b4 <HAL_DMA_IRQHandler+0xa08>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d04a      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a79      	ldr	r2, [pc, #484]	; (80041b8 <HAL_DMA_IRQHandler+0xa0c>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d045      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a77      	ldr	r2, [pc, #476]	; (80041bc <HAL_DMA_IRQHandler+0xa10>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d040      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a76      	ldr	r2, [pc, #472]	; (80041c0 <HAL_DMA_IRQHandler+0xa14>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d03b      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a74      	ldr	r2, [pc, #464]	; (80041c4 <HAL_DMA_IRQHandler+0xa18>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d036      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a73      	ldr	r2, [pc, #460]	; (80041c8 <HAL_DMA_IRQHandler+0xa1c>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d031      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a71      	ldr	r2, [pc, #452]	; (80041cc <HAL_DMA_IRQHandler+0xa20>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d02c      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a70      	ldr	r2, [pc, #448]	; (80041d0 <HAL_DMA_IRQHandler+0xa24>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d027      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a6e      	ldr	r2, [pc, #440]	; (80041d4 <HAL_DMA_IRQHandler+0xa28>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d022      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a6d      	ldr	r2, [pc, #436]	; (80041d8 <HAL_DMA_IRQHandler+0xa2c>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d01d      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a6b      	ldr	r2, [pc, #428]	; (80041dc <HAL_DMA_IRQHandler+0xa30>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d018      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a6a      	ldr	r2, [pc, #424]	; (80041e0 <HAL_DMA_IRQHandler+0xa34>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d013      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a68      	ldr	r2, [pc, #416]	; (80041e4 <HAL_DMA_IRQHandler+0xa38>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d00e      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a67      	ldr	r2, [pc, #412]	; (80041e8 <HAL_DMA_IRQHandler+0xa3c>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d009      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a65      	ldr	r2, [pc, #404]	; (80041ec <HAL_DMA_IRQHandler+0xa40>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d004      	beq.n	8004064 <HAL_DMA_IRQHandler+0x8b8>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a64      	ldr	r2, [pc, #400]	; (80041f0 <HAL_DMA_IRQHandler+0xa44>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d108      	bne.n	8004076 <HAL_DMA_IRQHandler+0x8ca>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f022 0201 	bic.w	r2, r2, #1
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	e007      	b.n	8004086 <HAL_DMA_IRQHandler+0x8da>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f022 0201 	bic.w	r2, r2, #1
 8004084:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	3301      	adds	r3, #1
 800408a:	60fb      	str	r3, [r7, #12]
 800408c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800408e:	429a      	cmp	r2, r3
 8004090:	d307      	bcc.n	80040a2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1f2      	bne.n	8004086 <HAL_DMA_IRQHandler+0x8da>
 80040a0:	e000      	b.n	80040a4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80040a2:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d004      	beq.n	80040c4 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2203      	movs	r2, #3
 80040be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80040c2:	e003      	b.n	80040cc <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	f000 8272 	beq.w	80045ba <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	4798      	blx	r3
 80040de:	e26c      	b.n	80045ba <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a43      	ldr	r2, [pc, #268]	; (80041f4 <HAL_DMA_IRQHandler+0xa48>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d022      	beq.n	8004130 <HAL_DMA_IRQHandler+0x984>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a42      	ldr	r2, [pc, #264]	; (80041f8 <HAL_DMA_IRQHandler+0xa4c>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d01d      	beq.n	8004130 <HAL_DMA_IRQHandler+0x984>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a40      	ldr	r2, [pc, #256]	; (80041fc <HAL_DMA_IRQHandler+0xa50>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d018      	beq.n	8004130 <HAL_DMA_IRQHandler+0x984>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a3f      	ldr	r2, [pc, #252]	; (8004200 <HAL_DMA_IRQHandler+0xa54>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d013      	beq.n	8004130 <HAL_DMA_IRQHandler+0x984>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a3d      	ldr	r2, [pc, #244]	; (8004204 <HAL_DMA_IRQHandler+0xa58>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d00e      	beq.n	8004130 <HAL_DMA_IRQHandler+0x984>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a3c      	ldr	r2, [pc, #240]	; (8004208 <HAL_DMA_IRQHandler+0xa5c>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d009      	beq.n	8004130 <HAL_DMA_IRQHandler+0x984>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a3a      	ldr	r2, [pc, #232]	; (800420c <HAL_DMA_IRQHandler+0xa60>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d004      	beq.n	8004130 <HAL_DMA_IRQHandler+0x984>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a39      	ldr	r2, [pc, #228]	; (8004210 <HAL_DMA_IRQHandler+0xa64>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d101      	bne.n	8004134 <HAL_DMA_IRQHandler+0x988>
 8004130:	2301      	movs	r3, #1
 8004132:	e000      	b.n	8004136 <HAL_DMA_IRQHandler+0x98a>
 8004134:	2300      	movs	r3, #0
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 823f 	beq.w	80045ba <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004148:	f003 031f 	and.w	r3, r3, #31
 800414c:	2204      	movs	r2, #4
 800414e:	409a      	lsls	r2, r3
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	4013      	ands	r3, r2
 8004154:	2b00      	cmp	r3, #0
 8004156:	f000 80cd 	beq.w	80042f4 <HAL_DMA_IRQHandler+0xb48>
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	f003 0304 	and.w	r3, r3, #4
 8004160:	2b00      	cmp	r3, #0
 8004162:	f000 80c7 	beq.w	80042f4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800416a:	f003 031f 	and.w	r3, r3, #31
 800416e:	2204      	movs	r2, #4
 8004170:	409a      	lsls	r2, r3
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d049      	beq.n	8004214 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d109      	bne.n	800419e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800418e:	2b00      	cmp	r3, #0
 8004190:	f000 8210 	beq.w	80045b4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800419c:	e20a      	b.n	80045b4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	f000 8206 	beq.w	80045b4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041b0:	e200      	b.n	80045b4 <HAL_DMA_IRQHandler+0xe08>
 80041b2:	bf00      	nop
 80041b4:	40020010 	.word	0x40020010
 80041b8:	40020028 	.word	0x40020028
 80041bc:	40020040 	.word	0x40020040
 80041c0:	40020058 	.word	0x40020058
 80041c4:	40020070 	.word	0x40020070
 80041c8:	40020088 	.word	0x40020088
 80041cc:	400200a0 	.word	0x400200a0
 80041d0:	400200b8 	.word	0x400200b8
 80041d4:	40020410 	.word	0x40020410
 80041d8:	40020428 	.word	0x40020428
 80041dc:	40020440 	.word	0x40020440
 80041e0:	40020458 	.word	0x40020458
 80041e4:	40020470 	.word	0x40020470
 80041e8:	40020488 	.word	0x40020488
 80041ec:	400204a0 	.word	0x400204a0
 80041f0:	400204b8 	.word	0x400204b8
 80041f4:	58025408 	.word	0x58025408
 80041f8:	5802541c 	.word	0x5802541c
 80041fc:	58025430 	.word	0x58025430
 8004200:	58025444 	.word	0x58025444
 8004204:	58025458 	.word	0x58025458
 8004208:	5802546c 	.word	0x5802546c
 800420c:	58025480 	.word	0x58025480
 8004210:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	f003 0320 	and.w	r3, r3, #32
 800421a:	2b00      	cmp	r3, #0
 800421c:	d160      	bne.n	80042e0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a8c      	ldr	r2, [pc, #560]	; (8004454 <HAL_DMA_IRQHandler+0xca8>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d04a      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a8a      	ldr	r2, [pc, #552]	; (8004458 <HAL_DMA_IRQHandler+0xcac>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d045      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a89      	ldr	r2, [pc, #548]	; (800445c <HAL_DMA_IRQHandler+0xcb0>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d040      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a87      	ldr	r2, [pc, #540]	; (8004460 <HAL_DMA_IRQHandler+0xcb4>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d03b      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a86      	ldr	r2, [pc, #536]	; (8004464 <HAL_DMA_IRQHandler+0xcb8>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d036      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a84      	ldr	r2, [pc, #528]	; (8004468 <HAL_DMA_IRQHandler+0xcbc>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d031      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a83      	ldr	r2, [pc, #524]	; (800446c <HAL_DMA_IRQHandler+0xcc0>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d02c      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a81      	ldr	r2, [pc, #516]	; (8004470 <HAL_DMA_IRQHandler+0xcc4>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d027      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a80      	ldr	r2, [pc, #512]	; (8004474 <HAL_DMA_IRQHandler+0xcc8>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d022      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a7e      	ldr	r2, [pc, #504]	; (8004478 <HAL_DMA_IRQHandler+0xccc>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d01d      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a7d      	ldr	r2, [pc, #500]	; (800447c <HAL_DMA_IRQHandler+0xcd0>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d018      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a7b      	ldr	r2, [pc, #492]	; (8004480 <HAL_DMA_IRQHandler+0xcd4>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d013      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a7a      	ldr	r2, [pc, #488]	; (8004484 <HAL_DMA_IRQHandler+0xcd8>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d00e      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a78      	ldr	r2, [pc, #480]	; (8004488 <HAL_DMA_IRQHandler+0xcdc>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d009      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a77      	ldr	r2, [pc, #476]	; (800448c <HAL_DMA_IRQHandler+0xce0>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d004      	beq.n	80042be <HAL_DMA_IRQHandler+0xb12>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a75      	ldr	r2, [pc, #468]	; (8004490 <HAL_DMA_IRQHandler+0xce4>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d108      	bne.n	80042d0 <HAL_DMA_IRQHandler+0xb24>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 0208 	bic.w	r2, r2, #8
 80042cc:	601a      	str	r2, [r3, #0]
 80042ce:	e007      	b.n	80042e0 <HAL_DMA_IRQHandler+0xb34>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f022 0204 	bic.w	r2, r2, #4
 80042de:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	f000 8165 	beq.w	80045b4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80042f2:	e15f      	b.n	80045b4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042f8:	f003 031f 	and.w	r3, r3, #31
 80042fc:	2202      	movs	r2, #2
 80042fe:	409a      	lsls	r2, r3
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	4013      	ands	r3, r2
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 80c5 	beq.w	8004494 <HAL_DMA_IRQHandler+0xce8>
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	f003 0302 	and.w	r3, r3, #2
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 80bf 	beq.w	8004494 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800431a:	f003 031f 	and.w	r3, r3, #31
 800431e:	2202      	movs	r2, #2
 8004320:	409a      	lsls	r2, r3
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d018      	beq.n	8004362 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d109      	bne.n	800434e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800433e:	2b00      	cmp	r3, #0
 8004340:	f000 813a 	beq.w	80045b8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800434c:	e134      	b.n	80045b8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004352:	2b00      	cmp	r3, #0
 8004354:	f000 8130 	beq.w	80045b8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004360:	e12a      	b.n	80045b8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	f003 0320 	and.w	r3, r3, #32
 8004368:	2b00      	cmp	r3, #0
 800436a:	d168      	bne.n	800443e <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a38      	ldr	r2, [pc, #224]	; (8004454 <HAL_DMA_IRQHandler+0xca8>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d04a      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a37      	ldr	r2, [pc, #220]	; (8004458 <HAL_DMA_IRQHandler+0xcac>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d045      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a35      	ldr	r2, [pc, #212]	; (800445c <HAL_DMA_IRQHandler+0xcb0>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d040      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a34      	ldr	r2, [pc, #208]	; (8004460 <HAL_DMA_IRQHandler+0xcb4>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d03b      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a32      	ldr	r2, [pc, #200]	; (8004464 <HAL_DMA_IRQHandler+0xcb8>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d036      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a31      	ldr	r2, [pc, #196]	; (8004468 <HAL_DMA_IRQHandler+0xcbc>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d031      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a2f      	ldr	r2, [pc, #188]	; (800446c <HAL_DMA_IRQHandler+0xcc0>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d02c      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a2e      	ldr	r2, [pc, #184]	; (8004470 <HAL_DMA_IRQHandler+0xcc4>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d027      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a2c      	ldr	r2, [pc, #176]	; (8004474 <HAL_DMA_IRQHandler+0xcc8>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d022      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a2b      	ldr	r2, [pc, #172]	; (8004478 <HAL_DMA_IRQHandler+0xccc>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d01d      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a29      	ldr	r2, [pc, #164]	; (800447c <HAL_DMA_IRQHandler+0xcd0>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d018      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a28      	ldr	r2, [pc, #160]	; (8004480 <HAL_DMA_IRQHandler+0xcd4>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d013      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a26      	ldr	r2, [pc, #152]	; (8004484 <HAL_DMA_IRQHandler+0xcd8>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d00e      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a25      	ldr	r2, [pc, #148]	; (8004488 <HAL_DMA_IRQHandler+0xcdc>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d009      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a23      	ldr	r2, [pc, #140]	; (800448c <HAL_DMA_IRQHandler+0xce0>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d004      	beq.n	800440c <HAL_DMA_IRQHandler+0xc60>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a22      	ldr	r2, [pc, #136]	; (8004490 <HAL_DMA_IRQHandler+0xce4>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d108      	bne.n	800441e <HAL_DMA_IRQHandler+0xc72>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f022 0214 	bic.w	r2, r2, #20
 800441a:	601a      	str	r2, [r3, #0]
 800441c:	e007      	b.n	800442e <HAL_DMA_IRQHandler+0xc82>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 020a 	bic.w	r2, r2, #10
 800442c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004442:	2b00      	cmp	r3, #0
 8004444:	f000 80b8 	beq.w	80045b8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004450:	e0b2      	b.n	80045b8 <HAL_DMA_IRQHandler+0xe0c>
 8004452:	bf00      	nop
 8004454:	40020010 	.word	0x40020010
 8004458:	40020028 	.word	0x40020028
 800445c:	40020040 	.word	0x40020040
 8004460:	40020058 	.word	0x40020058
 8004464:	40020070 	.word	0x40020070
 8004468:	40020088 	.word	0x40020088
 800446c:	400200a0 	.word	0x400200a0
 8004470:	400200b8 	.word	0x400200b8
 8004474:	40020410 	.word	0x40020410
 8004478:	40020428 	.word	0x40020428
 800447c:	40020440 	.word	0x40020440
 8004480:	40020458 	.word	0x40020458
 8004484:	40020470 	.word	0x40020470
 8004488:	40020488 	.word	0x40020488
 800448c:	400204a0 	.word	0x400204a0
 8004490:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004498:	f003 031f 	and.w	r3, r3, #31
 800449c:	2208      	movs	r2, #8
 800449e:	409a      	lsls	r2, r3
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	4013      	ands	r3, r2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	f000 8088 	beq.w	80045ba <HAL_DMA_IRQHandler+0xe0e>
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	f003 0308 	and.w	r3, r3, #8
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f000 8082 	beq.w	80045ba <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a41      	ldr	r2, [pc, #260]	; (80045c0 <HAL_DMA_IRQHandler+0xe14>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d04a      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a3f      	ldr	r2, [pc, #252]	; (80045c4 <HAL_DMA_IRQHandler+0xe18>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d045      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a3e      	ldr	r2, [pc, #248]	; (80045c8 <HAL_DMA_IRQHandler+0xe1c>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d040      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a3c      	ldr	r2, [pc, #240]	; (80045cc <HAL_DMA_IRQHandler+0xe20>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d03b      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a3b      	ldr	r2, [pc, #236]	; (80045d0 <HAL_DMA_IRQHandler+0xe24>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d036      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a39      	ldr	r2, [pc, #228]	; (80045d4 <HAL_DMA_IRQHandler+0xe28>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d031      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a38      	ldr	r2, [pc, #224]	; (80045d8 <HAL_DMA_IRQHandler+0xe2c>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d02c      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a36      	ldr	r2, [pc, #216]	; (80045dc <HAL_DMA_IRQHandler+0xe30>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d027      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a35      	ldr	r2, [pc, #212]	; (80045e0 <HAL_DMA_IRQHandler+0xe34>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d022      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a33      	ldr	r2, [pc, #204]	; (80045e4 <HAL_DMA_IRQHandler+0xe38>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d01d      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a32      	ldr	r2, [pc, #200]	; (80045e8 <HAL_DMA_IRQHandler+0xe3c>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d018      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a30      	ldr	r2, [pc, #192]	; (80045ec <HAL_DMA_IRQHandler+0xe40>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d013      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a2f      	ldr	r2, [pc, #188]	; (80045f0 <HAL_DMA_IRQHandler+0xe44>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d00e      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a2d      	ldr	r2, [pc, #180]	; (80045f4 <HAL_DMA_IRQHandler+0xe48>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d009      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a2c      	ldr	r2, [pc, #176]	; (80045f8 <HAL_DMA_IRQHandler+0xe4c>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d004      	beq.n	8004556 <HAL_DMA_IRQHandler+0xdaa>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a2a      	ldr	r2, [pc, #168]	; (80045fc <HAL_DMA_IRQHandler+0xe50>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d108      	bne.n	8004568 <HAL_DMA_IRQHandler+0xdbc>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f022 021c 	bic.w	r2, r2, #28
 8004564:	601a      	str	r2, [r3, #0]
 8004566:	e007      	b.n	8004578 <HAL_DMA_IRQHandler+0xdcc>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f022 020e 	bic.w	r2, r2, #14
 8004576:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800457c:	f003 031f 	and.w	r3, r3, #31
 8004580:	2201      	movs	r2, #1
 8004582:	409a      	lsls	r2, r3
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d009      	beq.n	80045ba <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	4798      	blx	r3
 80045ae:	e004      	b.n	80045ba <HAL_DMA_IRQHandler+0xe0e>
          return;
 80045b0:	bf00      	nop
 80045b2:	e002      	b.n	80045ba <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045b4:	bf00      	nop
 80045b6:	e000      	b.n	80045ba <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045b8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80045ba:	3728      	adds	r7, #40	; 0x28
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	40020010 	.word	0x40020010
 80045c4:	40020028 	.word	0x40020028
 80045c8:	40020040 	.word	0x40020040
 80045cc:	40020058 	.word	0x40020058
 80045d0:	40020070 	.word	0x40020070
 80045d4:	40020088 	.word	0x40020088
 80045d8:	400200a0 	.word	0x400200a0
 80045dc:	400200b8 	.word	0x400200b8
 80045e0:	40020410 	.word	0x40020410
 80045e4:	40020428 	.word	0x40020428
 80045e8:	40020440 	.word	0x40020440
 80045ec:	40020458 	.word	0x40020458
 80045f0:	40020470 	.word	0x40020470
 80045f4:	40020488 	.word	0x40020488
 80045f8:	400204a0 	.word	0x400204a0
 80045fc:	400204b8 	.word	0x400204b8

08004600 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004600:	b480      	push	{r7}
 8004602:	b087      	sub	sp, #28
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
 800460c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004612:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004618:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a84      	ldr	r2, [pc, #528]	; (8004830 <DMA_SetConfig+0x230>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d072      	beq.n	800470a <DMA_SetConfig+0x10a>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a82      	ldr	r2, [pc, #520]	; (8004834 <DMA_SetConfig+0x234>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d06d      	beq.n	800470a <DMA_SetConfig+0x10a>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a81      	ldr	r2, [pc, #516]	; (8004838 <DMA_SetConfig+0x238>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d068      	beq.n	800470a <DMA_SetConfig+0x10a>
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a7f      	ldr	r2, [pc, #508]	; (800483c <DMA_SetConfig+0x23c>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d063      	beq.n	800470a <DMA_SetConfig+0x10a>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a7e      	ldr	r2, [pc, #504]	; (8004840 <DMA_SetConfig+0x240>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d05e      	beq.n	800470a <DMA_SetConfig+0x10a>
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a7c      	ldr	r2, [pc, #496]	; (8004844 <DMA_SetConfig+0x244>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d059      	beq.n	800470a <DMA_SetConfig+0x10a>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a7b      	ldr	r2, [pc, #492]	; (8004848 <DMA_SetConfig+0x248>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d054      	beq.n	800470a <DMA_SetConfig+0x10a>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a79      	ldr	r2, [pc, #484]	; (800484c <DMA_SetConfig+0x24c>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d04f      	beq.n	800470a <DMA_SetConfig+0x10a>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a78      	ldr	r2, [pc, #480]	; (8004850 <DMA_SetConfig+0x250>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d04a      	beq.n	800470a <DMA_SetConfig+0x10a>
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a76      	ldr	r2, [pc, #472]	; (8004854 <DMA_SetConfig+0x254>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d045      	beq.n	800470a <DMA_SetConfig+0x10a>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a75      	ldr	r2, [pc, #468]	; (8004858 <DMA_SetConfig+0x258>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d040      	beq.n	800470a <DMA_SetConfig+0x10a>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a73      	ldr	r2, [pc, #460]	; (800485c <DMA_SetConfig+0x25c>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d03b      	beq.n	800470a <DMA_SetConfig+0x10a>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a72      	ldr	r2, [pc, #456]	; (8004860 <DMA_SetConfig+0x260>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d036      	beq.n	800470a <DMA_SetConfig+0x10a>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a70      	ldr	r2, [pc, #448]	; (8004864 <DMA_SetConfig+0x264>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d031      	beq.n	800470a <DMA_SetConfig+0x10a>
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a6f      	ldr	r2, [pc, #444]	; (8004868 <DMA_SetConfig+0x268>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d02c      	beq.n	800470a <DMA_SetConfig+0x10a>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a6d      	ldr	r2, [pc, #436]	; (800486c <DMA_SetConfig+0x26c>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d027      	beq.n	800470a <DMA_SetConfig+0x10a>
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a6c      	ldr	r2, [pc, #432]	; (8004870 <DMA_SetConfig+0x270>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d022      	beq.n	800470a <DMA_SetConfig+0x10a>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a6a      	ldr	r2, [pc, #424]	; (8004874 <DMA_SetConfig+0x274>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d01d      	beq.n	800470a <DMA_SetConfig+0x10a>
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a69      	ldr	r2, [pc, #420]	; (8004878 <DMA_SetConfig+0x278>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d018      	beq.n	800470a <DMA_SetConfig+0x10a>
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a67      	ldr	r2, [pc, #412]	; (800487c <DMA_SetConfig+0x27c>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d013      	beq.n	800470a <DMA_SetConfig+0x10a>
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a66      	ldr	r2, [pc, #408]	; (8004880 <DMA_SetConfig+0x280>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d00e      	beq.n	800470a <DMA_SetConfig+0x10a>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a64      	ldr	r2, [pc, #400]	; (8004884 <DMA_SetConfig+0x284>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d009      	beq.n	800470a <DMA_SetConfig+0x10a>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a63      	ldr	r2, [pc, #396]	; (8004888 <DMA_SetConfig+0x288>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d004      	beq.n	800470a <DMA_SetConfig+0x10a>
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a61      	ldr	r2, [pc, #388]	; (800488c <DMA_SetConfig+0x28c>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d101      	bne.n	800470e <DMA_SetConfig+0x10e>
 800470a:	2301      	movs	r3, #1
 800470c:	e000      	b.n	8004710 <DMA_SetConfig+0x110>
 800470e:	2300      	movs	r3, #0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d00d      	beq.n	8004730 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800471c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004722:	2b00      	cmp	r3, #0
 8004724:	d004      	beq.n	8004730 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800472a:	68fa      	ldr	r2, [r7, #12]
 800472c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800472e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a3e      	ldr	r2, [pc, #248]	; (8004830 <DMA_SetConfig+0x230>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d04a      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a3d      	ldr	r2, [pc, #244]	; (8004834 <DMA_SetConfig+0x234>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d045      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a3b      	ldr	r2, [pc, #236]	; (8004838 <DMA_SetConfig+0x238>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d040      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a3a      	ldr	r2, [pc, #232]	; (800483c <DMA_SetConfig+0x23c>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d03b      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a38      	ldr	r2, [pc, #224]	; (8004840 <DMA_SetConfig+0x240>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d036      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a37      	ldr	r2, [pc, #220]	; (8004844 <DMA_SetConfig+0x244>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d031      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a35      	ldr	r2, [pc, #212]	; (8004848 <DMA_SetConfig+0x248>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d02c      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a34      	ldr	r2, [pc, #208]	; (800484c <DMA_SetConfig+0x24c>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d027      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a32      	ldr	r2, [pc, #200]	; (8004850 <DMA_SetConfig+0x250>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d022      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a31      	ldr	r2, [pc, #196]	; (8004854 <DMA_SetConfig+0x254>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d01d      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a2f      	ldr	r2, [pc, #188]	; (8004858 <DMA_SetConfig+0x258>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d018      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a2e      	ldr	r2, [pc, #184]	; (800485c <DMA_SetConfig+0x25c>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d013      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a2c      	ldr	r2, [pc, #176]	; (8004860 <DMA_SetConfig+0x260>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d00e      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a2b      	ldr	r2, [pc, #172]	; (8004864 <DMA_SetConfig+0x264>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d009      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a29      	ldr	r2, [pc, #164]	; (8004868 <DMA_SetConfig+0x268>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d004      	beq.n	80047d0 <DMA_SetConfig+0x1d0>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a28      	ldr	r2, [pc, #160]	; (800486c <DMA_SetConfig+0x26c>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d101      	bne.n	80047d4 <DMA_SetConfig+0x1d4>
 80047d0:	2301      	movs	r3, #1
 80047d2:	e000      	b.n	80047d6 <DMA_SetConfig+0x1d6>
 80047d4:	2300      	movs	r3, #0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d05a      	beq.n	8004890 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047de:	f003 031f 	and.w	r3, r3, #31
 80047e2:	223f      	movs	r2, #63	; 0x3f
 80047e4:	409a      	lsls	r2, r3
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80047f8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	683a      	ldr	r2, [r7, #0]
 8004800:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	2b40      	cmp	r3, #64	; 0x40
 8004808:	d108      	bne.n	800481c <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68ba      	ldr	r2, [r7, #8]
 8004818:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800481a:	e087      	b.n	800492c <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	60da      	str	r2, [r3, #12]
}
 800482c:	e07e      	b.n	800492c <DMA_SetConfig+0x32c>
 800482e:	bf00      	nop
 8004830:	40020010 	.word	0x40020010
 8004834:	40020028 	.word	0x40020028
 8004838:	40020040 	.word	0x40020040
 800483c:	40020058 	.word	0x40020058
 8004840:	40020070 	.word	0x40020070
 8004844:	40020088 	.word	0x40020088
 8004848:	400200a0 	.word	0x400200a0
 800484c:	400200b8 	.word	0x400200b8
 8004850:	40020410 	.word	0x40020410
 8004854:	40020428 	.word	0x40020428
 8004858:	40020440 	.word	0x40020440
 800485c:	40020458 	.word	0x40020458
 8004860:	40020470 	.word	0x40020470
 8004864:	40020488 	.word	0x40020488
 8004868:	400204a0 	.word	0x400204a0
 800486c:	400204b8 	.word	0x400204b8
 8004870:	58025408 	.word	0x58025408
 8004874:	5802541c 	.word	0x5802541c
 8004878:	58025430 	.word	0x58025430
 800487c:	58025444 	.word	0x58025444
 8004880:	58025458 	.word	0x58025458
 8004884:	5802546c 	.word	0x5802546c
 8004888:	58025480 	.word	0x58025480
 800488c:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a28      	ldr	r2, [pc, #160]	; (8004938 <DMA_SetConfig+0x338>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d022      	beq.n	80048e0 <DMA_SetConfig+0x2e0>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a27      	ldr	r2, [pc, #156]	; (800493c <DMA_SetConfig+0x33c>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d01d      	beq.n	80048e0 <DMA_SetConfig+0x2e0>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a25      	ldr	r2, [pc, #148]	; (8004940 <DMA_SetConfig+0x340>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d018      	beq.n	80048e0 <DMA_SetConfig+0x2e0>
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a24      	ldr	r2, [pc, #144]	; (8004944 <DMA_SetConfig+0x344>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d013      	beq.n	80048e0 <DMA_SetConfig+0x2e0>
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a22      	ldr	r2, [pc, #136]	; (8004948 <DMA_SetConfig+0x348>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d00e      	beq.n	80048e0 <DMA_SetConfig+0x2e0>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a21      	ldr	r2, [pc, #132]	; (800494c <DMA_SetConfig+0x34c>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d009      	beq.n	80048e0 <DMA_SetConfig+0x2e0>
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a1f      	ldr	r2, [pc, #124]	; (8004950 <DMA_SetConfig+0x350>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d004      	beq.n	80048e0 <DMA_SetConfig+0x2e0>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a1e      	ldr	r2, [pc, #120]	; (8004954 <DMA_SetConfig+0x354>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d101      	bne.n	80048e4 <DMA_SetConfig+0x2e4>
 80048e0:	2301      	movs	r3, #1
 80048e2:	e000      	b.n	80048e6 <DMA_SetConfig+0x2e6>
 80048e4:	2300      	movs	r3, #0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d020      	beq.n	800492c <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ee:	f003 031f 	and.w	r3, r3, #31
 80048f2:	2201      	movs	r2, #1
 80048f4:	409a      	lsls	r2, r3
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	683a      	ldr	r2, [r7, #0]
 8004900:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	2b40      	cmp	r3, #64	; 0x40
 8004908:	d108      	bne.n	800491c <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	60da      	str	r2, [r3, #12]
}
 800491a:	e007      	b.n	800492c <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	68ba      	ldr	r2, [r7, #8]
 8004922:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	60da      	str	r2, [r3, #12]
}
 800492c:	bf00      	nop
 800492e:	371c      	adds	r7, #28
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr
 8004938:	58025408 	.word	0x58025408
 800493c:	5802541c 	.word	0x5802541c
 8004940:	58025430 	.word	0x58025430
 8004944:	58025444 	.word	0x58025444
 8004948:	58025458 	.word	0x58025458
 800494c:	5802546c 	.word	0x5802546c
 8004950:	58025480 	.word	0x58025480
 8004954:	58025494 	.word	0x58025494

08004958 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004958:	b480      	push	{r7}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a42      	ldr	r2, [pc, #264]	; (8004a70 <DMA_CalcBaseAndBitshift+0x118>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d04a      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a41      	ldr	r2, [pc, #260]	; (8004a74 <DMA_CalcBaseAndBitshift+0x11c>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d045      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a3f      	ldr	r2, [pc, #252]	; (8004a78 <DMA_CalcBaseAndBitshift+0x120>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d040      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a3e      	ldr	r2, [pc, #248]	; (8004a7c <DMA_CalcBaseAndBitshift+0x124>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d03b      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a3c      	ldr	r2, [pc, #240]	; (8004a80 <DMA_CalcBaseAndBitshift+0x128>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d036      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a3b      	ldr	r2, [pc, #236]	; (8004a84 <DMA_CalcBaseAndBitshift+0x12c>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d031      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a39      	ldr	r2, [pc, #228]	; (8004a88 <DMA_CalcBaseAndBitshift+0x130>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d02c      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a38      	ldr	r2, [pc, #224]	; (8004a8c <DMA_CalcBaseAndBitshift+0x134>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d027      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a36      	ldr	r2, [pc, #216]	; (8004a90 <DMA_CalcBaseAndBitshift+0x138>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d022      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a35      	ldr	r2, [pc, #212]	; (8004a94 <DMA_CalcBaseAndBitshift+0x13c>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d01d      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a33      	ldr	r2, [pc, #204]	; (8004a98 <DMA_CalcBaseAndBitshift+0x140>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d018      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a32      	ldr	r2, [pc, #200]	; (8004a9c <DMA_CalcBaseAndBitshift+0x144>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d013      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a30      	ldr	r2, [pc, #192]	; (8004aa0 <DMA_CalcBaseAndBitshift+0x148>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d00e      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a2f      	ldr	r2, [pc, #188]	; (8004aa4 <DMA_CalcBaseAndBitshift+0x14c>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d009      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a2d      	ldr	r2, [pc, #180]	; (8004aa8 <DMA_CalcBaseAndBitshift+0x150>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d004      	beq.n	8004a00 <DMA_CalcBaseAndBitshift+0xa8>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a2c      	ldr	r2, [pc, #176]	; (8004aac <DMA_CalcBaseAndBitshift+0x154>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d101      	bne.n	8004a04 <DMA_CalcBaseAndBitshift+0xac>
 8004a00:	2301      	movs	r3, #1
 8004a02:	e000      	b.n	8004a06 <DMA_CalcBaseAndBitshift+0xae>
 8004a04:	2300      	movs	r3, #0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d024      	beq.n	8004a54 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	3b10      	subs	r3, #16
 8004a12:	4a27      	ldr	r2, [pc, #156]	; (8004ab0 <DMA_CalcBaseAndBitshift+0x158>)
 8004a14:	fba2 2303 	umull	r2, r3, r2, r3
 8004a18:	091b      	lsrs	r3, r3, #4
 8004a1a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f003 0307 	and.w	r3, r3, #7
 8004a22:	4a24      	ldr	r2, [pc, #144]	; (8004ab4 <DMA_CalcBaseAndBitshift+0x15c>)
 8004a24:	5cd3      	ldrb	r3, [r2, r3]
 8004a26:	461a      	mov	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2b03      	cmp	r3, #3
 8004a30:	d908      	bls.n	8004a44 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	461a      	mov	r2, r3
 8004a38:	4b1f      	ldr	r3, [pc, #124]	; (8004ab8 <DMA_CalcBaseAndBitshift+0x160>)
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	1d1a      	adds	r2, r3, #4
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	659a      	str	r2, [r3, #88]	; 0x58
 8004a42:	e00d      	b.n	8004a60 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	461a      	mov	r2, r3
 8004a4a:	4b1b      	ldr	r3, [pc, #108]	; (8004ab8 <DMA_CalcBaseAndBitshift+0x160>)
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	6593      	str	r3, [r2, #88]	; 0x58
 8004a52:	e005      	b.n	8004a60 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3714      	adds	r7, #20
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr
 8004a70:	40020010 	.word	0x40020010
 8004a74:	40020028 	.word	0x40020028
 8004a78:	40020040 	.word	0x40020040
 8004a7c:	40020058 	.word	0x40020058
 8004a80:	40020070 	.word	0x40020070
 8004a84:	40020088 	.word	0x40020088
 8004a88:	400200a0 	.word	0x400200a0
 8004a8c:	400200b8 	.word	0x400200b8
 8004a90:	40020410 	.word	0x40020410
 8004a94:	40020428 	.word	0x40020428
 8004a98:	40020440 	.word	0x40020440
 8004a9c:	40020458 	.word	0x40020458
 8004aa0:	40020470 	.word	0x40020470
 8004aa4:	40020488 	.word	0x40020488
 8004aa8:	400204a0 	.word	0x400204a0
 8004aac:	400204b8 	.word	0x400204b8
 8004ab0:	aaaaaaab 	.word	0xaaaaaaab
 8004ab4:	080099d8 	.word	0x080099d8
 8004ab8:	fffffc00 	.word	0xfffffc00

08004abc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d120      	bne.n	8004b12 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad4:	2b03      	cmp	r3, #3
 8004ad6:	d858      	bhi.n	8004b8a <DMA_CheckFifoParam+0xce>
 8004ad8:	a201      	add	r2, pc, #4	; (adr r2, 8004ae0 <DMA_CheckFifoParam+0x24>)
 8004ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ade:	bf00      	nop
 8004ae0:	08004af1 	.word	0x08004af1
 8004ae4:	08004b03 	.word	0x08004b03
 8004ae8:	08004af1 	.word	0x08004af1
 8004aec:	08004b8b 	.word	0x08004b8b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d048      	beq.n	8004b8e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004b00:	e045      	b.n	8004b8e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b06:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b0a:	d142      	bne.n	8004b92 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004b10:	e03f      	b.n	8004b92 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b1a:	d123      	bne.n	8004b64 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b20:	2b03      	cmp	r3, #3
 8004b22:	d838      	bhi.n	8004b96 <DMA_CheckFifoParam+0xda>
 8004b24:	a201      	add	r2, pc, #4	; (adr r2, 8004b2c <DMA_CheckFifoParam+0x70>)
 8004b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b2a:	bf00      	nop
 8004b2c:	08004b3d 	.word	0x08004b3d
 8004b30:	08004b43 	.word	0x08004b43
 8004b34:	08004b3d 	.word	0x08004b3d
 8004b38:	08004b55 	.word	0x08004b55
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	73fb      	strb	r3, [r7, #15]
        break;
 8004b40:	e030      	b.n	8004ba4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d025      	beq.n	8004b9a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004b52:	e022      	b.n	8004b9a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b58:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b5c:	d11f      	bne.n	8004b9e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004b62:	e01c      	b.n	8004b9e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d902      	bls.n	8004b72 <DMA_CheckFifoParam+0xb6>
 8004b6c:	2b03      	cmp	r3, #3
 8004b6e:	d003      	beq.n	8004b78 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004b70:	e018      	b.n	8004ba4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	73fb      	strb	r3, [r7, #15]
        break;
 8004b76:	e015      	b.n	8004ba4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00e      	beq.n	8004ba2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	73fb      	strb	r3, [r7, #15]
    break;
 8004b88:	e00b      	b.n	8004ba2 <DMA_CheckFifoParam+0xe6>
        break;
 8004b8a:	bf00      	nop
 8004b8c:	e00a      	b.n	8004ba4 <DMA_CheckFifoParam+0xe8>
        break;
 8004b8e:	bf00      	nop
 8004b90:	e008      	b.n	8004ba4 <DMA_CheckFifoParam+0xe8>
        break;
 8004b92:	bf00      	nop
 8004b94:	e006      	b.n	8004ba4 <DMA_CheckFifoParam+0xe8>
        break;
 8004b96:	bf00      	nop
 8004b98:	e004      	b.n	8004ba4 <DMA_CheckFifoParam+0xe8>
        break;
 8004b9a:	bf00      	nop
 8004b9c:	e002      	b.n	8004ba4 <DMA_CheckFifoParam+0xe8>
        break;
 8004b9e:	bf00      	nop
 8004ba0:	e000      	b.n	8004ba4 <DMA_CheckFifoParam+0xe8>
    break;
 8004ba2:	bf00      	nop
    }
  }

  return status;
 8004ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3714      	adds	r7, #20
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop

08004bb4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a38      	ldr	r2, [pc, #224]	; (8004ca8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d022      	beq.n	8004c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a36      	ldr	r2, [pc, #216]	; (8004cac <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d01d      	beq.n	8004c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a35      	ldr	r2, [pc, #212]	; (8004cb0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d018      	beq.n	8004c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a33      	ldr	r2, [pc, #204]	; (8004cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d013      	beq.n	8004c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a32      	ldr	r2, [pc, #200]	; (8004cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d00e      	beq.n	8004c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a30      	ldr	r2, [pc, #192]	; (8004cbc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d009      	beq.n	8004c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a2f      	ldr	r2, [pc, #188]	; (8004cc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d004      	beq.n	8004c12 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a2d      	ldr	r2, [pc, #180]	; (8004cc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d101      	bne.n	8004c16 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004c12:	2301      	movs	r3, #1
 8004c14:	e000      	b.n	8004c18 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004c16:	2300      	movs	r3, #0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d01a      	beq.n	8004c52 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	3b08      	subs	r3, #8
 8004c24:	4a28      	ldr	r2, [pc, #160]	; (8004cc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004c26:	fba2 2303 	umull	r2, r3, r2, r3
 8004c2a:	091b      	lsrs	r3, r3, #4
 8004c2c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004c2e:	68fa      	ldr	r2, [r7, #12]
 8004c30:	4b26      	ldr	r3, [pc, #152]	; (8004ccc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004c32:	4413      	add	r3, r2
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	461a      	mov	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a24      	ldr	r2, [pc, #144]	; (8004cd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004c40:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f003 031f 	and.w	r3, r3, #31
 8004c48:	2201      	movs	r2, #1
 8004c4a:	409a      	lsls	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004c50:	e024      	b.n	8004c9c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	3b10      	subs	r3, #16
 8004c5a:	4a1e      	ldr	r2, [pc, #120]	; (8004cd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c60:	091b      	lsrs	r3, r3, #4
 8004c62:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	4a1c      	ldr	r2, [pc, #112]	; (8004cd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d806      	bhi.n	8004c7a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	4a1b      	ldr	r2, [pc, #108]	; (8004cdc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d902      	bls.n	8004c7a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	3308      	adds	r3, #8
 8004c78:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	4b18      	ldr	r3, [pc, #96]	; (8004ce0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004c7e:	4413      	add	r3, r2
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	461a      	mov	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4a16      	ldr	r2, [pc, #88]	; (8004ce4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004c8c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f003 031f 	and.w	r3, r3, #31
 8004c94:	2201      	movs	r2, #1
 8004c96:	409a      	lsls	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004c9c:	bf00      	nop
 8004c9e:	3714      	adds	r7, #20
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr
 8004ca8:	58025408 	.word	0x58025408
 8004cac:	5802541c 	.word	0x5802541c
 8004cb0:	58025430 	.word	0x58025430
 8004cb4:	58025444 	.word	0x58025444
 8004cb8:	58025458 	.word	0x58025458
 8004cbc:	5802546c 	.word	0x5802546c
 8004cc0:	58025480 	.word	0x58025480
 8004cc4:	58025494 	.word	0x58025494
 8004cc8:	cccccccd 	.word	0xcccccccd
 8004ccc:	16009600 	.word	0x16009600
 8004cd0:	58025880 	.word	0x58025880
 8004cd4:	aaaaaaab 	.word	0xaaaaaaab
 8004cd8:	400204b8 	.word	0x400204b8
 8004cdc:	4002040f 	.word	0x4002040f
 8004ce0:	10008200 	.word	0x10008200
 8004ce4:	40020880 	.word	0x40020880

08004ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d04a      	beq.n	8004d94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2b08      	cmp	r3, #8
 8004d02:	d847      	bhi.n	8004d94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a25      	ldr	r2, [pc, #148]	; (8004da0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d022      	beq.n	8004d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a24      	ldr	r2, [pc, #144]	; (8004da4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d01d      	beq.n	8004d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a22      	ldr	r2, [pc, #136]	; (8004da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d018      	beq.n	8004d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a21      	ldr	r2, [pc, #132]	; (8004dac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d013      	beq.n	8004d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a1f      	ldr	r2, [pc, #124]	; (8004db0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d00e      	beq.n	8004d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a1e      	ldr	r2, [pc, #120]	; (8004db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d009      	beq.n	8004d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a1c      	ldr	r2, [pc, #112]	; (8004db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d004      	beq.n	8004d54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a1b      	ldr	r2, [pc, #108]	; (8004dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d101      	bne.n	8004d58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004d54:	2301      	movs	r3, #1
 8004d56:	e000      	b.n	8004d5a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004d58:	2300      	movs	r3, #0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00a      	beq.n	8004d74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	4b17      	ldr	r3, [pc, #92]	; (8004dc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004d62:	4413      	add	r3, r2
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	461a      	mov	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a15      	ldr	r2, [pc, #84]	; (8004dc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004d70:	671a      	str	r2, [r3, #112]	; 0x70
 8004d72:	e009      	b.n	8004d88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	4b14      	ldr	r3, [pc, #80]	; (8004dc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004d78:	4413      	add	r3, r2
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a11      	ldr	r2, [pc, #68]	; (8004dcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004d86:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	3b01      	subs	r3, #1
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	409a      	lsls	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004d94:	bf00      	nop
 8004d96:	3714      	adds	r7, #20
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr
 8004da0:	58025408 	.word	0x58025408
 8004da4:	5802541c 	.word	0x5802541c
 8004da8:	58025430 	.word	0x58025430
 8004dac:	58025444 	.word	0x58025444
 8004db0:	58025458 	.word	0x58025458
 8004db4:	5802546c 	.word	0x5802546c
 8004db8:	58025480 	.word	0x58025480
 8004dbc:	58025494 	.word	0x58025494
 8004dc0:	1600963f 	.word	0x1600963f
 8004dc4:	58025940 	.word	0x58025940
 8004dc8:	1000823f 	.word	0x1000823f
 8004dcc:	40020940 	.word	0x40020940

08004dd0 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b087      	sub	sp, #28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	460b      	mov	r3, r1
 8004dda:	607a      	str	r2, [r7, #4]
 8004ddc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004dde:	2300      	movs	r3, #0
 8004de0:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d101      	bne.n	8004dec <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e00a      	b.n	8004e02 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8004dec:	7afb      	ldrb	r3, [r7, #11]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d103      	bne.n	8004dfa <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	605a      	str	r2, [r3, #4]
      break;
 8004df8:	e002      	b.n	8004e00 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	75fb      	strb	r3, [r7, #23]
      break;
 8004dfe:	bf00      	nop
  }

  return status;
 8004e00:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	371c      	adds	r7, #28
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr

08004e0e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004e0e:	b480      	push	{r7}
 8004e10:	b083      	sub	sp, #12
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
 8004e16:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d101      	bne.n	8004e22 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e003      	b.n	8004e2a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	683a      	ldr	r2, [r7, #0]
 8004e26:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004e28:	2300      	movs	r3, #0
  }
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	370c      	adds	r7, #12
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
	...

08004e38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b089      	sub	sp, #36	; 0x24
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004e42:	2300      	movs	r3, #0
 8004e44:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004e46:	4b89      	ldr	r3, [pc, #548]	; (800506c <HAL_GPIO_Init+0x234>)
 8004e48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004e4a:	e194      	b.n	8005176 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	2101      	movs	r1, #1
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	fa01 f303 	lsl.w	r3, r1, r3
 8004e58:	4013      	ands	r3, r2
 8004e5a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	f000 8186 	beq.w	8005170 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d00b      	beq.n	8004e84 <HAL_GPIO_Init+0x4c>
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d007      	beq.n	8004e84 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e78:	2b11      	cmp	r3, #17
 8004e7a:	d003      	beq.n	8004e84 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	2b12      	cmp	r3, #18
 8004e82:	d130      	bne.n	8004ee6 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	005b      	lsls	r3, r3, #1
 8004e8e:	2203      	movs	r2, #3
 8004e90:	fa02 f303 	lsl.w	r3, r2, r3
 8004e94:	43db      	mvns	r3, r3
 8004e96:	69ba      	ldr	r2, [r7, #24]
 8004e98:	4013      	ands	r3, r2
 8004e9a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	68da      	ldr	r2, [r3, #12]
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	005b      	lsls	r3, r3, #1
 8004ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea8:	69ba      	ldr	r2, [r7, #24]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004eba:	2201      	movs	r2, #1
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec2:	43db      	mvns	r3, r3
 8004ec4:	69ba      	ldr	r2, [r7, #24]
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	091b      	lsrs	r3, r3, #4
 8004ed0:	f003 0201 	and.w	r2, r3, #1
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eda:	69ba      	ldr	r2, [r7, #24]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	69ba      	ldr	r2, [r7, #24]
 8004ee4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	005b      	lsls	r3, r3, #1
 8004ef0:	2203      	movs	r2, #3
 8004ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef6:	43db      	mvns	r3, r3
 8004ef8:	69ba      	ldr	r2, [r7, #24]
 8004efa:	4013      	ands	r3, r2
 8004efc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	689a      	ldr	r2, [r3, #8]
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	005b      	lsls	r3, r3, #1
 8004f06:	fa02 f303 	lsl.w	r3, r2, r3
 8004f0a:	69ba      	ldr	r2, [r7, #24]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	69ba      	ldr	r2, [r7, #24]
 8004f14:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	2b02      	cmp	r3, #2
 8004f1c:	d003      	beq.n	8004f26 <HAL_GPIO_Init+0xee>
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	2b12      	cmp	r3, #18
 8004f24:	d123      	bne.n	8004f6e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f26:	69fb      	ldr	r3, [r7, #28]
 8004f28:	08da      	lsrs	r2, r3, #3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	3208      	adds	r2, #8
 8004f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	f003 0307 	and.w	r3, r3, #7
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	220f      	movs	r2, #15
 8004f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f42:	43db      	mvns	r3, r3
 8004f44:	69ba      	ldr	r2, [r7, #24]
 8004f46:	4013      	ands	r3, r2
 8004f48:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	691a      	ldr	r2, [r3, #16]
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	f003 0307 	and.w	r3, r3, #7
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	fa02 f303 	lsl.w	r3, r2, r3
 8004f5a:	69ba      	ldr	r2, [r7, #24]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	08da      	lsrs	r2, r3, #3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	3208      	adds	r2, #8
 8004f68:	69b9      	ldr	r1, [r7, #24]
 8004f6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	005b      	lsls	r3, r3, #1
 8004f78:	2203      	movs	r2, #3
 8004f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7e:	43db      	mvns	r3, r3
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	4013      	ands	r3, r2
 8004f84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	f003 0203 	and.w	r2, r3, #3
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	005b      	lsls	r3, r3, #1
 8004f92:	fa02 f303 	lsl.w	r3, r2, r3
 8004f96:	69ba      	ldr	r2, [r7, #24]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	69ba      	ldr	r2, [r7, #24]
 8004fa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	f000 80e0 	beq.w	8005170 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fb0:	4b2f      	ldr	r3, [pc, #188]	; (8005070 <HAL_GPIO_Init+0x238>)
 8004fb2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004fb6:	4a2e      	ldr	r2, [pc, #184]	; (8005070 <HAL_GPIO_Init+0x238>)
 8004fb8:	f043 0302 	orr.w	r3, r3, #2
 8004fbc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004fc0:	4b2b      	ldr	r3, [pc, #172]	; (8005070 <HAL_GPIO_Init+0x238>)
 8004fc2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004fc6:	f003 0302 	and.w	r3, r3, #2
 8004fca:	60fb      	str	r3, [r7, #12]
 8004fcc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004fce:	4a29      	ldr	r2, [pc, #164]	; (8005074 <HAL_GPIO_Init+0x23c>)
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	089b      	lsrs	r3, r3, #2
 8004fd4:	3302      	adds	r3, #2
 8004fd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004fdc:	69fb      	ldr	r3, [r7, #28]
 8004fde:	f003 0303 	and.w	r3, r3, #3
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	220f      	movs	r2, #15
 8004fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fea:	43db      	mvns	r3, r3
 8004fec:	69ba      	ldr	r2, [r7, #24]
 8004fee:	4013      	ands	r3, r2
 8004ff0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a20      	ldr	r2, [pc, #128]	; (8005078 <HAL_GPIO_Init+0x240>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d052      	beq.n	80050a0 <HAL_GPIO_Init+0x268>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a1f      	ldr	r2, [pc, #124]	; (800507c <HAL_GPIO_Init+0x244>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d031      	beq.n	8005066 <HAL_GPIO_Init+0x22e>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a1e      	ldr	r2, [pc, #120]	; (8005080 <HAL_GPIO_Init+0x248>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d02b      	beq.n	8005062 <HAL_GPIO_Init+0x22a>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a1d      	ldr	r2, [pc, #116]	; (8005084 <HAL_GPIO_Init+0x24c>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d025      	beq.n	800505e <HAL_GPIO_Init+0x226>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4a1c      	ldr	r2, [pc, #112]	; (8005088 <HAL_GPIO_Init+0x250>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d01f      	beq.n	800505a <HAL_GPIO_Init+0x222>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a1b      	ldr	r2, [pc, #108]	; (800508c <HAL_GPIO_Init+0x254>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d019      	beq.n	8005056 <HAL_GPIO_Init+0x21e>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a1a      	ldr	r2, [pc, #104]	; (8005090 <HAL_GPIO_Init+0x258>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d013      	beq.n	8005052 <HAL_GPIO_Init+0x21a>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a19      	ldr	r2, [pc, #100]	; (8005094 <HAL_GPIO_Init+0x25c>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d00d      	beq.n	800504e <HAL_GPIO_Init+0x216>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a18      	ldr	r2, [pc, #96]	; (8005098 <HAL_GPIO_Init+0x260>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d007      	beq.n	800504a <HAL_GPIO_Init+0x212>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a17      	ldr	r2, [pc, #92]	; (800509c <HAL_GPIO_Init+0x264>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d101      	bne.n	8005046 <HAL_GPIO_Init+0x20e>
 8005042:	2309      	movs	r3, #9
 8005044:	e02d      	b.n	80050a2 <HAL_GPIO_Init+0x26a>
 8005046:	230a      	movs	r3, #10
 8005048:	e02b      	b.n	80050a2 <HAL_GPIO_Init+0x26a>
 800504a:	2308      	movs	r3, #8
 800504c:	e029      	b.n	80050a2 <HAL_GPIO_Init+0x26a>
 800504e:	2307      	movs	r3, #7
 8005050:	e027      	b.n	80050a2 <HAL_GPIO_Init+0x26a>
 8005052:	2306      	movs	r3, #6
 8005054:	e025      	b.n	80050a2 <HAL_GPIO_Init+0x26a>
 8005056:	2305      	movs	r3, #5
 8005058:	e023      	b.n	80050a2 <HAL_GPIO_Init+0x26a>
 800505a:	2304      	movs	r3, #4
 800505c:	e021      	b.n	80050a2 <HAL_GPIO_Init+0x26a>
 800505e:	2303      	movs	r3, #3
 8005060:	e01f      	b.n	80050a2 <HAL_GPIO_Init+0x26a>
 8005062:	2302      	movs	r3, #2
 8005064:	e01d      	b.n	80050a2 <HAL_GPIO_Init+0x26a>
 8005066:	2301      	movs	r3, #1
 8005068:	e01b      	b.n	80050a2 <HAL_GPIO_Init+0x26a>
 800506a:	bf00      	nop
 800506c:	58000080 	.word	0x58000080
 8005070:	58024400 	.word	0x58024400
 8005074:	58000400 	.word	0x58000400
 8005078:	58020000 	.word	0x58020000
 800507c:	58020400 	.word	0x58020400
 8005080:	58020800 	.word	0x58020800
 8005084:	58020c00 	.word	0x58020c00
 8005088:	58021000 	.word	0x58021000
 800508c:	58021400 	.word	0x58021400
 8005090:	58021800 	.word	0x58021800
 8005094:	58021c00 	.word	0x58021c00
 8005098:	58022000 	.word	0x58022000
 800509c:	58022400 	.word	0x58022400
 80050a0:	2300      	movs	r3, #0
 80050a2:	69fa      	ldr	r2, [r7, #28]
 80050a4:	f002 0203 	and.w	r2, r2, #3
 80050a8:	0092      	lsls	r2, r2, #2
 80050aa:	4093      	lsls	r3, r2
 80050ac:	69ba      	ldr	r2, [r7, #24]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80050b2:	4938      	ldr	r1, [pc, #224]	; (8005194 <HAL_GPIO_Init+0x35c>)
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	089b      	lsrs	r3, r3, #2
 80050b8:	3302      	adds	r3, #2
 80050ba:	69ba      	ldr	r2, [r7, #24]
 80050bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	43db      	mvns	r3, r3
 80050ca:	69ba      	ldr	r2, [r7, #24]
 80050cc:	4013      	ands	r3, r2
 80050ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	43db      	mvns	r3, r3
 80050f4:	69ba      	ldr	r2, [r7, #24]
 80050f6:	4013      	ands	r3, r2
 80050f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d003      	beq.n	800510e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005106:	69ba      	ldr	r2, [r7, #24]
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	4313      	orrs	r3, r2
 800510c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005114:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	43db      	mvns	r3, r3
 8005120:	69ba      	ldr	r2, [r7, #24]
 8005122:	4013      	ands	r3, r2
 8005124:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d003      	beq.n	800513a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8005132:	69ba      	ldr	r2, [r7, #24]
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	4313      	orrs	r3, r2
 8005138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800513a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005142:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	43db      	mvns	r3, r3
 800514e:	69ba      	ldr	r2, [r7, #24]
 8005150:	4013      	ands	r3, r2
 8005152:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800515c:	2b00      	cmp	r3, #0
 800515e:	d003      	beq.n	8005168 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8005160:	69ba      	ldr	r2, [r7, #24]
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	4313      	orrs	r3, r2
 8005166:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005168:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	3301      	adds	r3, #1
 8005174:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	fa22 f303 	lsr.w	r3, r2, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	f47f ae63 	bne.w	8004e4c <HAL_GPIO_Init+0x14>
  }
}
 8005186:	bf00      	nop
 8005188:	bf00      	nop
 800518a:	3724      	adds	r7, #36	; 0x24
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr
 8005194:	58000400 	.word	0x58000400

08005198 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	460b      	mov	r3, r1
 80051a2:	807b      	strh	r3, [r7, #2]
 80051a4:	4613      	mov	r3, r2
 80051a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80051a8:	787b      	ldrb	r3, [r7, #1]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d003      	beq.n	80051b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80051ae:	887a      	ldrh	r2, [r7, #2]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80051b4:	e003      	b.n	80051be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80051b6:	887b      	ldrh	r3, [r7, #2]
 80051b8:	041a      	lsls	r2, r3, #16
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	619a      	str	r2, [r3, #24]
}
 80051be:	bf00      	nop
 80051c0:	370c      	adds	r7, #12
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr

080051ca <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80051ca:	b480      	push	{r7}
 80051cc:	b085      	sub	sp, #20
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6078      	str	r0, [r7, #4]
 80051d2:	460b      	mov	r3, r1
 80051d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	695b      	ldr	r3, [r3, #20]
 80051da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80051dc:	887a      	ldrh	r2, [r7, #2]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	4013      	ands	r3, r2
 80051e2:	041a      	lsls	r2, r3, #16
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	43d9      	mvns	r1, r3
 80051e8:	887b      	ldrh	r3, [r7, #2]
 80051ea:	400b      	ands	r3, r1
 80051ec:	431a      	orrs	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	619a      	str	r2, [r3, #24]
}
 80051f2:	bf00      	nop
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr

080051fe <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80051fe:	b580      	push	{r7, lr}
 8005200:	b082      	sub	sp, #8
 8005202:	af00      	add	r7, sp, #0
 8005204:	4603      	mov	r3, r0
 8005206:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8005208:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800520c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005210:	88fb      	ldrh	r3, [r7, #6]
 8005212:	4013      	ands	r3, r2
 8005214:	2b00      	cmp	r3, #0
 8005216:	d008      	beq.n	800522a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005218:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800521c:	88fb      	ldrh	r3, [r7, #6]
 800521e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005222:	88fb      	ldrh	r3, [r7, #6]
 8005224:	4618      	mov	r0, r3
 8005226:	f7fb feb3 	bl	8000f90 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800522a:	bf00      	nop
 800522c:	3708      	adds	r7, #8
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
	...

08005234 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800523c:	4b19      	ldr	r3, [pc, #100]	; (80052a4 <HAL_PWREx_ConfigSupply+0x70>)
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f003 0304 	and.w	r3, r3, #4
 8005244:	2b04      	cmp	r3, #4
 8005246:	d00a      	beq.n	800525e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005248:	4b16      	ldr	r3, [pc, #88]	; (80052a4 <HAL_PWREx_ConfigSupply+0x70>)
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	f003 0307 	and.w	r3, r3, #7
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	429a      	cmp	r2, r3
 8005254:	d001      	beq.n	800525a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e01f      	b.n	800529a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800525a:	2300      	movs	r3, #0
 800525c:	e01d      	b.n	800529a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800525e:	4b11      	ldr	r3, [pc, #68]	; (80052a4 <HAL_PWREx_ConfigSupply+0x70>)
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	f023 0207 	bic.w	r2, r3, #7
 8005266:	490f      	ldr	r1, [pc, #60]	; (80052a4 <HAL_PWREx_ConfigSupply+0x70>)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4313      	orrs	r3, r2
 800526c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800526e:	f7fc fcf9 	bl	8001c64 <HAL_GetTick>
 8005272:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005274:	e009      	b.n	800528a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005276:	f7fc fcf5 	bl	8001c64 <HAL_GetTick>
 800527a:	4602      	mov	r2, r0
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005284:	d901      	bls.n	800528a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e007      	b.n	800529a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800528a:	4b06      	ldr	r3, [pc, #24]	; (80052a4 <HAL_PWREx_ConfigSupply+0x70>)
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005292:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005296:	d1ee      	bne.n	8005276 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3710      	adds	r7, #16
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	58024800 	.word	0x58024800

080052a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b08c      	sub	sp, #48	; 0x30
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d101      	bne.n	80052ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e3ff      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 8087 	beq.w	80053d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052c8:	4b99      	ldr	r3, [pc, #612]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80052ca:	691b      	ldr	r3, [r3, #16]
 80052cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80052d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80052d2:	4b97      	ldr	r3, [pc, #604]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80052d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d6:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80052d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052da:	2b10      	cmp	r3, #16
 80052dc:	d007      	beq.n	80052ee <HAL_RCC_OscConfig+0x46>
 80052de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052e0:	2b18      	cmp	r3, #24
 80052e2:	d110      	bne.n	8005306 <HAL_RCC_OscConfig+0x5e>
 80052e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052e6:	f003 0303 	and.w	r3, r3, #3
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d10b      	bne.n	8005306 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052ee:	4b90      	ldr	r3, [pc, #576]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d06c      	beq.n	80053d4 <HAL_RCC_OscConfig+0x12c>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d168      	bne.n	80053d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e3d9      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800530e:	d106      	bne.n	800531e <HAL_RCC_OscConfig+0x76>
 8005310:	4b87      	ldr	r3, [pc, #540]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a86      	ldr	r2, [pc, #536]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005316:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800531a:	6013      	str	r3, [r2, #0]
 800531c:	e02e      	b.n	800537c <HAL_RCC_OscConfig+0xd4>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d10c      	bne.n	8005340 <HAL_RCC_OscConfig+0x98>
 8005326:	4b82      	ldr	r3, [pc, #520]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a81      	ldr	r2, [pc, #516]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 800532c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005330:	6013      	str	r3, [r2, #0]
 8005332:	4b7f      	ldr	r3, [pc, #508]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a7e      	ldr	r2, [pc, #504]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005338:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800533c:	6013      	str	r3, [r2, #0]
 800533e:	e01d      	b.n	800537c <HAL_RCC_OscConfig+0xd4>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005348:	d10c      	bne.n	8005364 <HAL_RCC_OscConfig+0xbc>
 800534a:	4b79      	ldr	r3, [pc, #484]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a78      	ldr	r2, [pc, #480]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005350:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005354:	6013      	str	r3, [r2, #0]
 8005356:	4b76      	ldr	r3, [pc, #472]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a75      	ldr	r2, [pc, #468]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 800535c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005360:	6013      	str	r3, [r2, #0]
 8005362:	e00b      	b.n	800537c <HAL_RCC_OscConfig+0xd4>
 8005364:	4b72      	ldr	r3, [pc, #456]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a71      	ldr	r2, [pc, #452]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 800536a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800536e:	6013      	str	r3, [r2, #0]
 8005370:	4b6f      	ldr	r3, [pc, #444]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a6e      	ldr	r2, [pc, #440]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005376:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800537a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d013      	beq.n	80053ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005384:	f7fc fc6e 	bl	8001c64 <HAL_GetTick>
 8005388:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800538a:	e008      	b.n	800539e <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800538c:	f7fc fc6a 	bl	8001c64 <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	2b64      	cmp	r3, #100	; 0x64
 8005398:	d901      	bls.n	800539e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e38d      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800539e:	4b64      	ldr	r3, [pc, #400]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d0f0      	beq.n	800538c <HAL_RCC_OscConfig+0xe4>
 80053aa:	e014      	b.n	80053d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053ac:	f7fc fc5a 	bl	8001c64 <HAL_GetTick>
 80053b0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80053b2:	e008      	b.n	80053c6 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053b4:	f7fc fc56 	bl	8001c64 <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b64      	cmp	r3, #100	; 0x64
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e379      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80053c6:	4b5a      	ldr	r3, [pc, #360]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d1f0      	bne.n	80053b4 <HAL_RCC_OscConfig+0x10c>
 80053d2:	e000      	b.n	80053d6 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	f000 80ae 	beq.w	8005540 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053e4:	4b52      	ldr	r3, [pc, #328]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80053ec:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80053ee:	4b50      	ldr	r3, [pc, #320]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80053f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053f2:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d007      	beq.n	800540a <HAL_RCC_OscConfig+0x162>
 80053fa:	6a3b      	ldr	r3, [r7, #32]
 80053fc:	2b18      	cmp	r3, #24
 80053fe:	d13a      	bne.n	8005476 <HAL_RCC_OscConfig+0x1ce>
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	f003 0303 	and.w	r3, r3, #3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d135      	bne.n	8005476 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800540a:	4b49      	ldr	r3, [pc, #292]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0304 	and.w	r3, r3, #4
 8005412:	2b00      	cmp	r3, #0
 8005414:	d005      	beq.n	8005422 <HAL_RCC_OscConfig+0x17a>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d101      	bne.n	8005422 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e34b      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005422:	f7fc fc4f 	bl	8001cc4 <HAL_GetREVID>
 8005426:	4603      	mov	r3, r0
 8005428:	f241 0203 	movw	r2, #4099	; 0x1003
 800542c:	4293      	cmp	r3, r2
 800542e:	d817      	bhi.n	8005460 <HAL_RCC_OscConfig+0x1b8>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	691b      	ldr	r3, [r3, #16]
 8005434:	2b40      	cmp	r3, #64	; 0x40
 8005436:	d108      	bne.n	800544a <HAL_RCC_OscConfig+0x1a2>
 8005438:	4b3d      	ldr	r3, [pc, #244]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005440:	4a3b      	ldr	r2, [pc, #236]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005442:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005446:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005448:	e07a      	b.n	8005540 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800544a:	4b39      	ldr	r3, [pc, #228]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	031b      	lsls	r3, r3, #12
 8005458:	4935      	ldr	r1, [pc, #212]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 800545a:	4313      	orrs	r3, r2
 800545c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800545e:	e06f      	b.n	8005540 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005460:	4b33      	ldr	r3, [pc, #204]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	691b      	ldr	r3, [r3, #16]
 800546c:	061b      	lsls	r3, r3, #24
 800546e:	4930      	ldr	r1, [pc, #192]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005470:	4313      	orrs	r3, r2
 8005472:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005474:	e064      	b.n	8005540 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d045      	beq.n	800550a <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800547e:	4b2c      	ldr	r3, [pc, #176]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f023 0219 	bic.w	r2, r3, #25
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	4929      	ldr	r1, [pc, #164]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 800548c:	4313      	orrs	r3, r2
 800548e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005490:	f7fc fbe8 	bl	8001c64 <HAL_GetTick>
 8005494:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005496:	e008      	b.n	80054aa <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005498:	f7fc fbe4 	bl	8001c64 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e307      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80054aa:	4b21      	ldr	r3, [pc, #132]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0304 	and.w	r3, r3, #4
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d0f0      	beq.n	8005498 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054b6:	f7fc fc05 	bl	8001cc4 <HAL_GetREVID>
 80054ba:	4603      	mov	r3, r0
 80054bc:	f241 0203 	movw	r2, #4099	; 0x1003
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d817      	bhi.n	80054f4 <HAL_RCC_OscConfig+0x24c>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	691b      	ldr	r3, [r3, #16]
 80054c8:	2b40      	cmp	r3, #64	; 0x40
 80054ca:	d108      	bne.n	80054de <HAL_RCC_OscConfig+0x236>
 80054cc:	4b18      	ldr	r3, [pc, #96]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80054d4:	4a16      	ldr	r2, [pc, #88]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80054d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054da:	6053      	str	r3, [r2, #4]
 80054dc:	e030      	b.n	8005540 <HAL_RCC_OscConfig+0x298>
 80054de:	4b14      	ldr	r3, [pc, #80]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	031b      	lsls	r3, r3, #12
 80054ec:	4910      	ldr	r1, [pc, #64]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	604b      	str	r3, [r1, #4]
 80054f2:	e025      	b.n	8005540 <HAL_RCC_OscConfig+0x298>
 80054f4:	4b0e      	ldr	r3, [pc, #56]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	061b      	lsls	r3, r3, #24
 8005502:	490b      	ldr	r1, [pc, #44]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005504:	4313      	orrs	r3, r2
 8005506:	604b      	str	r3, [r1, #4]
 8005508:	e01a      	b.n	8005540 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800550a:	4b09      	ldr	r3, [pc, #36]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a08      	ldr	r2, [pc, #32]	; (8005530 <HAL_RCC_OscConfig+0x288>)
 8005510:	f023 0301 	bic.w	r3, r3, #1
 8005514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005516:	f7fc fba5 	bl	8001c64 <HAL_GetTick>
 800551a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800551c:	e00a      	b.n	8005534 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800551e:	f7fc fba1 	bl	8001c64 <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	2b02      	cmp	r3, #2
 800552a:	d903      	bls.n	8005534 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e2c4      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
 8005530:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005534:	4ba4      	ldr	r3, [pc, #656]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0304 	and.w	r3, r3, #4
 800553c:	2b00      	cmp	r3, #0
 800553e:	d1ee      	bne.n	800551e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0310 	and.w	r3, r3, #16
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 80a9 	beq.w	80056a0 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800554e:	4b9e      	ldr	r3, [pc, #632]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005556:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005558:	4b9b      	ldr	r3, [pc, #620]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 800555a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800555c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	2b08      	cmp	r3, #8
 8005562:	d007      	beq.n	8005574 <HAL_RCC_OscConfig+0x2cc>
 8005564:	69bb      	ldr	r3, [r7, #24]
 8005566:	2b18      	cmp	r3, #24
 8005568:	d13a      	bne.n	80055e0 <HAL_RCC_OscConfig+0x338>
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	f003 0303 	and.w	r3, r3, #3
 8005570:	2b01      	cmp	r3, #1
 8005572:	d135      	bne.n	80055e0 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005574:	4b94      	ldr	r3, [pc, #592]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800557c:	2b00      	cmp	r3, #0
 800557e:	d005      	beq.n	800558c <HAL_RCC_OscConfig+0x2e4>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	69db      	ldr	r3, [r3, #28]
 8005584:	2b80      	cmp	r3, #128	; 0x80
 8005586:	d001      	beq.n	800558c <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e296      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800558c:	f7fc fb9a 	bl	8001cc4 <HAL_GetREVID>
 8005590:	4603      	mov	r3, r0
 8005592:	f241 0203 	movw	r2, #4099	; 0x1003
 8005596:	4293      	cmp	r3, r2
 8005598:	d817      	bhi.n	80055ca <HAL_RCC_OscConfig+0x322>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	2b20      	cmp	r3, #32
 80055a0:	d108      	bne.n	80055b4 <HAL_RCC_OscConfig+0x30c>
 80055a2:	4b89      	ldr	r3, [pc, #548]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80055aa:	4a87      	ldr	r2, [pc, #540]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80055ac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80055b0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80055b2:	e075      	b.n	80056a0 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80055b4:	4b84      	ldr	r3, [pc, #528]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a1b      	ldr	r3, [r3, #32]
 80055c0:	069b      	lsls	r3, r3, #26
 80055c2:	4981      	ldr	r1, [pc, #516]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80055c4:	4313      	orrs	r3, r2
 80055c6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80055c8:	e06a      	b.n	80056a0 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80055ca:	4b7f      	ldr	r3, [pc, #508]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	061b      	lsls	r3, r3, #24
 80055d8:	497b      	ldr	r1, [pc, #492]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80055da:	4313      	orrs	r3, r2
 80055dc:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80055de:	e05f      	b.n	80056a0 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	69db      	ldr	r3, [r3, #28]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d042      	beq.n	800566e <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80055e8:	4b77      	ldr	r3, [pc, #476]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a76      	ldr	r2, [pc, #472]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80055ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055f4:	f7fc fb36 	bl	8001c64 <HAL_GetTick>
 80055f8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80055fa:	e008      	b.n	800560e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80055fc:	f7fc fb32 	bl	8001c64 <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b02      	cmp	r3, #2
 8005608:	d901      	bls.n	800560e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e255      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800560e:	4b6e      	ldr	r3, [pc, #440]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005616:	2b00      	cmp	r3, #0
 8005618:	d0f0      	beq.n	80055fc <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800561a:	f7fc fb53 	bl	8001cc4 <HAL_GetREVID>
 800561e:	4603      	mov	r3, r0
 8005620:	f241 0203 	movw	r2, #4099	; 0x1003
 8005624:	4293      	cmp	r3, r2
 8005626:	d817      	bhi.n	8005658 <HAL_RCC_OscConfig+0x3b0>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6a1b      	ldr	r3, [r3, #32]
 800562c:	2b20      	cmp	r3, #32
 800562e:	d108      	bne.n	8005642 <HAL_RCC_OscConfig+0x39a>
 8005630:	4b65      	ldr	r3, [pc, #404]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005638:	4a63      	ldr	r2, [pc, #396]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 800563a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800563e:	6053      	str	r3, [r2, #4]
 8005640:	e02e      	b.n	80056a0 <HAL_RCC_OscConfig+0x3f8>
 8005642:	4b61      	ldr	r3, [pc, #388]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a1b      	ldr	r3, [r3, #32]
 800564e:	069b      	lsls	r3, r3, #26
 8005650:	495d      	ldr	r1, [pc, #372]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005652:	4313      	orrs	r3, r2
 8005654:	604b      	str	r3, [r1, #4]
 8005656:	e023      	b.n	80056a0 <HAL_RCC_OscConfig+0x3f8>
 8005658:	4b5b      	ldr	r3, [pc, #364]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6a1b      	ldr	r3, [r3, #32]
 8005664:	061b      	lsls	r3, r3, #24
 8005666:	4958      	ldr	r1, [pc, #352]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005668:	4313      	orrs	r3, r2
 800566a:	60cb      	str	r3, [r1, #12]
 800566c:	e018      	b.n	80056a0 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800566e:	4b56      	ldr	r3, [pc, #344]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a55      	ldr	r2, [pc, #340]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005674:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005678:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800567a:	f7fc faf3 	bl	8001c64 <HAL_GetTick>
 800567e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005680:	e008      	b.n	8005694 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005682:	f7fc faef 	bl	8001c64 <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b02      	cmp	r3, #2
 800568e:	d901      	bls.n	8005694 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e212      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005694:	4b4c      	ldr	r3, [pc, #304]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1f0      	bne.n	8005682 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0308 	and.w	r3, r3, #8
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d036      	beq.n	800571a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	695b      	ldr	r3, [r3, #20]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d019      	beq.n	80056e8 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056b4:	4b44      	ldr	r3, [pc, #272]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80056b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056b8:	4a43      	ldr	r2, [pc, #268]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80056ba:	f043 0301 	orr.w	r3, r3, #1
 80056be:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056c0:	f7fc fad0 	bl	8001c64 <HAL_GetTick>
 80056c4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80056c6:	e008      	b.n	80056da <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056c8:	f7fc facc 	bl	8001c64 <HAL_GetTick>
 80056cc:	4602      	mov	r2, r0
 80056ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d0:	1ad3      	subs	r3, r2, r3
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d901      	bls.n	80056da <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	e1ef      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80056da:	4b3b      	ldr	r3, [pc, #236]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80056dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056de:	f003 0302 	and.w	r3, r3, #2
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d0f0      	beq.n	80056c8 <HAL_RCC_OscConfig+0x420>
 80056e6:	e018      	b.n	800571a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056e8:	4b37      	ldr	r3, [pc, #220]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80056ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056ec:	4a36      	ldr	r2, [pc, #216]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 80056ee:	f023 0301 	bic.w	r3, r3, #1
 80056f2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056f4:	f7fc fab6 	bl	8001c64 <HAL_GetTick>
 80056f8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80056fa:	e008      	b.n	800570e <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056fc:	f7fc fab2 	bl	8001c64 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b02      	cmp	r3, #2
 8005708:	d901      	bls.n	800570e <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e1d5      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800570e:	4b2e      	ldr	r3, [pc, #184]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005710:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005712:	f003 0302 	and.w	r3, r3, #2
 8005716:	2b00      	cmp	r3, #0
 8005718:	d1f0      	bne.n	80056fc <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0320 	and.w	r3, r3, #32
 8005722:	2b00      	cmp	r3, #0
 8005724:	d036      	beq.n	8005794 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d019      	beq.n	8005762 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800572e:	4b26      	ldr	r3, [pc, #152]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a25      	ldr	r2, [pc, #148]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005734:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005738:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800573a:	f7fc fa93 	bl	8001c64 <HAL_GetTick>
 800573e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005740:	e008      	b.n	8005754 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005742:	f7fc fa8f 	bl	8001c64 <HAL_GetTick>
 8005746:	4602      	mov	r2, r0
 8005748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	2b02      	cmp	r3, #2
 800574e:	d901      	bls.n	8005754 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	e1b2      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005754:	4b1c      	ldr	r3, [pc, #112]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d0f0      	beq.n	8005742 <HAL_RCC_OscConfig+0x49a>
 8005760:	e018      	b.n	8005794 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005762:	4b19      	ldr	r3, [pc, #100]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a18      	ldr	r2, [pc, #96]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 8005768:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800576c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800576e:	f7fc fa79 	bl	8001c64 <HAL_GetTick>
 8005772:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005774:	e008      	b.n	8005788 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005776:	f7fc fa75 	bl	8001c64 <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	2b02      	cmp	r3, #2
 8005782:	d901      	bls.n	8005788 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	e198      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005788:	4b0f      	ldr	r3, [pc, #60]	; (80057c8 <HAL_RCC_OscConfig+0x520>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1f0      	bne.n	8005776 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0304 	and.w	r3, r3, #4
 800579c:	2b00      	cmp	r3, #0
 800579e:	f000 8085 	beq.w	80058ac <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80057a2:	4b0a      	ldr	r3, [pc, #40]	; (80057cc <HAL_RCC_OscConfig+0x524>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a09      	ldr	r2, [pc, #36]	; (80057cc <HAL_RCC_OscConfig+0x524>)
 80057a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057ae:	f7fc fa59 	bl	8001c64 <HAL_GetTick>
 80057b2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057b4:	e00c      	b.n	80057d0 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80057b6:	f7fc fa55 	bl	8001c64 <HAL_GetTick>
 80057ba:	4602      	mov	r2, r0
 80057bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	2b64      	cmp	r3, #100	; 0x64
 80057c2:	d905      	bls.n	80057d0 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 80057c4:	2303      	movs	r3, #3
 80057c6:	e178      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
 80057c8:	58024400 	.word	0x58024400
 80057cc:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057d0:	4b96      	ldr	r3, [pc, #600]	; (8005a2c <HAL_RCC_OscConfig+0x784>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d0ec      	beq.n	80057b6 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d106      	bne.n	80057f2 <HAL_RCC_OscConfig+0x54a>
 80057e4:	4b92      	ldr	r3, [pc, #584]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80057e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057e8:	4a91      	ldr	r2, [pc, #580]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80057ea:	f043 0301 	orr.w	r3, r3, #1
 80057ee:	6713      	str	r3, [r2, #112]	; 0x70
 80057f0:	e02d      	b.n	800584e <HAL_RCC_OscConfig+0x5a6>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d10c      	bne.n	8005814 <HAL_RCC_OscConfig+0x56c>
 80057fa:	4b8d      	ldr	r3, [pc, #564]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80057fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057fe:	4a8c      	ldr	r2, [pc, #560]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005800:	f023 0301 	bic.w	r3, r3, #1
 8005804:	6713      	str	r3, [r2, #112]	; 0x70
 8005806:	4b8a      	ldr	r3, [pc, #552]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800580a:	4a89      	ldr	r2, [pc, #548]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 800580c:	f023 0304 	bic.w	r3, r3, #4
 8005810:	6713      	str	r3, [r2, #112]	; 0x70
 8005812:	e01c      	b.n	800584e <HAL_RCC_OscConfig+0x5a6>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	2b05      	cmp	r3, #5
 800581a:	d10c      	bne.n	8005836 <HAL_RCC_OscConfig+0x58e>
 800581c:	4b84      	ldr	r3, [pc, #528]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 800581e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005820:	4a83      	ldr	r2, [pc, #524]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005822:	f043 0304 	orr.w	r3, r3, #4
 8005826:	6713      	str	r3, [r2, #112]	; 0x70
 8005828:	4b81      	ldr	r3, [pc, #516]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 800582a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800582c:	4a80      	ldr	r2, [pc, #512]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 800582e:	f043 0301 	orr.w	r3, r3, #1
 8005832:	6713      	str	r3, [r2, #112]	; 0x70
 8005834:	e00b      	b.n	800584e <HAL_RCC_OscConfig+0x5a6>
 8005836:	4b7e      	ldr	r3, [pc, #504]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800583a:	4a7d      	ldr	r2, [pc, #500]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 800583c:	f023 0301 	bic.w	r3, r3, #1
 8005840:	6713      	str	r3, [r2, #112]	; 0x70
 8005842:	4b7b      	ldr	r3, [pc, #492]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005846:	4a7a      	ldr	r2, [pc, #488]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005848:	f023 0304 	bic.w	r3, r3, #4
 800584c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d015      	beq.n	8005882 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005856:	f7fc fa05 	bl	8001c64 <HAL_GetTick>
 800585a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800585c:	e00a      	b.n	8005874 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800585e:	f7fc fa01 	bl	8001c64 <HAL_GetTick>
 8005862:	4602      	mov	r2, r0
 8005864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	f241 3288 	movw	r2, #5000	; 0x1388
 800586c:	4293      	cmp	r3, r2
 800586e:	d901      	bls.n	8005874 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e122      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005874:	4b6e      	ldr	r3, [pc, #440]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005876:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d0ee      	beq.n	800585e <HAL_RCC_OscConfig+0x5b6>
 8005880:	e014      	b.n	80058ac <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005882:	f7fc f9ef 	bl	8001c64 <HAL_GetTick>
 8005886:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005888:	e00a      	b.n	80058a0 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800588a:	f7fc f9eb 	bl	8001c64 <HAL_GetTick>
 800588e:	4602      	mov	r2, r0
 8005890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005892:	1ad3      	subs	r3, r2, r3
 8005894:	f241 3288 	movw	r2, #5000	; 0x1388
 8005898:	4293      	cmp	r3, r2
 800589a:	d901      	bls.n	80058a0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 800589c:	2303      	movs	r3, #3
 800589e:	e10c      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80058a0:	4b63      	ldr	r3, [pc, #396]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80058a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d1ee      	bne.n	800588a <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	f000 8101 	beq.w	8005ab8 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80058b6:	4b5e      	ldr	r3, [pc, #376]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80058be:	2b18      	cmp	r3, #24
 80058c0:	f000 80bc 	beq.w	8005a3c <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c8:	2b02      	cmp	r3, #2
 80058ca:	f040 8095 	bne.w	80059f8 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058ce:	4b58      	ldr	r3, [pc, #352]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a57      	ldr	r2, [pc, #348]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80058d4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058da:	f7fc f9c3 	bl	8001c64 <HAL_GetTick>
 80058de:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80058e0:	e008      	b.n	80058f4 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058e2:	f7fc f9bf 	bl	8001c64 <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	2b02      	cmp	r3, #2
 80058ee:	d901      	bls.n	80058f4 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	e0e2      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80058f4:	4b4e      	ldr	r3, [pc, #312]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d1f0      	bne.n	80058e2 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005900:	4b4b      	ldr	r3, [pc, #300]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005902:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005904:	4b4b      	ldr	r3, [pc, #300]	; (8005a34 <HAL_RCC_OscConfig+0x78c>)
 8005906:	4013      	ands	r3, r2
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800590c:	687a      	ldr	r2, [r7, #4]
 800590e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005910:	0112      	lsls	r2, r2, #4
 8005912:	430a      	orrs	r2, r1
 8005914:	4946      	ldr	r1, [pc, #280]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005916:	4313      	orrs	r3, r2
 8005918:	628b      	str	r3, [r1, #40]	; 0x28
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800591e:	3b01      	subs	r3, #1
 8005920:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005928:	3b01      	subs	r3, #1
 800592a:	025b      	lsls	r3, r3, #9
 800592c:	b29b      	uxth	r3, r3
 800592e:	431a      	orrs	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005934:	3b01      	subs	r3, #1
 8005936:	041b      	lsls	r3, r3, #16
 8005938:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800593c:	431a      	orrs	r2, r3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005942:	3b01      	subs	r3, #1
 8005944:	061b      	lsls	r3, r3, #24
 8005946:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800594a:	4939      	ldr	r1, [pc, #228]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 800594c:	4313      	orrs	r3, r2
 800594e:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005950:	4b37      	ldr	r3, [pc, #220]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005954:	4a36      	ldr	r2, [pc, #216]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005956:	f023 0301 	bic.w	r3, r3, #1
 800595a:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800595c:	4b34      	ldr	r3, [pc, #208]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 800595e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005960:	4b35      	ldr	r3, [pc, #212]	; (8005a38 <HAL_RCC_OscConfig+0x790>)
 8005962:	4013      	ands	r3, r2
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005968:	00d2      	lsls	r2, r2, #3
 800596a:	4931      	ldr	r1, [pc, #196]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 800596c:	4313      	orrs	r3, r2
 800596e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005970:	4b2f      	ldr	r3, [pc, #188]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005974:	f023 020c 	bic.w	r2, r3, #12
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597c:	492c      	ldr	r1, [pc, #176]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 800597e:	4313      	orrs	r3, r2
 8005980:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005982:	4b2b      	ldr	r3, [pc, #172]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005986:	f023 0202 	bic.w	r2, r3, #2
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800598e:	4928      	ldr	r1, [pc, #160]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005990:	4313      	orrs	r3, r2
 8005992:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005994:	4b26      	ldr	r3, [pc, #152]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005998:	4a25      	ldr	r2, [pc, #148]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 800599a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800599e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059a0:	4b23      	ldr	r3, [pc, #140]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80059a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a4:	4a22      	ldr	r2, [pc, #136]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80059a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80059aa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80059ac:	4b20      	ldr	r3, [pc, #128]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80059ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b0:	4a1f      	ldr	r2, [pc, #124]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80059b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059b6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80059b8:	4b1d      	ldr	r3, [pc, #116]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80059ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059bc:	4a1c      	ldr	r2, [pc, #112]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80059be:	f043 0301 	orr.w	r3, r3, #1
 80059c2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059c4:	4b1a      	ldr	r3, [pc, #104]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a19      	ldr	r2, [pc, #100]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80059ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d0:	f7fc f948 	bl	8001c64 <HAL_GetTick>
 80059d4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80059d6:	e008      	b.n	80059ea <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059d8:	f7fc f944 	bl	8001c64 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d901      	bls.n	80059ea <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	e067      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80059ea:	4b11      	ldr	r3, [pc, #68]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d0f0      	beq.n	80059d8 <HAL_RCC_OscConfig+0x730>
 80059f6:	e05f      	b.n	8005ab8 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059f8:	4b0d      	ldr	r3, [pc, #52]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a0c      	ldr	r2, [pc, #48]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 80059fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a04:	f7fc f92e 	bl	8001c64 <HAL_GetTick>
 8005a08:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a0a:	e008      	b.n	8005a1e <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a0c:	f7fc f92a 	bl	8001c64 <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d901      	bls.n	8005a1e <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e04d      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a1e:	4b04      	ldr	r3, [pc, #16]	; (8005a30 <HAL_RCC_OscConfig+0x788>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1f0      	bne.n	8005a0c <HAL_RCC_OscConfig+0x764>
 8005a2a:	e045      	b.n	8005ab8 <HAL_RCC_OscConfig+0x810>
 8005a2c:	58024800 	.word	0x58024800
 8005a30:	58024400 	.word	0x58024400
 8005a34:	fffffc0c 	.word	0xfffffc0c
 8005a38:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005a3c:	4b21      	ldr	r3, [pc, #132]	; (8005ac4 <HAL_RCC_OscConfig+0x81c>)
 8005a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a40:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005a42:	4b20      	ldr	r3, [pc, #128]	; (8005ac4 <HAL_RCC_OscConfig+0x81c>)
 8005a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a46:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d031      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	f003 0203 	and.w	r2, r3, #3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d12a      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	091b      	lsrs	r3, r3, #4
 8005a62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d122      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a78:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d11a      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	0a5b      	lsrs	r3, r3, #9
 8005a82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a8a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d111      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	0c1b      	lsrs	r3, r3, #16
 8005a94:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a9c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d108      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	0e1b      	lsrs	r3, r3, #24
 8005aa6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aae:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d001      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e000      	b.n	8005aba <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3730      	adds	r7, #48	; 0x30
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	58024400 	.word	0x58024400

08005ac8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b086      	sub	sp, #24
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d101      	bne.n	8005adc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e19c      	b.n	8005e16 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005adc:	4b8a      	ldr	r3, [pc, #552]	; (8005d08 <HAL_RCC_ClockConfig+0x240>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 030f 	and.w	r3, r3, #15
 8005ae4:	683a      	ldr	r2, [r7, #0]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d910      	bls.n	8005b0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aea:	4b87      	ldr	r3, [pc, #540]	; (8005d08 <HAL_RCC_ClockConfig+0x240>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f023 020f 	bic.w	r2, r3, #15
 8005af2:	4985      	ldr	r1, [pc, #532]	; (8005d08 <HAL_RCC_ClockConfig+0x240>)
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005afa:	4b83      	ldr	r3, [pc, #524]	; (8005d08 <HAL_RCC_ClockConfig+0x240>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 030f 	and.w	r3, r3, #15
 8005b02:	683a      	ldr	r2, [r7, #0]
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d001      	beq.n	8005b0c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e184      	b.n	8005e16 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0304 	and.w	r3, r3, #4
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d010      	beq.n	8005b3a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	691a      	ldr	r2, [r3, #16]
 8005b1c:	4b7b      	ldr	r3, [pc, #492]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005b1e:	699b      	ldr	r3, [r3, #24]
 8005b20:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d908      	bls.n	8005b3a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005b28:	4b78      	ldr	r3, [pc, #480]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	4975      	ldr	r1, [pc, #468]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0308 	and.w	r3, r3, #8
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d010      	beq.n	8005b68 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	695a      	ldr	r2, [r3, #20]
 8005b4a:	4b70      	ldr	r3, [pc, #448]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005b4c:	69db      	ldr	r3, [r3, #28]
 8005b4e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d908      	bls.n	8005b68 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005b56:	4b6d      	ldr	r3, [pc, #436]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005b58:	69db      	ldr	r3, [r3, #28]
 8005b5a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	695b      	ldr	r3, [r3, #20]
 8005b62:	496a      	ldr	r1, [pc, #424]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0310 	and.w	r3, r3, #16
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d010      	beq.n	8005b96 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	699a      	ldr	r2, [r3, #24]
 8005b78:	4b64      	ldr	r3, [pc, #400]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005b7a:	69db      	ldr	r3, [r3, #28]
 8005b7c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d908      	bls.n	8005b96 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005b84:	4b61      	ldr	r3, [pc, #388]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005b86:	69db      	ldr	r3, [r3, #28]
 8005b88:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	699b      	ldr	r3, [r3, #24]
 8005b90:	495e      	ldr	r1, [pc, #376]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005b92:	4313      	orrs	r3, r2
 8005b94:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0320 	and.w	r3, r3, #32
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d010      	beq.n	8005bc4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	69da      	ldr	r2, [r3, #28]
 8005ba6:	4b59      	ldr	r3, [pc, #356]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005ba8:	6a1b      	ldr	r3, [r3, #32]
 8005baa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d908      	bls.n	8005bc4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005bb2:	4b56      	ldr	r3, [pc, #344]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005bb4:	6a1b      	ldr	r3, [r3, #32]
 8005bb6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	69db      	ldr	r3, [r3, #28]
 8005bbe:	4953      	ldr	r1, [pc, #332]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0302 	and.w	r3, r3, #2
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d010      	beq.n	8005bf2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	68da      	ldr	r2, [r3, #12]
 8005bd4:	4b4d      	ldr	r3, [pc, #308]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005bd6:	699b      	ldr	r3, [r3, #24]
 8005bd8:	f003 030f 	and.w	r3, r3, #15
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d908      	bls.n	8005bf2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005be0:	4b4a      	ldr	r3, [pc, #296]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	f023 020f 	bic.w	r2, r3, #15
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	4947      	ldr	r1, [pc, #284]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0301 	and.w	r3, r3, #1
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d055      	beq.n	8005caa <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005bfe:	4b43      	ldr	r3, [pc, #268]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005c00:	699b      	ldr	r3, [r3, #24]
 8005c02:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	4940      	ldr	r1, [pc, #256]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d107      	bne.n	8005c28 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c18:	4b3c      	ldr	r3, [pc, #240]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d121      	bne.n	8005c68 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e0f6      	b.n	8005e16 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	2b03      	cmp	r3, #3
 8005c2e:	d107      	bne.n	8005c40 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c30:	4b36      	ldr	r3, [pc, #216]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d115      	bne.n	8005c68 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e0ea      	b.n	8005e16 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d107      	bne.n	8005c58 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005c48:	4b30      	ldr	r3, [pc, #192]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d109      	bne.n	8005c68 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e0de      	b.n	8005e16 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c58:	4b2c      	ldr	r3, [pc, #176]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0304 	and.w	r3, r3, #4
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d101      	bne.n	8005c68 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	e0d6      	b.n	8005e16 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c68:	4b28      	ldr	r3, [pc, #160]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005c6a:	691b      	ldr	r3, [r3, #16]
 8005c6c:	f023 0207 	bic.w	r2, r3, #7
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	4925      	ldr	r1, [pc, #148]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005c76:	4313      	orrs	r3, r2
 8005c78:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c7a:	f7fb fff3 	bl	8001c64 <HAL_GetTick>
 8005c7e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c80:	e00a      	b.n	8005c98 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c82:	f7fb ffef 	bl	8001c64 <HAL_GetTick>
 8005c86:	4602      	mov	r2, r0
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d901      	bls.n	8005c98 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e0be      	b.n	8005e16 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c98:	4b1c      	ldr	r3, [pc, #112]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005c9a:	691b      	ldr	r3, [r3, #16]
 8005c9c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	00db      	lsls	r3, r3, #3
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d1eb      	bne.n	8005c82 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 0302 	and.w	r3, r3, #2
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d010      	beq.n	8005cd8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68da      	ldr	r2, [r3, #12]
 8005cba:	4b14      	ldr	r3, [pc, #80]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	f003 030f 	and.w	r3, r3, #15
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d208      	bcs.n	8005cd8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cc6:	4b11      	ldr	r3, [pc, #68]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005cc8:	699b      	ldr	r3, [r3, #24]
 8005cca:	f023 020f 	bic.w	r2, r3, #15
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	68db      	ldr	r3, [r3, #12]
 8005cd2:	490e      	ldr	r1, [pc, #56]	; (8005d0c <HAL_RCC_ClockConfig+0x244>)
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cd8:	4b0b      	ldr	r3, [pc, #44]	; (8005d08 <HAL_RCC_ClockConfig+0x240>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 030f 	and.w	r3, r3, #15
 8005ce0:	683a      	ldr	r2, [r7, #0]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d214      	bcs.n	8005d10 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce6:	4b08      	ldr	r3, [pc, #32]	; (8005d08 <HAL_RCC_ClockConfig+0x240>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f023 020f 	bic.w	r2, r3, #15
 8005cee:	4906      	ldr	r1, [pc, #24]	; (8005d08 <HAL_RCC_ClockConfig+0x240>)
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cf6:	4b04      	ldr	r3, [pc, #16]	; (8005d08 <HAL_RCC_ClockConfig+0x240>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f003 030f 	and.w	r3, r3, #15
 8005cfe:	683a      	ldr	r2, [r7, #0]
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d005      	beq.n	8005d10 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	e086      	b.n	8005e16 <HAL_RCC_ClockConfig+0x34e>
 8005d08:	52002000 	.word	0x52002000
 8005d0c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0304 	and.w	r3, r3, #4
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d010      	beq.n	8005d3e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	691a      	ldr	r2, [r3, #16]
 8005d20:	4b3f      	ldr	r3, [pc, #252]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005d22:	699b      	ldr	r3, [r3, #24]
 8005d24:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d208      	bcs.n	8005d3e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005d2c:	4b3c      	ldr	r3, [pc, #240]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	4939      	ldr	r1, [pc, #228]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0308 	and.w	r3, r3, #8
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d010      	beq.n	8005d6c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	695a      	ldr	r2, [r3, #20]
 8005d4e:	4b34      	ldr	r3, [pc, #208]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d208      	bcs.n	8005d6c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005d5a:	4b31      	ldr	r3, [pc, #196]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005d5c:	69db      	ldr	r3, [r3, #28]
 8005d5e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	695b      	ldr	r3, [r3, #20]
 8005d66:	492e      	ldr	r1, [pc, #184]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0310 	and.w	r3, r3, #16
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d010      	beq.n	8005d9a <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	699a      	ldr	r2, [r3, #24]
 8005d7c:	4b28      	ldr	r3, [pc, #160]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005d7e:	69db      	ldr	r3, [r3, #28]
 8005d80:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d208      	bcs.n	8005d9a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005d88:	4b25      	ldr	r3, [pc, #148]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005d8a:	69db      	ldr	r3, [r3, #28]
 8005d8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	699b      	ldr	r3, [r3, #24]
 8005d94:	4922      	ldr	r1, [pc, #136]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 0320 	and.w	r3, r3, #32
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d010      	beq.n	8005dc8 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	69da      	ldr	r2, [r3, #28]
 8005daa:	4b1d      	ldr	r3, [pc, #116]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d208      	bcs.n	8005dc8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005db6:	4b1a      	ldr	r3, [pc, #104]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	69db      	ldr	r3, [r3, #28]
 8005dc2:	4917      	ldr	r1, [pc, #92]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005dc8:	f000 f834 	bl	8005e34 <HAL_RCC_GetSysClockFreq>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	4b14      	ldr	r3, [pc, #80]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	0a1b      	lsrs	r3, r3, #8
 8005dd4:	f003 030f 	and.w	r3, r3, #15
 8005dd8:	4912      	ldr	r1, [pc, #72]	; (8005e24 <HAL_RCC_ClockConfig+0x35c>)
 8005dda:	5ccb      	ldrb	r3, [r1, r3]
 8005ddc:	f003 031f 	and.w	r3, r3, #31
 8005de0:	fa22 f303 	lsr.w	r3, r2, r3
 8005de4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005de6:	4b0e      	ldr	r3, [pc, #56]	; (8005e20 <HAL_RCC_ClockConfig+0x358>)
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	f003 030f 	and.w	r3, r3, #15
 8005dee:	4a0d      	ldr	r2, [pc, #52]	; (8005e24 <HAL_RCC_ClockConfig+0x35c>)
 8005df0:	5cd3      	ldrb	r3, [r2, r3]
 8005df2:	f003 031f 	and.w	r3, r3, #31
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	fa22 f303 	lsr.w	r3, r2, r3
 8005dfc:	4a0a      	ldr	r2, [pc, #40]	; (8005e28 <HAL_RCC_ClockConfig+0x360>)
 8005dfe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005e00:	4a0a      	ldr	r2, [pc, #40]	; (8005e2c <HAL_RCC_ClockConfig+0x364>)
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8005e06:	4b0a      	ldr	r3, [pc, #40]	; (8005e30 <HAL_RCC_ClockConfig+0x368>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f7fb fee0 	bl	8001bd0 <HAL_InitTick>
 8005e10:	4603      	mov	r3, r0
 8005e12:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3718      	adds	r7, #24
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	58024400 	.word	0x58024400
 8005e24:	080099c8 	.word	0x080099c8
 8005e28:	2400001c 	.word	0x2400001c
 8005e2c:	24000018 	.word	0x24000018
 8005e30:	24000020 	.word	0x24000020

08005e34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b089      	sub	sp, #36	; 0x24
 8005e38:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005e3a:	4bb3      	ldr	r3, [pc, #716]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e42:	2b18      	cmp	r3, #24
 8005e44:	f200 8155 	bhi.w	80060f2 <HAL_RCC_GetSysClockFreq+0x2be>
 8005e48:	a201      	add	r2, pc, #4	; (adr r2, 8005e50 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e4e:	bf00      	nop
 8005e50:	08005eb5 	.word	0x08005eb5
 8005e54:	080060f3 	.word	0x080060f3
 8005e58:	080060f3 	.word	0x080060f3
 8005e5c:	080060f3 	.word	0x080060f3
 8005e60:	080060f3 	.word	0x080060f3
 8005e64:	080060f3 	.word	0x080060f3
 8005e68:	080060f3 	.word	0x080060f3
 8005e6c:	080060f3 	.word	0x080060f3
 8005e70:	08005edb 	.word	0x08005edb
 8005e74:	080060f3 	.word	0x080060f3
 8005e78:	080060f3 	.word	0x080060f3
 8005e7c:	080060f3 	.word	0x080060f3
 8005e80:	080060f3 	.word	0x080060f3
 8005e84:	080060f3 	.word	0x080060f3
 8005e88:	080060f3 	.word	0x080060f3
 8005e8c:	080060f3 	.word	0x080060f3
 8005e90:	08005ee1 	.word	0x08005ee1
 8005e94:	080060f3 	.word	0x080060f3
 8005e98:	080060f3 	.word	0x080060f3
 8005e9c:	080060f3 	.word	0x080060f3
 8005ea0:	080060f3 	.word	0x080060f3
 8005ea4:	080060f3 	.word	0x080060f3
 8005ea8:	080060f3 	.word	0x080060f3
 8005eac:	080060f3 	.word	0x080060f3
 8005eb0:	08005ee7 	.word	0x08005ee7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005eb4:	4b94      	ldr	r3, [pc, #592]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0320 	and.w	r3, r3, #32
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d009      	beq.n	8005ed4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005ec0:	4b91      	ldr	r3, [pc, #580]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	08db      	lsrs	r3, r3, #3
 8005ec6:	f003 0303 	and.w	r3, r3, #3
 8005eca:	4a90      	ldr	r2, [pc, #576]	; (800610c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005ecc:	fa22 f303 	lsr.w	r3, r2, r3
 8005ed0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8005ed2:	e111      	b.n	80060f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005ed4:	4b8d      	ldr	r3, [pc, #564]	; (800610c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005ed6:	61bb      	str	r3, [r7, #24]
    break;
 8005ed8:	e10e      	b.n	80060f8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005eda:	4b8d      	ldr	r3, [pc, #564]	; (8006110 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005edc:	61bb      	str	r3, [r7, #24]
    break;
 8005ede:	e10b      	b.n	80060f8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005ee0:	4b8c      	ldr	r3, [pc, #560]	; (8006114 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005ee2:	61bb      	str	r3, [r7, #24]
    break;
 8005ee4:	e108      	b.n	80060f8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ee6:	4b88      	ldr	r3, [pc, #544]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eea:	f003 0303 	and.w	r3, r3, #3
 8005eee:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005ef0:	4b85      	ldr	r3, [pc, #532]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ef4:	091b      	lsrs	r3, r3, #4
 8005ef6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005efa:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005efc:	4b82      	ldr	r3, [pc, #520]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f00:	f003 0301 	and.w	r3, r3, #1
 8005f04:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8005f06:	4b80      	ldr	r3, [pc, #512]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f0a:	08db      	lsrs	r3, r3, #3
 8005f0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	fb02 f303 	mul.w	r3, r2, r3
 8005f16:	ee07 3a90 	vmov	s15, r3
 8005f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f1e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	f000 80e1 	beq.w	80060ec <HAL_RCC_GetSysClockFreq+0x2b8>
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	f000 8083 	beq.w	8006038 <HAL_RCC_GetSysClockFreq+0x204>
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	2b02      	cmp	r3, #2
 8005f36:	f200 80a1 	bhi.w	800607c <HAL_RCC_GetSysClockFreq+0x248>
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d003      	beq.n	8005f48 <HAL_RCC_GetSysClockFreq+0x114>
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d056      	beq.n	8005ff4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005f46:	e099      	b.n	800607c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f48:	4b6f      	ldr	r3, [pc, #444]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 0320 	and.w	r3, r3, #32
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d02d      	beq.n	8005fb0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005f54:	4b6c      	ldr	r3, [pc, #432]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	08db      	lsrs	r3, r3, #3
 8005f5a:	f003 0303 	and.w	r3, r3, #3
 8005f5e:	4a6b      	ldr	r2, [pc, #428]	; (800610c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005f60:	fa22 f303 	lsr.w	r3, r2, r3
 8005f64:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	ee07 3a90 	vmov	s15, r3
 8005f6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	ee07 3a90 	vmov	s15, r3
 8005f76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f7e:	4b62      	ldr	r3, [pc, #392]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f86:	ee07 3a90 	vmov	s15, r3
 8005f8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f92:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006118 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005f96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005fa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005faa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8005fae:	e087      	b.n	80060c0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	ee07 3a90 	vmov	s15, r3
 8005fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fba:	eddf 6a58 	vldr	s13, [pc, #352]	; 800611c <HAL_RCC_GetSysClockFreq+0x2e8>
 8005fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fc2:	4b51      	ldr	r3, [pc, #324]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fca:	ee07 3a90 	vmov	s15, r3
 8005fce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8005fd6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006118 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005fda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fe2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005fe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ff2:	e065      	b.n	80060c0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	ee07 3a90 	vmov	s15, r3
 8005ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ffe:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006120 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006006:	4b40      	ldr	r3, [pc, #256]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800600a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800600e:	ee07 3a90 	vmov	s15, r3
 8006012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006016:	ed97 6a02 	vldr	s12, [r7, #8]
 800601a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006118 <HAL_RCC_GetSysClockFreq+0x2e4>
 800601e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006022:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006026:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800602a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800602e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006032:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006036:	e043      	b.n	80060c0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	ee07 3a90 	vmov	s15, r3
 800603e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006042:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006124 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800604a:	4b2f      	ldr	r3, [pc, #188]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800604c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800604e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006052:	ee07 3a90 	vmov	s15, r3
 8006056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800605a:	ed97 6a02 	vldr	s12, [r7, #8]
 800605e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006118 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800606a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800606e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006076:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800607a:	e021      	b.n	80060c0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	ee07 3a90 	vmov	s15, r3
 8006082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006086:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006120 <HAL_RCC_GetSysClockFreq+0x2ec>
 800608a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800608e:	4b1e      	ldr	r3, [pc, #120]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006096:	ee07 3a90 	vmov	s15, r3
 800609a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800609e:	ed97 6a02 	vldr	s12, [r7, #8]
 80060a2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006118 <HAL_RCC_GetSysClockFreq+0x2e4>
 80060a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80060b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80060be:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80060c0:	4b11      	ldr	r3, [pc, #68]	; (8006108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c4:	0a5b      	lsrs	r3, r3, #9
 80060c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060ca:	3301      	adds	r3, #1
 80060cc:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	ee07 3a90 	vmov	s15, r3
 80060d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80060d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80060dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060e4:	ee17 3a90 	vmov	r3, s15
 80060e8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80060ea:	e005      	b.n	80060f8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80060ec:	2300      	movs	r3, #0
 80060ee:	61bb      	str	r3, [r7, #24]
    break;
 80060f0:	e002      	b.n	80060f8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80060f2:	4b07      	ldr	r3, [pc, #28]	; (8006110 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80060f4:	61bb      	str	r3, [r7, #24]
    break;
 80060f6:	bf00      	nop
  }

  return sysclockfreq;
 80060f8:	69bb      	ldr	r3, [r7, #24]
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3724      	adds	r7, #36	; 0x24
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	58024400 	.word	0x58024400
 800610c:	03d09000 	.word	0x03d09000
 8006110:	003d0900 	.word	0x003d0900
 8006114:	007a1200 	.word	0x007a1200
 8006118:	46000000 	.word	0x46000000
 800611c:	4c742400 	.word	0x4c742400
 8006120:	4a742400 	.word	0x4a742400
 8006124:	4af42400 	.word	0x4af42400

08006128 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b082      	sub	sp, #8
 800612c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800612e:	f7ff fe81 	bl	8005e34 <HAL_RCC_GetSysClockFreq>
 8006132:	4602      	mov	r2, r0
 8006134:	4b10      	ldr	r3, [pc, #64]	; (8006178 <HAL_RCC_GetHCLKFreq+0x50>)
 8006136:	699b      	ldr	r3, [r3, #24]
 8006138:	0a1b      	lsrs	r3, r3, #8
 800613a:	f003 030f 	and.w	r3, r3, #15
 800613e:	490f      	ldr	r1, [pc, #60]	; (800617c <HAL_RCC_GetHCLKFreq+0x54>)
 8006140:	5ccb      	ldrb	r3, [r1, r3]
 8006142:	f003 031f 	and.w	r3, r3, #31
 8006146:	fa22 f303 	lsr.w	r3, r2, r3
 800614a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800614c:	4b0a      	ldr	r3, [pc, #40]	; (8006178 <HAL_RCC_GetHCLKFreq+0x50>)
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	f003 030f 	and.w	r3, r3, #15
 8006154:	4a09      	ldr	r2, [pc, #36]	; (800617c <HAL_RCC_GetHCLKFreq+0x54>)
 8006156:	5cd3      	ldrb	r3, [r2, r3]
 8006158:	f003 031f 	and.w	r3, r3, #31
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	fa22 f303 	lsr.w	r3, r2, r3
 8006162:	4a07      	ldr	r2, [pc, #28]	; (8006180 <HAL_RCC_GetHCLKFreq+0x58>)
 8006164:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006166:	4a07      	ldr	r2, [pc, #28]	; (8006184 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800616c:	4b04      	ldr	r3, [pc, #16]	; (8006180 <HAL_RCC_GetHCLKFreq+0x58>)
 800616e:	681b      	ldr	r3, [r3, #0]
}
 8006170:	4618      	mov	r0, r3
 8006172:	3708      	adds	r7, #8
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}
 8006178:	58024400 	.word	0x58024400
 800617c:	080099c8 	.word	0x080099c8
 8006180:	2400001c 	.word	0x2400001c
 8006184:	24000018 	.word	0x24000018

08006188 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800618c:	f7ff ffcc 	bl	8006128 <HAL_RCC_GetHCLKFreq>
 8006190:	4602      	mov	r2, r0
 8006192:	4b06      	ldr	r3, [pc, #24]	; (80061ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8006194:	69db      	ldr	r3, [r3, #28]
 8006196:	091b      	lsrs	r3, r3, #4
 8006198:	f003 0307 	and.w	r3, r3, #7
 800619c:	4904      	ldr	r1, [pc, #16]	; (80061b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800619e:	5ccb      	ldrb	r3, [r1, r3]
 80061a0:	f003 031f 	and.w	r3, r3, #31
 80061a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	58024400 	.word	0x58024400
 80061b0:	080099c8 	.word	0x080099c8

080061b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80061b8:	f7ff ffb6 	bl	8006128 <HAL_RCC_GetHCLKFreq>
 80061bc:	4602      	mov	r2, r0
 80061be:	4b06      	ldr	r3, [pc, #24]	; (80061d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80061c0:	69db      	ldr	r3, [r3, #28]
 80061c2:	0a1b      	lsrs	r3, r3, #8
 80061c4:	f003 0307 	and.w	r3, r3, #7
 80061c8:	4904      	ldr	r1, [pc, #16]	; (80061dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80061ca:	5ccb      	ldrb	r3, [r1, r3]
 80061cc:	f003 031f 	and.w	r3, r3, #31
 80061d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	bd80      	pop	{r7, pc}
 80061d8:	58024400 	.word	0x58024400
 80061dc:	080099c8 	.word	0x080099c8

080061e0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b086      	sub	sp, #24
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80061e8:	2300      	movs	r3, #0
 80061ea:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80061ec:	2300      	movs	r3, #0
 80061ee:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d03f      	beq.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006200:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006204:	d02a      	beq.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006206:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800620a:	d824      	bhi.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800620c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006210:	d018      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006212:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006216:	d81e      	bhi.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800621c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006220:	d007      	beq.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006222:	e018      	b.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006224:	4bab      	ldr	r3, [pc, #684]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006228:	4aaa      	ldr	r2, [pc, #680]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800622a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800622e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006230:	e015      	b.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	3304      	adds	r3, #4
 8006236:	2102      	movs	r1, #2
 8006238:	4618      	mov	r0, r3
 800623a:	f001 f9cf 	bl	80075dc <RCCEx_PLL2_Config>
 800623e:	4603      	mov	r3, r0
 8006240:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006242:	e00c      	b.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	3324      	adds	r3, #36	; 0x24
 8006248:	2102      	movs	r1, #2
 800624a:	4618      	mov	r0, r3
 800624c:	f001 fa78 	bl	8007740 <RCCEx_PLL3_Config>
 8006250:	4603      	mov	r3, r0
 8006252:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006254:	e003      	b.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	75fb      	strb	r3, [r7, #23]
      break;
 800625a:	e000      	b.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800625c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800625e:	7dfb      	ldrb	r3, [r7, #23]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d109      	bne.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006264:	4b9b      	ldr	r3, [pc, #620]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006266:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006268:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006270:	4998      	ldr	r1, [pc, #608]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006272:	4313      	orrs	r3, r2
 8006274:	650b      	str	r3, [r1, #80]	; 0x50
 8006276:	e001      	b.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006278:	7dfb      	ldrb	r3, [r7, #23]
 800627a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006284:	2b00      	cmp	r3, #0
 8006286:	d03d      	beq.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800628c:	2b04      	cmp	r3, #4
 800628e:	d826      	bhi.n	80062de <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006290:	a201      	add	r2, pc, #4	; (adr r2, 8006298 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8006292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006296:	bf00      	nop
 8006298:	080062ad 	.word	0x080062ad
 800629c:	080062bb 	.word	0x080062bb
 80062a0:	080062cd 	.word	0x080062cd
 80062a4:	080062e5 	.word	0x080062e5
 80062a8:	080062e5 	.word	0x080062e5
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062ac:	4b89      	ldr	r3, [pc, #548]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b0:	4a88      	ldr	r2, [pc, #544]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80062b8:	e015      	b.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	3304      	adds	r3, #4
 80062be:	2100      	movs	r1, #0
 80062c0:	4618      	mov	r0, r3
 80062c2:	f001 f98b 	bl	80075dc <RCCEx_PLL2_Config>
 80062c6:	4603      	mov	r3, r0
 80062c8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80062ca:	e00c      	b.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	3324      	adds	r3, #36	; 0x24
 80062d0:	2100      	movs	r1, #0
 80062d2:	4618      	mov	r0, r3
 80062d4:	f001 fa34 	bl	8007740 <RCCEx_PLL3_Config>
 80062d8:	4603      	mov	r3, r0
 80062da:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80062dc:	e003      	b.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	75fb      	strb	r3, [r7, #23]
      break;
 80062e2:	e000      	b.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80062e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80062e6:	7dfb      	ldrb	r3, [r7, #23]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d109      	bne.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80062ec:	4b79      	ldr	r3, [pc, #484]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062f0:	f023 0207 	bic.w	r2, r3, #7
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062f8:	4976      	ldr	r1, [pc, #472]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062fa:	4313      	orrs	r3, r2
 80062fc:	650b      	str	r3, [r1, #80]	; 0x50
 80062fe:	e001      	b.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006300:	7dfb      	ldrb	r3, [r7, #23]
 8006302:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800630c:	2b00      	cmp	r3, #0
 800630e:	d042      	beq.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006314:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006318:	d02b      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800631a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800631e:	d825      	bhi.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006320:	2bc0      	cmp	r3, #192	; 0xc0
 8006322:	d028      	beq.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006324:	2bc0      	cmp	r3, #192	; 0xc0
 8006326:	d821      	bhi.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006328:	2b80      	cmp	r3, #128	; 0x80
 800632a:	d016      	beq.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800632c:	2b80      	cmp	r3, #128	; 0x80
 800632e:	d81d      	bhi.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006330:	2b00      	cmp	r3, #0
 8006332:	d002      	beq.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8006334:	2b40      	cmp	r3, #64	; 0x40
 8006336:	d007      	beq.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8006338:	e018      	b.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800633a:	4b66      	ldr	r3, [pc, #408]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800633c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800633e:	4a65      	ldr	r2, [pc, #404]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006340:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006344:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006346:	e017      	b.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	3304      	adds	r3, #4
 800634c:	2100      	movs	r1, #0
 800634e:	4618      	mov	r0, r3
 8006350:	f001 f944 	bl	80075dc <RCCEx_PLL2_Config>
 8006354:	4603      	mov	r3, r0
 8006356:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006358:	e00e      	b.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	3324      	adds	r3, #36	; 0x24
 800635e:	2100      	movs	r1, #0
 8006360:	4618      	mov	r0, r3
 8006362:	f001 f9ed 	bl	8007740 <RCCEx_PLL3_Config>
 8006366:	4603      	mov	r3, r0
 8006368:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800636a:	e005      	b.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	75fb      	strb	r3, [r7, #23]
      break;
 8006370:	e002      	b.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8006372:	bf00      	nop
 8006374:	e000      	b.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8006376:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006378:	7dfb      	ldrb	r3, [r7, #23]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d109      	bne.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800637e:	4b55      	ldr	r3, [pc, #340]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006380:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006382:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800638a:	4952      	ldr	r1, [pc, #328]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800638c:	4313      	orrs	r3, r2
 800638e:	650b      	str	r3, [r1, #80]	; 0x50
 8006390:	e001      	b.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006392:	7dfb      	ldrb	r3, [r7, #23]
 8006394:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d049      	beq.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80063a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80063ac:	d030      	beq.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80063ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80063b2:	d82a      	bhi.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80063b4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80063b8:	d02c      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80063ba:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80063be:	d824      	bhi.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80063c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063c4:	d018      	beq.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80063c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063ca:	d81e      	bhi.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d003      	beq.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80063d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80063d4:	d007      	beq.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 80063d6:	e018      	b.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063d8:	4b3e      	ldr	r3, [pc, #248]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80063da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063dc:	4a3d      	ldr	r2, [pc, #244]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80063de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063e2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80063e4:	e017      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	3304      	adds	r3, #4
 80063ea:	2100      	movs	r1, #0
 80063ec:	4618      	mov	r0, r3
 80063ee:	f001 f8f5 	bl	80075dc <RCCEx_PLL2_Config>
 80063f2:	4603      	mov	r3, r0
 80063f4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80063f6:	e00e      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	3324      	adds	r3, #36	; 0x24
 80063fc:	2100      	movs	r1, #0
 80063fe:	4618      	mov	r0, r3
 8006400:	f001 f99e 	bl	8007740 <RCCEx_PLL3_Config>
 8006404:	4603      	mov	r3, r0
 8006406:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006408:	e005      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	75fb      	strb	r3, [r7, #23]
      break;
 800640e:	e002      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006410:	bf00      	nop
 8006412:	e000      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006414:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006416:	7dfb      	ldrb	r3, [r7, #23]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d10a      	bne.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800641c:	4b2d      	ldr	r3, [pc, #180]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800641e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006420:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800642a:	492a      	ldr	r1, [pc, #168]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800642c:	4313      	orrs	r3, r2
 800642e:	658b      	str	r3, [r1, #88]	; 0x58
 8006430:	e001      	b.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006432:	7dfb      	ldrb	r3, [r7, #23]
 8006434:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800643e:	2b00      	cmp	r3, #0
 8006440:	d04c      	beq.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006448:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800644c:	d030      	beq.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800644e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006452:	d82a      	bhi.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006454:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006458:	d02c      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800645a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800645e:	d824      	bhi.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006460:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006464:	d018      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8006466:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800646a:	d81e      	bhi.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800646c:	2b00      	cmp	r3, #0
 800646e:	d003      	beq.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006470:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006474:	d007      	beq.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006476:	e018      	b.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006478:	4b16      	ldr	r3, [pc, #88]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800647a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800647c:	4a15      	ldr	r2, [pc, #84]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800647e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006482:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006484:	e017      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	3304      	adds	r3, #4
 800648a:	2100      	movs	r1, #0
 800648c:	4618      	mov	r0, r3
 800648e:	f001 f8a5 	bl	80075dc <RCCEx_PLL2_Config>
 8006492:	4603      	mov	r3, r0
 8006494:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006496:	e00e      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	3324      	adds	r3, #36	; 0x24
 800649c:	2100      	movs	r1, #0
 800649e:	4618      	mov	r0, r3
 80064a0:	f001 f94e 	bl	8007740 <RCCEx_PLL3_Config>
 80064a4:	4603      	mov	r3, r0
 80064a6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80064a8:	e005      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	75fb      	strb	r3, [r7, #23]
      break;
 80064ae:	e002      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80064b0:	bf00      	nop
 80064b2:	e000      	b.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80064b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064b6:	7dfb      	ldrb	r3, [r7, #23]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d10d      	bne.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80064bc:	4b05      	ldr	r3, [pc, #20]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064c0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80064ca:	4902      	ldr	r1, [pc, #8]	; (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064cc:	4313      	orrs	r3, r2
 80064ce:	658b      	str	r3, [r1, #88]	; 0x58
 80064d0:	e004      	b.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80064d2:	bf00      	nop
 80064d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064d8:	7dfb      	ldrb	r3, [r7, #23]
 80064da:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d032      	beq.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064ec:	2b30      	cmp	r3, #48	; 0x30
 80064ee:	d01c      	beq.n	800652a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80064f0:	2b30      	cmp	r3, #48	; 0x30
 80064f2:	d817      	bhi.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x344>
 80064f4:	2b20      	cmp	r3, #32
 80064f6:	d00c      	beq.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80064f8:	2b20      	cmp	r3, #32
 80064fa:	d813      	bhi.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x344>
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d016      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006500:	2b10      	cmp	r3, #16
 8006502:	d10f      	bne.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006504:	4baf      	ldr	r3, [pc, #700]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006508:	4aae      	ldr	r2, [pc, #696]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800650a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800650e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006510:	e00e      	b.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	3304      	adds	r3, #4
 8006516:	2102      	movs	r1, #2
 8006518:	4618      	mov	r0, r3
 800651a:	f001 f85f 	bl	80075dc <RCCEx_PLL2_Config>
 800651e:	4603      	mov	r3, r0
 8006520:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006522:	e005      	b.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	75fb      	strb	r3, [r7, #23]
      break;
 8006528:	e002      	b.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800652a:	bf00      	nop
 800652c:	e000      	b.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800652e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006530:	7dfb      	ldrb	r3, [r7, #23]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d109      	bne.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006536:	4ba3      	ldr	r3, [pc, #652]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800653a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006542:	49a0      	ldr	r1, [pc, #640]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006544:	4313      	orrs	r3, r2
 8006546:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006548:	e001      	b.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800654a:	7dfb      	ldrb	r3, [r7, #23]
 800654c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006556:	2b00      	cmp	r3, #0
 8006558:	d047      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800655e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006562:	d030      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8006564:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006568:	d82a      	bhi.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800656a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800656e:	d02c      	beq.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8006570:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006574:	d824      	bhi.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8006576:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800657a:	d018      	beq.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 800657c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006580:	d81e      	bhi.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8006582:	2b00      	cmp	r3, #0
 8006584:	d003      	beq.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8006586:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800658a:	d007      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 800658c:	e018      	b.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800658e:	4b8d      	ldr	r3, [pc, #564]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006592:	4a8c      	ldr	r2, [pc, #560]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006598:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800659a:	e017      	b.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	3304      	adds	r3, #4
 80065a0:	2100      	movs	r1, #0
 80065a2:	4618      	mov	r0, r3
 80065a4:	f001 f81a 	bl	80075dc <RCCEx_PLL2_Config>
 80065a8:	4603      	mov	r3, r0
 80065aa:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80065ac:	e00e      	b.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	3324      	adds	r3, #36	; 0x24
 80065b2:	2100      	movs	r1, #0
 80065b4:	4618      	mov	r0, r3
 80065b6:	f001 f8c3 	bl	8007740 <RCCEx_PLL3_Config>
 80065ba:	4603      	mov	r3, r0
 80065bc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80065be:	e005      	b.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80065c0:	2301      	movs	r3, #1
 80065c2:	75fb      	strb	r3, [r7, #23]
      break;
 80065c4:	e002      	b.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80065c6:	bf00      	nop
 80065c8:	e000      	b.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80065ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065cc:	7dfb      	ldrb	r3, [r7, #23]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d109      	bne.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80065d2:	4b7c      	ldr	r3, [pc, #496]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80065d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065d6:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065de:	4979      	ldr	r1, [pc, #484]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80065e0:	4313      	orrs	r3, r2
 80065e2:	650b      	str	r3, [r1, #80]	; 0x50
 80065e4:	e001      	b.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065e6:	7dfb      	ldrb	r3, [r7, #23]
 80065e8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d049      	beq.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80065fe:	d02e      	beq.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8006600:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006604:	d828      	bhi.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8006606:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800660a:	d02a      	beq.n	8006662 <HAL_RCCEx_PeriphCLKConfig+0x482>
 800660c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006610:	d822      	bhi.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8006612:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006616:	d026      	beq.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8006618:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800661c:	d81c      	bhi.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800661e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006622:	d010      	beq.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8006624:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006628:	d816      	bhi.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800662a:	2b00      	cmp	r3, #0
 800662c:	d01d      	beq.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x48a>
 800662e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006632:	d111      	bne.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	3304      	adds	r3, #4
 8006638:	2101      	movs	r1, #1
 800663a:	4618      	mov	r0, r3
 800663c:	f000 ffce 	bl	80075dc <RCCEx_PLL2_Config>
 8006640:	4603      	mov	r3, r0
 8006642:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006644:	e012      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	3324      	adds	r3, #36	; 0x24
 800664a:	2101      	movs	r1, #1
 800664c:	4618      	mov	r0, r3
 800664e:	f001 f877 	bl	8007740 <RCCEx_PLL3_Config>
 8006652:	4603      	mov	r3, r0
 8006654:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006656:	e009      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006658:	2301      	movs	r3, #1
 800665a:	75fb      	strb	r3, [r7, #23]
      break;
 800665c:	e006      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800665e:	bf00      	nop
 8006660:	e004      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8006662:	bf00      	nop
 8006664:	e002      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8006666:	bf00      	nop
 8006668:	e000      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800666a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800666c:	7dfb      	ldrb	r3, [r7, #23]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d109      	bne.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006672:	4b54      	ldr	r3, [pc, #336]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006674:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006676:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800667e:	4951      	ldr	r1, [pc, #324]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006680:	4313      	orrs	r3, r2
 8006682:	650b      	str	r3, [r1, #80]	; 0x50
 8006684:	e001      	b.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006686:	7dfb      	ldrb	r3, [r7, #23]
 8006688:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006692:	2b00      	cmp	r3, #0
 8006694:	d04b      	beq.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800669c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80066a0:	d02e      	beq.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x520>
 80066a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80066a6:	d828      	bhi.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80066a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066ac:	d02a      	beq.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80066ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066b2:	d822      	bhi.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80066b4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80066b8:	d026      	beq.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80066ba:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80066be:	d81c      	bhi.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80066c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066c4:	d010      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80066c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066ca:	d816      	bhi.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d01d      	beq.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80066d0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80066d4:	d111      	bne.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	3304      	adds	r3, #4
 80066da:	2101      	movs	r1, #1
 80066dc:	4618      	mov	r0, r3
 80066de:	f000 ff7d 	bl	80075dc <RCCEx_PLL2_Config>
 80066e2:	4603      	mov	r3, r0
 80066e4:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80066e6:	e012      	b.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	3324      	adds	r3, #36	; 0x24
 80066ec:	2101      	movs	r1, #1
 80066ee:	4618      	mov	r0, r3
 80066f0:	f001 f826 	bl	8007740 <RCCEx_PLL3_Config>
 80066f4:	4603      	mov	r3, r0
 80066f6:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80066f8:	e009      	b.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	75fb      	strb	r3, [r7, #23]
      break;
 80066fe:	e006      	b.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006700:	bf00      	nop
 8006702:	e004      	b.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006704:	bf00      	nop
 8006706:	e002      	b.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006708:	bf00      	nop
 800670a:	e000      	b.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800670c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800670e:	7dfb      	ldrb	r3, [r7, #23]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d10a      	bne.n	800672a <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006714:	4b2b      	ldr	r3, [pc, #172]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006718:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006722:	4928      	ldr	r1, [pc, #160]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006724:	4313      	orrs	r3, r2
 8006726:	658b      	str	r3, [r1, #88]	; 0x58
 8006728:	e001      	b.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800672a:	7dfb      	ldrb	r3, [r7, #23]
 800672c:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006736:	2b00      	cmp	r3, #0
 8006738:	d02f      	beq.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800673e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006742:	d00e      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8006744:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006748:	d814      	bhi.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800674a:	2b00      	cmp	r3, #0
 800674c:	d015      	beq.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800674e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006752:	d10f      	bne.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006754:	4b1b      	ldr	r3, [pc, #108]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006758:	4a1a      	ldr	r2, [pc, #104]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800675a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800675e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006760:	e00c      	b.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	3304      	adds	r3, #4
 8006766:	2101      	movs	r1, #1
 8006768:	4618      	mov	r0, r3
 800676a:	f000 ff37 	bl	80075dc <RCCEx_PLL2_Config>
 800676e:	4603      	mov	r3, r0
 8006770:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006772:	e003      	b.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	75fb      	strb	r3, [r7, #23]
      break;
 8006778:	e000      	b.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800677a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800677c:	7dfb      	ldrb	r3, [r7, #23]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d109      	bne.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006782:	4b10      	ldr	r3, [pc, #64]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006786:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800678e:	490d      	ldr	r1, [pc, #52]	; (80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006790:	4313      	orrs	r3, r2
 8006792:	650b      	str	r3, [r1, #80]	; 0x50
 8006794:	e001      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006796:	7dfb      	ldrb	r3, [r7, #23]
 8006798:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d033      	beq.n	800680e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067aa:	2b03      	cmp	r3, #3
 80067ac:	d81c      	bhi.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80067ae:	a201      	add	r2, pc, #4	; (adr r2, 80067b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 80067b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b4:	080067ef 	.word	0x080067ef
 80067b8:	080067c9 	.word	0x080067c9
 80067bc:	080067d7 	.word	0x080067d7
 80067c0:	080067ef 	.word	0x080067ef
 80067c4:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067c8:	4bb8      	ldr	r3, [pc, #736]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80067ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067cc:	4ab7      	ldr	r2, [pc, #732]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80067ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067d2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80067d4:	e00c      	b.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	3304      	adds	r3, #4
 80067da:	2102      	movs	r1, #2
 80067dc:	4618      	mov	r0, r3
 80067de:	f000 fefd 	bl	80075dc <RCCEx_PLL2_Config>
 80067e2:	4603      	mov	r3, r0
 80067e4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80067e6:	e003      	b.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	75fb      	strb	r3, [r7, #23]
      break;
 80067ec:	e000      	b.n	80067f0 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 80067ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067f0:	7dfb      	ldrb	r3, [r7, #23]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d109      	bne.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80067f6:	4bad      	ldr	r3, [pc, #692]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80067f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067fa:	f023 0203 	bic.w	r2, r3, #3
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006802:	49aa      	ldr	r1, [pc, #680]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006804:	4313      	orrs	r3, r2
 8006806:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006808:	e001      	b.n	800680e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800680a:	7dfb      	ldrb	r3, [r7, #23]
 800680c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006816:	2b00      	cmp	r3, #0
 8006818:	f000 8086 	beq.w	8006928 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800681c:	4ba4      	ldr	r3, [pc, #656]	; (8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4aa3      	ldr	r2, [pc, #652]	; (8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8006822:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006826:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006828:	f7fb fa1c 	bl	8001c64 <HAL_GetTick>
 800682c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800682e:	e009      	b.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006830:	f7fb fa18 	bl	8001c64 <HAL_GetTick>
 8006834:	4602      	mov	r2, r0
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	1ad3      	subs	r3, r2, r3
 800683a:	2b64      	cmp	r3, #100	; 0x64
 800683c:	d902      	bls.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800683e:	2303      	movs	r3, #3
 8006840:	75fb      	strb	r3, [r7, #23]
        break;
 8006842:	e005      	b.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006844:	4b9a      	ldr	r3, [pc, #616]	; (8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800684c:	2b00      	cmp	r3, #0
 800684e:	d0ef      	beq.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8006850:	7dfb      	ldrb	r3, [r7, #23]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d166      	bne.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006856:	4b95      	ldr	r3, [pc, #596]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006858:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006860:	4053      	eors	r3, r2
 8006862:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006866:	2b00      	cmp	r3, #0
 8006868:	d013      	beq.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800686a:	4b90      	ldr	r3, [pc, #576]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800686c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800686e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006872:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006874:	4b8d      	ldr	r3, [pc, #564]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006876:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006878:	4a8c      	ldr	r2, [pc, #560]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800687a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800687e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006880:	4b8a      	ldr	r3, [pc, #552]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006884:	4a89      	ldr	r2, [pc, #548]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006886:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800688a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800688c:	4a87      	ldr	r2, [pc, #540]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006898:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800689c:	d115      	bne.n	80068ca <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800689e:	f7fb f9e1 	bl	8001c64 <HAL_GetTick>
 80068a2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80068a4:	e00b      	b.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068a6:	f7fb f9dd 	bl	8001c64 <HAL_GetTick>
 80068aa:	4602      	mov	r2, r0
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	1ad3      	subs	r3, r2, r3
 80068b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d902      	bls.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80068b8:	2303      	movs	r3, #3
 80068ba:	75fb      	strb	r3, [r7, #23]
            break;
 80068bc:	e005      	b.n	80068ca <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80068be:	4b7b      	ldr	r3, [pc, #492]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068c2:	f003 0302 	and.w	r3, r3, #2
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d0ed      	beq.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80068ca:	7dfb      	ldrb	r3, [r7, #23]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d126      	bne.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80068d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068de:	d10d      	bne.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x71c>
 80068e0:	4b72      	ldr	r3, [pc, #456]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068e2:	691b      	ldr	r3, [r3, #16]
 80068e4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80068ee:	0919      	lsrs	r1, r3, #4
 80068f0:	4b70      	ldr	r3, [pc, #448]	; (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 80068f2:	400b      	ands	r3, r1
 80068f4:	496d      	ldr	r1, [pc, #436]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068f6:	4313      	orrs	r3, r2
 80068f8:	610b      	str	r3, [r1, #16]
 80068fa:	e005      	b.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x728>
 80068fc:	4b6b      	ldr	r3, [pc, #428]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80068fe:	691b      	ldr	r3, [r3, #16]
 8006900:	4a6a      	ldr	r2, [pc, #424]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006902:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006906:	6113      	str	r3, [r2, #16]
 8006908:	4b68      	ldr	r3, [pc, #416]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800690a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006912:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006916:	4965      	ldr	r1, [pc, #404]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006918:	4313      	orrs	r3, r2
 800691a:	670b      	str	r3, [r1, #112]	; 0x70
 800691c:	e004      	b.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800691e:	7dfb      	ldrb	r3, [r7, #23]
 8006920:	75bb      	strb	r3, [r7, #22]
 8006922:	e001      	b.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006924:	7dfb      	ldrb	r3, [r7, #23]
 8006926:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f003 0301 	and.w	r3, r3, #1
 8006930:	2b00      	cmp	r3, #0
 8006932:	d07e      	beq.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006938:	2b28      	cmp	r3, #40	; 0x28
 800693a:	d867      	bhi.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800693c:	a201      	add	r2, pc, #4	; (adr r2, 8006944 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800693e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006942:	bf00      	nop
 8006944:	08006a13 	.word	0x08006a13
 8006948:	08006a0d 	.word	0x08006a0d
 800694c:	08006a0d 	.word	0x08006a0d
 8006950:	08006a0d 	.word	0x08006a0d
 8006954:	08006a0d 	.word	0x08006a0d
 8006958:	08006a0d 	.word	0x08006a0d
 800695c:	08006a0d 	.word	0x08006a0d
 8006960:	08006a0d 	.word	0x08006a0d
 8006964:	080069e9 	.word	0x080069e9
 8006968:	08006a0d 	.word	0x08006a0d
 800696c:	08006a0d 	.word	0x08006a0d
 8006970:	08006a0d 	.word	0x08006a0d
 8006974:	08006a0d 	.word	0x08006a0d
 8006978:	08006a0d 	.word	0x08006a0d
 800697c:	08006a0d 	.word	0x08006a0d
 8006980:	08006a0d 	.word	0x08006a0d
 8006984:	080069fb 	.word	0x080069fb
 8006988:	08006a0d 	.word	0x08006a0d
 800698c:	08006a0d 	.word	0x08006a0d
 8006990:	08006a0d 	.word	0x08006a0d
 8006994:	08006a0d 	.word	0x08006a0d
 8006998:	08006a0d 	.word	0x08006a0d
 800699c:	08006a0d 	.word	0x08006a0d
 80069a0:	08006a0d 	.word	0x08006a0d
 80069a4:	08006a13 	.word	0x08006a13
 80069a8:	08006a0d 	.word	0x08006a0d
 80069ac:	08006a0d 	.word	0x08006a0d
 80069b0:	08006a0d 	.word	0x08006a0d
 80069b4:	08006a0d 	.word	0x08006a0d
 80069b8:	08006a0d 	.word	0x08006a0d
 80069bc:	08006a0d 	.word	0x08006a0d
 80069c0:	08006a0d 	.word	0x08006a0d
 80069c4:	08006a13 	.word	0x08006a13
 80069c8:	08006a0d 	.word	0x08006a0d
 80069cc:	08006a0d 	.word	0x08006a0d
 80069d0:	08006a0d 	.word	0x08006a0d
 80069d4:	08006a0d 	.word	0x08006a0d
 80069d8:	08006a0d 	.word	0x08006a0d
 80069dc:	08006a0d 	.word	0x08006a0d
 80069e0:	08006a0d 	.word	0x08006a0d
 80069e4:	08006a13 	.word	0x08006a13
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	3304      	adds	r3, #4
 80069ec:	2101      	movs	r1, #1
 80069ee:	4618      	mov	r0, r3
 80069f0:	f000 fdf4 	bl	80075dc <RCCEx_PLL2_Config>
 80069f4:	4603      	mov	r3, r0
 80069f6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80069f8:	e00c      	b.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	3324      	adds	r3, #36	; 0x24
 80069fe:	2101      	movs	r1, #1
 8006a00:	4618      	mov	r0, r3
 8006a02:	f000 fe9d 	bl	8007740 <RCCEx_PLL3_Config>
 8006a06:	4603      	mov	r3, r0
 8006a08:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006a0a:	e003      	b.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	75fb      	strb	r3, [r7, #23]
      break;
 8006a10:	e000      	b.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8006a12:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a14:	7dfb      	ldrb	r3, [r7, #23]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d109      	bne.n	8006a2e <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006a1a:	4b24      	ldr	r3, [pc, #144]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a1e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a26:	4921      	ldr	r1, [pc, #132]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	654b      	str	r3, [r1, #84]	; 0x54
 8006a2c:	e001      	b.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a2e:	7dfb      	ldrb	r3, [r7, #23]
 8006a30:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0302 	and.w	r3, r3, #2
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d03e      	beq.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a42:	2b05      	cmp	r3, #5
 8006a44:	d820      	bhi.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8006a46:	a201      	add	r2, pc, #4	; (adr r2, 8006a4c <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8006a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a4c:	08006a8f 	.word	0x08006a8f
 8006a50:	08006a65 	.word	0x08006a65
 8006a54:	08006a77 	.word	0x08006a77
 8006a58:	08006a8f 	.word	0x08006a8f
 8006a5c:	08006a8f 	.word	0x08006a8f
 8006a60:	08006a8f 	.word	0x08006a8f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	3304      	adds	r3, #4
 8006a68:	2101      	movs	r1, #1
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f000 fdb6 	bl	80075dc <RCCEx_PLL2_Config>
 8006a70:	4603      	mov	r3, r0
 8006a72:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006a74:	e00c      	b.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	3324      	adds	r3, #36	; 0x24
 8006a7a:	2101      	movs	r1, #1
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f000 fe5f 	bl	8007740 <RCCEx_PLL3_Config>
 8006a82:	4603      	mov	r3, r0
 8006a84:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006a86:	e003      	b.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	75fb      	strb	r3, [r7, #23]
      break;
 8006a8c:	e000      	b.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8006a8e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a90:	7dfb      	ldrb	r3, [r7, #23]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d110      	bne.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006a96:	4b05      	ldr	r3, [pc, #20]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a9a:	f023 0207 	bic.w	r2, r3, #7
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006aa2:	4902      	ldr	r1, [pc, #8]	; (8006aac <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	654b      	str	r3, [r1, #84]	; 0x54
 8006aa8:	e008      	b.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8006aaa:	bf00      	nop
 8006aac:	58024400 	.word	0x58024400
 8006ab0:	58024800 	.word	0x58024800
 8006ab4:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ab8:	7dfb      	ldrb	r3, [r7, #23]
 8006aba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 0304 	and.w	r3, r3, #4
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d039      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ace:	2b05      	cmp	r3, #5
 8006ad0:	d820      	bhi.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8006ad2:	a201      	add	r2, pc, #4	; (adr r2, 8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8006ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad8:	08006b1b 	.word	0x08006b1b
 8006adc:	08006af1 	.word	0x08006af1
 8006ae0:	08006b03 	.word	0x08006b03
 8006ae4:	08006b1b 	.word	0x08006b1b
 8006ae8:	08006b1b 	.word	0x08006b1b
 8006aec:	08006b1b 	.word	0x08006b1b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	3304      	adds	r3, #4
 8006af4:	2101      	movs	r1, #1
 8006af6:	4618      	mov	r0, r3
 8006af8:	f000 fd70 	bl	80075dc <RCCEx_PLL2_Config>
 8006afc:	4603      	mov	r3, r0
 8006afe:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006b00:	e00c      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	3324      	adds	r3, #36	; 0x24
 8006b06:	2101      	movs	r1, #1
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f000 fe19 	bl	8007740 <RCCEx_PLL3_Config>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006b12:	e003      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b14:	2301      	movs	r3, #1
 8006b16:	75fb      	strb	r3, [r7, #23]
      break;
 8006b18:	e000      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8006b1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b1c:	7dfb      	ldrb	r3, [r7, #23]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d10a      	bne.n	8006b38 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006b22:	4bb7      	ldr	r3, [pc, #732]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b26:	f023 0207 	bic.w	r2, r3, #7
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b30:	49b3      	ldr	r1, [pc, #716]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006b32:	4313      	orrs	r3, r2
 8006b34:	658b      	str	r3, [r1, #88]	; 0x58
 8006b36:	e001      	b.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b38:	7dfb      	ldrb	r3, [r7, #23]
 8006b3a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f003 0320 	and.w	r3, r3, #32
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d04b      	beq.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006b52:	d02e      	beq.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8006b54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006b58:	d828      	bhi.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006b5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b5e:	d02a      	beq.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8006b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b64:	d822      	bhi.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006b66:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006b6a:	d026      	beq.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8006b6c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006b70:	d81c      	bhi.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006b72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b76:	d010      	beq.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8006b78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b7c:	d816      	bhi.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d01d      	beq.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8006b82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006b86:	d111      	bne.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	3304      	adds	r3, #4
 8006b8c:	2100      	movs	r1, #0
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f000 fd24 	bl	80075dc <RCCEx_PLL2_Config>
 8006b94:	4603      	mov	r3, r0
 8006b96:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006b98:	e012      	b.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	3324      	adds	r3, #36	; 0x24
 8006b9e:	2102      	movs	r1, #2
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f000 fdcd 	bl	8007740 <RCCEx_PLL3_Config>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006baa:	e009      	b.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	75fb      	strb	r3, [r7, #23]
      break;
 8006bb0:	e006      	b.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006bb2:	bf00      	nop
 8006bb4:	e004      	b.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006bb6:	bf00      	nop
 8006bb8:	e002      	b.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006bba:	bf00      	nop
 8006bbc:	e000      	b.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006bbe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006bc0:	7dfb      	ldrb	r3, [r7, #23]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10a      	bne.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006bc6:	4b8e      	ldr	r3, [pc, #568]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bca:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006bd4:	498a      	ldr	r1, [pc, #552]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	654b      	str	r3, [r1, #84]	; 0x54
 8006bda:	e001      	b.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bdc:	7dfb      	ldrb	r3, [r7, #23]
 8006bde:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d04b      	beq.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006bf2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006bf6:	d02e      	beq.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8006bf8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006bfc:	d828      	bhi.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006bfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c02:	d02a      	beq.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8006c04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c08:	d822      	bhi.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006c0a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c0e:	d026      	beq.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8006c10:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c14:	d81c      	bhi.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006c16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c1a:	d010      	beq.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8006c1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c20:	d816      	bhi.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d01d      	beq.n	8006c62 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8006c26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c2a:	d111      	bne.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	3304      	adds	r3, #4
 8006c30:	2100      	movs	r1, #0
 8006c32:	4618      	mov	r0, r3
 8006c34:	f000 fcd2 	bl	80075dc <RCCEx_PLL2_Config>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006c3c:	e012      	b.n	8006c64 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	3324      	adds	r3, #36	; 0x24
 8006c42:	2102      	movs	r1, #2
 8006c44:	4618      	mov	r0, r3
 8006c46:	f000 fd7b 	bl	8007740 <RCCEx_PLL3_Config>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006c4e:	e009      	b.n	8006c64 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	75fb      	strb	r3, [r7, #23]
      break;
 8006c54:	e006      	b.n	8006c64 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006c56:	bf00      	nop
 8006c58:	e004      	b.n	8006c64 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006c5a:	bf00      	nop
 8006c5c:	e002      	b.n	8006c64 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006c5e:	bf00      	nop
 8006c60:	e000      	b.n	8006c64 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8006c62:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c64:	7dfb      	ldrb	r3, [r7, #23]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d10a      	bne.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006c6a:	4b65      	ldr	r3, [pc, #404]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006c6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c6e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c78:	4961      	ldr	r1, [pc, #388]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	658b      	str	r3, [r1, #88]	; 0x58
 8006c7e:	e001      	b.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c80:	7dfb      	ldrb	r3, [r7, #23]
 8006c82:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d04b      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006c96:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006c9a:	d02e      	beq.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8006c9c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006ca0:	d828      	bhi.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006ca2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ca6:	d02a      	beq.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8006ca8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cac:	d822      	bhi.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006cae:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006cb2:	d026      	beq.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8006cb4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006cb8:	d81c      	bhi.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006cba:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006cbe:	d010      	beq.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8006cc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006cc4:	d816      	bhi.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d01d      	beq.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8006cca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006cce:	d111      	bne.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	3304      	adds	r3, #4
 8006cd4:	2100      	movs	r1, #0
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f000 fc80 	bl	80075dc <RCCEx_PLL2_Config>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006ce0:	e012      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	3324      	adds	r3, #36	; 0x24
 8006ce6:	2102      	movs	r1, #2
 8006ce8:	4618      	mov	r0, r3
 8006cea:	f000 fd29 	bl	8007740 <RCCEx_PLL3_Config>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006cf2:	e009      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	75fb      	strb	r3, [r7, #23]
      break;
 8006cf8:	e006      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006cfa:	bf00      	nop
 8006cfc:	e004      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006cfe:	bf00      	nop
 8006d00:	e002      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006d02:	bf00      	nop
 8006d04:	e000      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006d06:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d08:	7dfb      	ldrb	r3, [r7, #23]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d10a      	bne.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006d0e:	4b3c      	ldr	r3, [pc, #240]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006d10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d1c:	4938      	ldr	r1, [pc, #224]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	658b      	str	r3, [r1, #88]	; 0x58
 8006d22:	e001      	b.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d24:	7dfb      	ldrb	r3, [r7, #23]
 8006d26:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0308 	and.w	r3, r3, #8
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d01a      	beq.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d3e:	d10a      	bne.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	3324      	adds	r3, #36	; 0x24
 8006d44:	2102      	movs	r1, #2
 8006d46:	4618      	mov	r0, r3
 8006d48:	f000 fcfa 	bl	8007740 <RCCEx_PLL3_Config>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d001      	beq.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006d56:	4b2a      	ldr	r3, [pc, #168]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d5a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d64:	4926      	ldr	r1, [pc, #152]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006d66:	4313      	orrs	r3, r2
 8006d68:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 0310 	and.w	r3, r3, #16
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d01a      	beq.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d80:	d10a      	bne.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	3324      	adds	r3, #36	; 0x24
 8006d86:	2102      	movs	r1, #2
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f000 fcd9 	bl	8007740 <RCCEx_PLL3_Config>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d001      	beq.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006d98:	4b19      	ldr	r3, [pc, #100]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006da6:	4916      	ldr	r1, [pc, #88]	; (8006e00 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006da8:	4313      	orrs	r3, r2
 8006daa:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d036      	beq.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006dbe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006dc2:	d01f      	beq.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006dc4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006dc8:	d817      	bhi.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d003      	beq.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8006dce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006dd2:	d009      	beq.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8006dd4:	e011      	b.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	3304      	adds	r3, #4
 8006dda:	2100      	movs	r1, #0
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f000 fbfd 	bl	80075dc <RCCEx_PLL2_Config>
 8006de2:	4603      	mov	r3, r0
 8006de4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006de6:	e00e      	b.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	3324      	adds	r3, #36	; 0x24
 8006dec:	2102      	movs	r1, #2
 8006dee:	4618      	mov	r0, r3
 8006df0:	f000 fca6 	bl	8007740 <RCCEx_PLL3_Config>
 8006df4:	4603      	mov	r3, r0
 8006df6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006df8:	e005      	b.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	75fb      	strb	r3, [r7, #23]
      break;
 8006dfe:	e002      	b.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8006e00:	58024400 	.word	0x58024400
      break;
 8006e04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e06:	7dfb      	ldrb	r3, [r7, #23]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d10a      	bne.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006e0c:	4b93      	ldr	r3, [pc, #588]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e10:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006e1a:	4990      	ldr	r1, [pc, #576]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	658b      	str	r3, [r1, #88]	; 0x58
 8006e20:	e001      	b.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e22:	7dfb      	ldrb	r3, [r7, #23]
 8006e24:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d033      	beq.n	8006e9a <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e38:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006e3c:	d01c      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8006e3e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006e42:	d816      	bhi.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8006e44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e48:	d003      	beq.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8006e4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006e4e:	d007      	beq.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8006e50:	e00f      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e52:	4b82      	ldr	r3, [pc, #520]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e56:	4a81      	ldr	r2, [pc, #516]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e5c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8006e5e:	e00c      	b.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	3324      	adds	r3, #36	; 0x24
 8006e64:	2101      	movs	r1, #1
 8006e66:	4618      	mov	r0, r3
 8006e68:	f000 fc6a 	bl	8007740 <RCCEx_PLL3_Config>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8006e70:	e003      	b.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	75fb      	strb	r3, [r7, #23]
      break;
 8006e76:	e000      	b.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8006e78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e7a:	7dfb      	ldrb	r3, [r7, #23]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10a      	bne.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006e80:	4b76      	ldr	r3, [pc, #472]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e84:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e8e:	4973      	ldr	r1, [pc, #460]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006e90:	4313      	orrs	r3, r2
 8006e92:	654b      	str	r3, [r1, #84]	; 0x54
 8006e94:	e001      	b.n	8006e9a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e96:	7dfb      	ldrb	r3, [r7, #23]
 8006e98:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d029      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d003      	beq.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8006eae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006eb2:	d007      	beq.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8006eb4:	e00f      	b.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006eb6:	4b69      	ldr	r3, [pc, #420]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eba:	4a68      	ldr	r2, [pc, #416]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006ebc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ec0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006ec2:	e00b      	b.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	3304      	adds	r3, #4
 8006ec8:	2102      	movs	r1, #2
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f000 fb86 	bl	80075dc <RCCEx_PLL2_Config>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006ed4:	e002      	b.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	75fb      	strb	r3, [r7, #23]
      break;
 8006eda:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006edc:	7dfb      	ldrb	r3, [r7, #23]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d109      	bne.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006ee2:	4b5e      	ldr	r3, [pc, #376]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ee6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006eee:	495b      	ldr	r1, [pc, #364]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006ef4:	e001      	b.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ef6:	7dfb      	ldrb	r3, [r7, #23]
 8006ef8:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d00a      	beq.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	3324      	adds	r3, #36	; 0x24
 8006f0a:	2102      	movs	r1, #2
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f000 fc17 	bl	8007740 <RCCEx_PLL3_Config>
 8006f12:	4603      	mov	r3, r0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d001      	beq.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d030      	beq.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f30:	d017      	beq.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8006f32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f36:	d811      	bhi.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8006f38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f3c:	d013      	beq.n	8006f66 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8006f3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f42:	d80b      	bhi.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d010      	beq.n	8006f6a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8006f48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f4c:	d106      	bne.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f4e:	4b43      	ldr	r3, [pc, #268]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f52:	4a42      	ldr	r2, [pc, #264]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006f54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f58:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8006f5a:	e007      	b.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	75fb      	strb	r3, [r7, #23]
      break;
 8006f60:	e004      	b.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8006f62:	bf00      	nop
 8006f64:	e002      	b.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8006f66:	bf00      	nop
 8006f68:	e000      	b.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8006f6a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f6c:	7dfb      	ldrb	r3, [r7, #23]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d109      	bne.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006f72:	4b3a      	ldr	r3, [pc, #232]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f76:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f7e:	4937      	ldr	r1, [pc, #220]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006f80:	4313      	orrs	r3, r2
 8006f82:	654b      	str	r3, [r1, #84]	; 0x54
 8006f84:	e001      	b.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f86:	7dfb      	ldrb	r3, [r7, #23]
 8006f88:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d008      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006f96:	4b31      	ldr	r3, [pc, #196]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006f98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f9a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fa2:	492e      	ldr	r1, [pc, #184]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d009      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006fb4:	4b29      	ldr	r3, [pc, #164]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006fb6:	691b      	ldr	r3, [r3, #16]
 8006fb8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006fc2:	4926      	ldr	r1, [pc, #152]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d008      	beq.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006fd4:	4b21      	ldr	r3, [pc, #132]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006fd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fd8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fe0:	491e      	ldr	r1, [pc, #120]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d00d      	beq.n	800700e <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006ff2:	4b1a      	ldr	r3, [pc, #104]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006ff4:	691b      	ldr	r3, [r3, #16]
 8006ff6:	4a19      	ldr	r2, [pc, #100]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006ff8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006ffc:	6113      	str	r3, [r2, #16]
 8006ffe:	4b17      	ldr	r3, [pc, #92]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007000:	691a      	ldr	r2, [r3, #16]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007008:	4914      	ldr	r1, [pc, #80]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800700a:	4313      	orrs	r3, r2
 800700c:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	2b00      	cmp	r3, #0
 8007014:	da08      	bge.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007016:	4b11      	ldr	r3, [pc, #68]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800701a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007022:	490e      	ldr	r1, [pc, #56]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007024:	4313      	orrs	r3, r2
 8007026:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007030:	2b00      	cmp	r3, #0
 8007032:	d009      	beq.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007034:	4b09      	ldr	r3, [pc, #36]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007038:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007042:	4906      	ldr	r1, [pc, #24]	; (800705c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007044:	4313      	orrs	r3, r2
 8007046:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8007048:	7dbb      	ldrb	r3, [r7, #22]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d101      	bne.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 800704e:	2300      	movs	r3, #0
 8007050:	e000      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
}
 8007054:	4618      	mov	r0, r3
 8007056:	3718      	adds	r7, #24
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}
 800705c:	58024400 	.word	0x58024400

08007060 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007064:	f7ff f860 	bl	8006128 <HAL_RCC_GetHCLKFreq>
 8007068:	4602      	mov	r2, r0
 800706a:	4b06      	ldr	r3, [pc, #24]	; (8007084 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	091b      	lsrs	r3, r3, #4
 8007070:	f003 0307 	and.w	r3, r3, #7
 8007074:	4904      	ldr	r1, [pc, #16]	; (8007088 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007076:	5ccb      	ldrb	r3, [r1, r3]
 8007078:	f003 031f 	and.w	r3, r3, #31
 800707c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007080:	4618      	mov	r0, r3
 8007082:	bd80      	pop	{r7, pc}
 8007084:	58024400 	.word	0x58024400
 8007088:	080099c8 	.word	0x080099c8

0800708c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800708c:	b480      	push	{r7}
 800708e:	b089      	sub	sp, #36	; 0x24
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007094:	4ba1      	ldr	r3, [pc, #644]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007098:	f003 0303 	and.w	r3, r3, #3
 800709c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800709e:	4b9f      	ldr	r3, [pc, #636]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80070a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070a2:	0b1b      	lsrs	r3, r3, #12
 80070a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80070a8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80070aa:	4b9c      	ldr	r3, [pc, #624]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80070ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070ae:	091b      	lsrs	r3, r3, #4
 80070b0:	f003 0301 	and.w	r3, r3, #1
 80070b4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80070b6:	4b99      	ldr	r3, [pc, #612]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80070b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ba:	08db      	lsrs	r3, r3, #3
 80070bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	fb02 f303 	mul.w	r3, r2, r3
 80070c6:	ee07 3a90 	vmov	s15, r3
 80070ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070ce:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	f000 8111 	beq.w	80072fc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	2b02      	cmp	r3, #2
 80070de:	f000 8083 	beq.w	80071e8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80070e2:	69bb      	ldr	r3, [r7, #24]
 80070e4:	2b02      	cmp	r3, #2
 80070e6:	f200 80a1 	bhi.w	800722c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80070ea:	69bb      	ldr	r3, [r7, #24]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d003      	beq.n	80070f8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80070f0:	69bb      	ldr	r3, [r7, #24]
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d056      	beq.n	80071a4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80070f6:	e099      	b.n	800722c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80070f8:	4b88      	ldr	r3, [pc, #544]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0320 	and.w	r3, r3, #32
 8007100:	2b00      	cmp	r3, #0
 8007102:	d02d      	beq.n	8007160 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007104:	4b85      	ldr	r3, [pc, #532]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	08db      	lsrs	r3, r3, #3
 800710a:	f003 0303 	and.w	r3, r3, #3
 800710e:	4a84      	ldr	r2, [pc, #528]	; (8007320 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007110:	fa22 f303 	lsr.w	r3, r2, r3
 8007114:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	ee07 3a90 	vmov	s15, r3
 800711c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	ee07 3a90 	vmov	s15, r3
 8007126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800712a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800712e:	4b7b      	ldr	r3, [pc, #492]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007132:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007136:	ee07 3a90 	vmov	s15, r3
 800713a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800713e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007142:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007324 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007146:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800714a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800714e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007152:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007156:	ee67 7a27 	vmul.f32	s15, s14, s15
 800715a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800715e:	e087      	b.n	8007270 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	ee07 3a90 	vmov	s15, r3
 8007166:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800716a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007328 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800716e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007172:	4b6a      	ldr	r3, [pc, #424]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007176:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800717a:	ee07 3a90 	vmov	s15, r3
 800717e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007182:	ed97 6a03 	vldr	s12, [r7, #12]
 8007186:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007324 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800718a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800718e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007192:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007196:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800719a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800719e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80071a2:	e065      	b.n	8007270 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	ee07 3a90 	vmov	s15, r3
 80071aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ae:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800732c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80071b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071b6:	4b59      	ldr	r3, [pc, #356]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071be:	ee07 3a90 	vmov	s15, r3
 80071c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80071ca:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007324 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80071ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80071da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80071e6:	e043      	b.n	8007270 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	ee07 3a90 	vmov	s15, r3
 80071ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071f2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007330 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80071f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071fa:	4b48      	ldr	r3, [pc, #288]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007202:	ee07 3a90 	vmov	s15, r3
 8007206:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800720a:	ed97 6a03 	vldr	s12, [r7, #12]
 800720e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007324 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007212:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007216:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800721a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800721e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007222:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007226:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800722a:	e021      	b.n	8007270 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	ee07 3a90 	vmov	s15, r3
 8007232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007236:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800732c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800723a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800723e:	4b37      	ldr	r3, [pc, #220]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007242:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007246:	ee07 3a90 	vmov	s15, r3
 800724a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800724e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007252:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007324 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800725a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800725e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800726a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800726e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007270:	4b2a      	ldr	r3, [pc, #168]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007274:	0a5b      	lsrs	r3, r3, #9
 8007276:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800727a:	ee07 3a90 	vmov	s15, r3
 800727e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007282:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007286:	ee37 7a87 	vadd.f32	s14, s15, s14
 800728a:	edd7 6a07 	vldr	s13, [r7, #28]
 800728e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007292:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007296:	ee17 2a90 	vmov	r2, s15
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800729e:	4b1f      	ldr	r3, [pc, #124]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80072a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072a2:	0c1b      	lsrs	r3, r3, #16
 80072a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072a8:	ee07 3a90 	vmov	s15, r3
 80072ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072b0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80072b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80072b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80072bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072c4:	ee17 2a90 	vmov	r2, s15
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80072cc:	4b13      	ldr	r3, [pc, #76]	; (800731c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80072ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072d0:	0e1b      	lsrs	r3, r3, #24
 80072d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072d6:	ee07 3a90 	vmov	s15, r3
 80072da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80072e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80072e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80072ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072f2:	ee17 2a90 	vmov	r2, s15
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80072fa:	e008      	b.n	800730e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	609a      	str	r2, [r3, #8]
}
 800730e:	bf00      	nop
 8007310:	3724      	adds	r7, #36	; 0x24
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	58024400 	.word	0x58024400
 8007320:	03d09000 	.word	0x03d09000
 8007324:	46000000 	.word	0x46000000
 8007328:	4c742400 	.word	0x4c742400
 800732c:	4a742400 	.word	0x4a742400
 8007330:	4af42400 	.word	0x4af42400

08007334 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007334:	b480      	push	{r7}
 8007336:	b089      	sub	sp, #36	; 0x24
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800733c:	4ba1      	ldr	r3, [pc, #644]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800733e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007340:	f003 0303 	and.w	r3, r3, #3
 8007344:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007346:	4b9f      	ldr	r3, [pc, #636]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800734a:	0d1b      	lsrs	r3, r3, #20
 800734c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007350:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007352:	4b9c      	ldr	r3, [pc, #624]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007356:	0a1b      	lsrs	r3, r3, #8
 8007358:	f003 0301 	and.w	r3, r3, #1
 800735c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800735e:	4b99      	ldr	r3, [pc, #612]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007362:	08db      	lsrs	r3, r3, #3
 8007364:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	fb02 f303 	mul.w	r3, r2, r3
 800736e:	ee07 3a90 	vmov	s15, r3
 8007372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007376:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	2b00      	cmp	r3, #0
 800737e:	f000 8111 	beq.w	80075a4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	2b02      	cmp	r3, #2
 8007386:	f000 8083 	beq.w	8007490 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	2b02      	cmp	r3, #2
 800738e:	f200 80a1 	bhi.w	80074d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007392:	69bb      	ldr	r3, [r7, #24]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d003      	beq.n	80073a0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	2b01      	cmp	r3, #1
 800739c:	d056      	beq.n	800744c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800739e:	e099      	b.n	80074d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80073a0:	4b88      	ldr	r3, [pc, #544]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 0320 	and.w	r3, r3, #32
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d02d      	beq.n	8007408 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80073ac:	4b85      	ldr	r3, [pc, #532]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	08db      	lsrs	r3, r3, #3
 80073b2:	f003 0303 	and.w	r3, r3, #3
 80073b6:	4a84      	ldr	r2, [pc, #528]	; (80075c8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80073b8:	fa22 f303 	lsr.w	r3, r2, r3
 80073bc:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	ee07 3a90 	vmov	s15, r3
 80073c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	ee07 3a90 	vmov	s15, r3
 80073ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073d6:	4b7b      	ldr	r3, [pc, #492]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073de:	ee07 3a90 	vmov	s15, r3
 80073e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80073ea:	eddf 5a78 	vldr	s11, [pc, #480]	; 80075cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80073ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80073fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007402:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007406:	e087      	b.n	8007518 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	ee07 3a90 	vmov	s15, r3
 800740e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007412:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80075d0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007416:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800741a:	4b6a      	ldr	r3, [pc, #424]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800741c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800741e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007422:	ee07 3a90 	vmov	s15, r3
 8007426:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800742a:	ed97 6a03 	vldr	s12, [r7, #12]
 800742e:	eddf 5a67 	vldr	s11, [pc, #412]	; 80075cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007432:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007436:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800743a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800743e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007446:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800744a:	e065      	b.n	8007518 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	ee07 3a90 	vmov	s15, r3
 8007452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007456:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80075d4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800745a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800745e:	4b59      	ldr	r3, [pc, #356]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007462:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007466:	ee07 3a90 	vmov	s15, r3
 800746a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800746e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007472:	eddf 5a56 	vldr	s11, [pc, #344]	; 80075cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007476:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800747a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800747e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800748a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800748e:	e043      	b.n	8007518 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	ee07 3a90 	vmov	s15, r3
 8007496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800749a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80075d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800749e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074a2:	4b48      	ldr	r3, [pc, #288]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074aa:	ee07 3a90 	vmov	s15, r3
 80074ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80074b6:	eddf 5a45 	vldr	s11, [pc, #276]	; 80075cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80074ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80074c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80074d2:	e021      	b.n	8007518 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	ee07 3a90 	vmov	s15, r3
 80074da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074de:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80075d4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80074e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074e6:	4b37      	ldr	r3, [pc, #220]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074ee:	ee07 3a90 	vmov	s15, r3
 80074f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80074fa:	eddf 5a34 	vldr	s11, [pc, #208]	; 80075cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80074fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007502:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007506:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800750a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800750e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007512:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007516:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007518:	4b2a      	ldr	r3, [pc, #168]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800751a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800751c:	0a5b      	lsrs	r3, r3, #9
 800751e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007522:	ee07 3a90 	vmov	s15, r3
 8007526:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800752a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800752e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007532:	edd7 6a07 	vldr	s13, [r7, #28]
 8007536:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800753a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800753e:	ee17 2a90 	vmov	r2, s15
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007546:	4b1f      	ldr	r3, [pc, #124]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800754a:	0c1b      	lsrs	r3, r3, #16
 800754c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007550:	ee07 3a90 	vmov	s15, r3
 8007554:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007558:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800755c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007560:	edd7 6a07 	vldr	s13, [r7, #28]
 8007564:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007568:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800756c:	ee17 2a90 	vmov	r2, s15
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007574:	4b13      	ldr	r3, [pc, #76]	; (80075c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007578:	0e1b      	lsrs	r3, r3, #24
 800757a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800757e:	ee07 3a90 	vmov	s15, r3
 8007582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007586:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800758a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800758e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007592:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007596:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800759a:	ee17 2a90 	vmov	r2, s15
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80075a2:	e008      	b.n	80075b6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2200      	movs	r2, #0
 80075b4:	609a      	str	r2, [r3, #8]
}
 80075b6:	bf00      	nop
 80075b8:	3724      	adds	r7, #36	; 0x24
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	58024400 	.word	0x58024400
 80075c8:	03d09000 	.word	0x03d09000
 80075cc:	46000000 	.word	0x46000000
 80075d0:	4c742400 	.word	0x4c742400
 80075d4:	4a742400 	.word	0x4a742400
 80075d8:	4af42400 	.word	0x4af42400

080075dc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80075e6:	2300      	movs	r3, #0
 80075e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80075ea:	4b53      	ldr	r3, [pc, #332]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80075ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ee:	f003 0303 	and.w	r3, r3, #3
 80075f2:	2b03      	cmp	r3, #3
 80075f4:	d101      	bne.n	80075fa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	e099      	b.n	800772e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80075fa:	4b4f      	ldr	r3, [pc, #316]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a4e      	ldr	r2, [pc, #312]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 8007600:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007604:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007606:	f7fa fb2d 	bl	8001c64 <HAL_GetTick>
 800760a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800760c:	e008      	b.n	8007620 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800760e:	f7fa fb29 	bl	8001c64 <HAL_GetTick>
 8007612:	4602      	mov	r2, r0
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	1ad3      	subs	r3, r2, r3
 8007618:	2b02      	cmp	r3, #2
 800761a:	d901      	bls.n	8007620 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800761c:	2303      	movs	r3, #3
 800761e:	e086      	b.n	800772e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007620:	4b45      	ldr	r3, [pc, #276]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1f0      	bne.n	800760e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800762c:	4b42      	ldr	r3, [pc, #264]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 800762e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007630:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	031b      	lsls	r3, r3, #12
 800763a:	493f      	ldr	r1, [pc, #252]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 800763c:	4313      	orrs	r3, r2
 800763e:	628b      	str	r3, [r1, #40]	; 0x28
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	3b01      	subs	r3, #1
 8007646:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	3b01      	subs	r3, #1
 8007650:	025b      	lsls	r3, r3, #9
 8007652:	b29b      	uxth	r3, r3
 8007654:	431a      	orrs	r2, r3
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	3b01      	subs	r3, #1
 800765c:	041b      	lsls	r3, r3, #16
 800765e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007662:	431a      	orrs	r2, r3
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	691b      	ldr	r3, [r3, #16]
 8007668:	3b01      	subs	r3, #1
 800766a:	061b      	lsls	r3, r3, #24
 800766c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007670:	4931      	ldr	r1, [pc, #196]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 8007672:	4313      	orrs	r3, r2
 8007674:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007676:	4b30      	ldr	r3, [pc, #192]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 8007678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800767a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	695b      	ldr	r3, [r3, #20]
 8007682:	492d      	ldr	r1, [pc, #180]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 8007684:	4313      	orrs	r3, r2
 8007686:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007688:	4b2b      	ldr	r3, [pc, #172]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 800768a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800768c:	f023 0220 	bic.w	r2, r3, #32
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	699b      	ldr	r3, [r3, #24]
 8007694:	4928      	ldr	r1, [pc, #160]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 8007696:	4313      	orrs	r3, r2
 8007698:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800769a:	4b27      	ldr	r3, [pc, #156]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 800769c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800769e:	4a26      	ldr	r2, [pc, #152]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80076a0:	f023 0310 	bic.w	r3, r3, #16
 80076a4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80076a6:	4b24      	ldr	r3, [pc, #144]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80076a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076aa:	4b24      	ldr	r3, [pc, #144]	; (800773c <RCCEx_PLL2_Config+0x160>)
 80076ac:	4013      	ands	r3, r2
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	69d2      	ldr	r2, [r2, #28]
 80076b2:	00d2      	lsls	r2, r2, #3
 80076b4:	4920      	ldr	r1, [pc, #128]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80076b6:	4313      	orrs	r3, r2
 80076b8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80076ba:	4b1f      	ldr	r3, [pc, #124]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80076bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076be:	4a1e      	ldr	r2, [pc, #120]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80076c0:	f043 0310 	orr.w	r3, r3, #16
 80076c4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d106      	bne.n	80076da <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80076cc:	4b1a      	ldr	r3, [pc, #104]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80076ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d0:	4a19      	ldr	r2, [pc, #100]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80076d2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80076d6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80076d8:	e00f      	b.n	80076fa <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d106      	bne.n	80076ee <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80076e0:	4b15      	ldr	r3, [pc, #84]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80076e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076e4:	4a14      	ldr	r2, [pc, #80]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80076e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80076ea:	62d3      	str	r3, [r2, #44]	; 0x2c
 80076ec:	e005      	b.n	80076fa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80076ee:	4b12      	ldr	r3, [pc, #72]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80076f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076f2:	4a11      	ldr	r2, [pc, #68]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80076f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80076f8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80076fa:	4b0f      	ldr	r3, [pc, #60]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4a0e      	ldr	r2, [pc, #56]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 8007700:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007704:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007706:	f7fa faad 	bl	8001c64 <HAL_GetTick>
 800770a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800770c:	e008      	b.n	8007720 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800770e:	f7fa faa9 	bl	8001c64 <HAL_GetTick>
 8007712:	4602      	mov	r2, r0
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	1ad3      	subs	r3, r2, r3
 8007718:	2b02      	cmp	r3, #2
 800771a:	d901      	bls.n	8007720 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800771c:	2303      	movs	r3, #3
 800771e:	e006      	b.n	800772e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007720:	4b05      	ldr	r3, [pc, #20]	; (8007738 <RCCEx_PLL2_Config+0x15c>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007728:	2b00      	cmp	r3, #0
 800772a:	d0f0      	beq.n	800770e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800772c:	7bfb      	ldrb	r3, [r7, #15]
}
 800772e:	4618      	mov	r0, r3
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	58024400 	.word	0x58024400
 800773c:	ffff0007 	.word	0xffff0007

08007740 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800774a:	2300      	movs	r3, #0
 800774c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800774e:	4b53      	ldr	r3, [pc, #332]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007752:	f003 0303 	and.w	r3, r3, #3
 8007756:	2b03      	cmp	r3, #3
 8007758:	d101      	bne.n	800775e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e099      	b.n	8007892 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800775e:	4b4f      	ldr	r3, [pc, #316]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a4e      	ldr	r2, [pc, #312]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007764:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007768:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800776a:	f7fa fa7b 	bl	8001c64 <HAL_GetTick>
 800776e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007770:	e008      	b.n	8007784 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007772:	f7fa fa77 	bl	8001c64 <HAL_GetTick>
 8007776:	4602      	mov	r2, r0
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	1ad3      	subs	r3, r2, r3
 800777c:	2b02      	cmp	r3, #2
 800777e:	d901      	bls.n	8007784 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007780:	2303      	movs	r3, #3
 8007782:	e086      	b.n	8007892 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007784:	4b45      	ldr	r3, [pc, #276]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1f0      	bne.n	8007772 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007790:	4b42      	ldr	r3, [pc, #264]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007794:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	051b      	lsls	r3, r3, #20
 800779e:	493f      	ldr	r1, [pc, #252]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 80077a0:	4313      	orrs	r3, r2
 80077a2:	628b      	str	r3, [r1, #40]	; 0x28
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	3b01      	subs	r3, #1
 80077aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	3b01      	subs	r3, #1
 80077b4:	025b      	lsls	r3, r3, #9
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	431a      	orrs	r2, r3
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	3b01      	subs	r3, #1
 80077c0:	041b      	lsls	r3, r3, #16
 80077c2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80077c6:	431a      	orrs	r2, r3
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	3b01      	subs	r3, #1
 80077ce:	061b      	lsls	r3, r3, #24
 80077d0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80077d4:	4931      	ldr	r1, [pc, #196]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 80077d6:	4313      	orrs	r3, r2
 80077d8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80077da:	4b30      	ldr	r3, [pc, #192]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 80077dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077de:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	695b      	ldr	r3, [r3, #20]
 80077e6:	492d      	ldr	r1, [pc, #180]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 80077e8:	4313      	orrs	r3, r2
 80077ea:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80077ec:	4b2b      	ldr	r3, [pc, #172]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 80077ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	699b      	ldr	r3, [r3, #24]
 80077f8:	4928      	ldr	r1, [pc, #160]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 80077fa:	4313      	orrs	r3, r2
 80077fc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80077fe:	4b27      	ldr	r3, [pc, #156]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007802:	4a26      	ldr	r2, [pc, #152]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007804:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007808:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800780a:	4b24      	ldr	r3, [pc, #144]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 800780c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800780e:	4b24      	ldr	r3, [pc, #144]	; (80078a0 <RCCEx_PLL3_Config+0x160>)
 8007810:	4013      	ands	r3, r2
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	69d2      	ldr	r2, [r2, #28]
 8007816:	00d2      	lsls	r2, r2, #3
 8007818:	4920      	ldr	r1, [pc, #128]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 800781a:	4313      	orrs	r3, r2
 800781c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800781e:	4b1f      	ldr	r3, [pc, #124]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007822:	4a1e      	ldr	r2, [pc, #120]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007828:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d106      	bne.n	800783e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007830:	4b1a      	ldr	r3, [pc, #104]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007834:	4a19      	ldr	r2, [pc, #100]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007836:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800783a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800783c:	e00f      	b.n	800785e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	2b01      	cmp	r3, #1
 8007842:	d106      	bne.n	8007852 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007844:	4b15      	ldr	r3, [pc, #84]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007848:	4a14      	ldr	r2, [pc, #80]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 800784a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800784e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007850:	e005      	b.n	800785e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007852:	4b12      	ldr	r3, [pc, #72]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007856:	4a11      	ldr	r2, [pc, #68]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007858:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800785c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800785e:	4b0f      	ldr	r3, [pc, #60]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a0e      	ldr	r2, [pc, #56]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007864:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007868:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800786a:	f7fa f9fb 	bl	8001c64 <HAL_GetTick>
 800786e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007870:	e008      	b.n	8007884 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007872:	f7fa f9f7 	bl	8001c64 <HAL_GetTick>
 8007876:	4602      	mov	r2, r0
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	1ad3      	subs	r3, r2, r3
 800787c:	2b02      	cmp	r3, #2
 800787e:	d901      	bls.n	8007884 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007880:	2303      	movs	r3, #3
 8007882:	e006      	b.n	8007892 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007884:	4b05      	ldr	r3, [pc, #20]	; (800789c <RCCEx_PLL3_Config+0x15c>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800788c:	2b00      	cmp	r3, #0
 800788e:	d0f0      	beq.n	8007872 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007890:	7bfb      	ldrb	r3, [r7, #15]
}
 8007892:	4618      	mov	r0, r3
 8007894:	3710      	adds	r7, #16
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	58024400 	.word	0x58024400
 80078a0:	ffff0007 	.word	0xffff0007

080078a4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 80078ac:	2300      	movs	r3, #0
 80078ae:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d101      	bne.n	80078ba <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	e0eb      	b.n	8007a92 <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a75      	ldr	r2, [pc, #468]	; (8007a9c <HAL_SPI_Init+0x1f8>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d00f      	beq.n	80078ea <HAL_SPI_Init+0x46>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a74      	ldr	r2, [pc, #464]	; (8007aa0 <HAL_SPI_Init+0x1fc>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d00a      	beq.n	80078ea <HAL_SPI_Init+0x46>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a72      	ldr	r2, [pc, #456]	; (8007aa4 <HAL_SPI_Init+0x200>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d005      	beq.n	80078ea <HAL_SPI_Init+0x46>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	68db      	ldr	r3, [r3, #12]
 80078e2:	2b0f      	cmp	r3, #15
 80078e4:	d901      	bls.n	80078ea <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e0d3      	b.n	8007a92 <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 fb8a 	bl	8008004 <SPI_GetPacketSize>
 80078f0:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a69      	ldr	r2, [pc, #420]	; (8007a9c <HAL_SPI_Init+0x1f8>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d00c      	beq.n	8007916 <HAL_SPI_Init+0x72>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a67      	ldr	r2, [pc, #412]	; (8007aa0 <HAL_SPI_Init+0x1fc>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d007      	beq.n	8007916 <HAL_SPI_Init+0x72>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4a66      	ldr	r2, [pc, #408]	; (8007aa4 <HAL_SPI_Init+0x200>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d002      	beq.n	8007916 <HAL_SPI_Init+0x72>
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	2b08      	cmp	r3, #8
 8007914:	d811      	bhi.n	800793a <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800791a:	4a60      	ldr	r2, [pc, #384]	; (8007a9c <HAL_SPI_Init+0x1f8>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d009      	beq.n	8007934 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4a5e      	ldr	r2, [pc, #376]	; (8007aa0 <HAL_SPI_Init+0x1fc>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d004      	beq.n	8007934 <HAL_SPI_Init+0x90>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4a5d      	ldr	r2, [pc, #372]	; (8007aa4 <HAL_SPI_Init+0x200>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d104      	bne.n	800793e <HAL_SPI_Init+0x9a>
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	2b10      	cmp	r3, #16
 8007938:	d901      	bls.n	800793e <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	e0a9      	b.n	8007a92 <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8007944:	b2db      	uxtb	r3, r3
 8007946:	2b00      	cmp	r3, #0
 8007948:	d106      	bne.n	8007958 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f7f9 fba6 	bl	80010a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2202      	movs	r2, #2
 800795c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f022 0201 	bic.w	r2, r2, #1
 800796e:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	699b      	ldr	r3, [r3, #24]
 8007974:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007978:	d119      	bne.n	80079ae <HAL_SPI_Init+0x10a>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007982:	d103      	bne.n	800798c <HAL_SPI_Init+0xe8>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007988:	2b00      	cmp	r3, #0
 800798a:	d008      	beq.n	800799e <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007990:	2b00      	cmp	r3, #0
 8007992:	d10c      	bne.n	80079ae <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007998:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800799c:	d107      	bne.n	80079ae <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681a      	ldr	r2, [r3, #0]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80079ac:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	69da      	ldr	r2, [r3, #28]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079b6:	431a      	orrs	r2, r3
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	431a      	orrs	r2, r3
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079c0:	ea42 0103 	orr.w	r1, r2, r3
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	68da      	ldr	r2, [r3, #12]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	430a      	orrs	r2, r1
 80079ce:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079d8:	431a      	orrs	r2, r3
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079de:	431a      	orrs	r2, r3
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	699b      	ldr	r3, [r3, #24]
 80079e4:	431a      	orrs	r2, r3
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	691b      	ldr	r3, [r3, #16]
 80079ea:	431a      	orrs	r2, r3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	695b      	ldr	r3, [r3, #20]
 80079f0:	431a      	orrs	r2, r3
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6a1b      	ldr	r3, [r3, #32]
 80079f6:	431a      	orrs	r2, r3
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	431a      	orrs	r2, r3
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a02:	431a      	orrs	r2, r3
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	431a      	orrs	r2, r3
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a0e:	ea42 0103 	orr.w	r1, r2, r3
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	430a      	orrs	r2, r1
 8007a1c:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d113      	bne.n	8007a4e <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a38:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007a4c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f022 0201 	bic.w	r2, r2, #1
 8007a5c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d00a      	beq.n	8007a80 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	68db      	ldr	r3, [r3, #12]
 8007a70:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	430a      	orrs	r2, r1
 8007a7e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8007a90:	2300      	movs	r3, #0
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3710      	adds	r7, #16
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}
 8007a9a:	bf00      	nop
 8007a9c:	40013000 	.word	0x40013000
 8007aa0:	40003800 	.word	0x40003800
 8007aa4:	40003c00 	.word	0x40003c00

08007aa8 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b08a      	sub	sp, #40	; 0x28
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	691b      	ldr	r3, [r3, #16]
 8007ab6:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	695b      	ldr	r3, [r3, #20]
 8007abe:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8007ac0:	6a3a      	ldr	r2, [r7, #32]
 8007ac2:	69fb      	ldr	r3, [r7, #28]
 8007ac4:	4013      	ands	r3, r2
 8007ac6:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8007ada:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	3330      	adds	r3, #48	; 0x30
 8007ae2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8007ae4:	69bb      	ldr	r3, [r7, #24]
 8007ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d113      	bne.n	8007b16 <HAL_SPI_IRQHandler+0x6e>
 8007aee:	69bb      	ldr	r3, [r7, #24]
 8007af0:	f003 0320 	and.w	r3, r3, #32
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d10e      	bne.n	8007b16 <HAL_SPI_IRQHandler+0x6e>
 8007af8:	69bb      	ldr	r3, [r7, #24]
 8007afa:	f003 0304 	and.w	r3, r3, #4
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d009      	beq.n	8007b16 <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	4798      	blx	r3
    hspi->RxISR(hspi);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	4798      	blx	r3
    handled = 1UL;
 8007b12:	2301      	movs	r3, #1
 8007b14:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d10f      	bne.n	8007b40 <HAL_SPI_IRQHandler+0x98>
 8007b20:	69bb      	ldr	r3, [r7, #24]
 8007b22:	f003 0301 	and.w	r3, r3, #1
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d00a      	beq.n	8007b40 <HAL_SPI_IRQHandler+0x98>
 8007b2a:	69bb      	ldr	r3, [r7, #24]
 8007b2c:	f003 0304 	and.w	r3, r3, #4
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d105      	bne.n	8007b40 <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	4798      	blx	r3
    handled = 1UL;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	f003 0320 	and.w	r3, r3, #32
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10f      	bne.n	8007b6a <HAL_SPI_IRQHandler+0xc2>
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	f003 0302 	and.w	r3, r3, #2
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d00a      	beq.n	8007b6a <HAL_SPI_IRQHandler+0xc2>
 8007b54:	69bb      	ldr	r3, [r7, #24]
 8007b56:	f003 0304 	and.w	r3, r3, #4
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d105      	bne.n	8007b6a <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	4798      	blx	r3
    handled = 1UL;
 8007b66:	2301      	movs	r3, #1
 8007b68:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_HSPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8007b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f040 816f 	bne.w	8007e50 <HAL_SPI_IRQHandler+0x3a8>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8007b72:	69bb      	ldr	r3, [r7, #24]
 8007b74:	f003 0308 	and.w	r3, r3, #8
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	f000 80a0 	beq.w	8007cbe <HAL_SPI_IRQHandler+0x216>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	699a      	ldr	r2, [r3, #24]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f042 0208 	orr.w	r2, r2, #8
 8007b8c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	699a      	ldr	r2, [r3, #24]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f042 0210 	orr.w	r2, r2, #16
 8007b9c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	699a      	ldr	r2, [r3, #24]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007bac:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	691a      	ldr	r2, [r3, #16]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f022 0208 	bic.w	r2, r2, #8
 8007bbc:	611a      	str	r2, [r3, #16]

    /* DMA Normal Mode */
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d00f      	beq.n	8007be8 <HAL_SPI_IRQHandler+0x140>
 8007bc8:	7cfb      	ldrb	r3, [r7, #19]
 8007bca:	2b04      	cmp	r3, #4
 8007bcc:	d004      	beq.n	8007bd8 <HAL_SPI_IRQHandler+0x130>
      ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007bd2:	69db      	ldr	r3, [r3, #28]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d007      	beq.n	8007be8 <HAL_SPI_IRQHandler+0x140>
 8007bd8:	7cfb      	ldrb	r3, [r7, #19]
 8007bda:	2b03      	cmp	r3, #3
 8007bdc:	d059      	beq.n	8007c92 <HAL_SPI_IRQHandler+0x1ea>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007be2:	69db      	ldr	r3, [r3, #28]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d154      	bne.n	8007c92 <HAL_SPI_IRQHandler+0x1ea>
    {
      /* For the IT based receive extra polling maybe required for last packet */
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d13d      	bne.n	8007c72 <HAL_SPI_IRQHandler+0x1ca>
      {
        /* Pooling remaining data */
        while (hspi->RxXferCount != 0UL)
 8007bf6:	e036      	b.n	8007c66 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Receive data in 32 Bit mode */
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	68db      	ldr	r3, [r3, #12]
 8007bfc:	2b0f      	cmp	r3, #15
 8007bfe:	d90b      	bls.n	8007c18 <HAL_SPI_IRQHandler+0x170>
          {
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681a      	ldr	r2, [r3, #0]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c08:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007c0a:	601a      	str	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint32_t);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c10:	1d1a      	adds	r2, r3, #4
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	665a      	str	r2, [r3, #100]	; 0x64
 8007c16:	e01d      	b.n	8007c54 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 16 Bit mode */
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	2b07      	cmp	r3, #7
 8007c1e:	d90b      	bls.n	8007c38 <HAL_SPI_IRQHandler+0x190>
          {
#if defined (__GNUC__)
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c24:	68fa      	ldr	r2, [r7, #12]
 8007c26:	8812      	ldrh	r2, [r2, #0]
 8007c28:	b292      	uxth	r2, r2
 8007c2a:	801a      	strh	r2, [r3, #0]
#else
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
            hspi->pRxBuffPtr += sizeof(uint16_t);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c30:	1c9a      	adds	r2, r3, #2
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	665a      	str	r2, [r3, #100]	; 0x64
 8007c36:	e00d      	b.n	8007c54 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 8 Bit mode */
          else
          {
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c44:	7812      	ldrb	r2, [r2, #0]
 8007c46:	b2d2      	uxtb	r2, r2
 8007c48:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c4e:	1c5a      	adds	r2, r3, #1
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	665a      	str	r2, [r3, #100]	; 0x64
          }

          hspi->RxXferCount--;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	3b01      	subs	r3, #1
 8007c5e:	b29a      	uxth	r2, r3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d1c2      	bne.n	8007bf8 <HAL_SPI_IRQHandler+0x150>
        }
      }

      /* Call SPI Standard close procedure */
      SPI_CloseTransfer(hspi);
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f000 f926 	bl	8007ec4 <SPI_CloseTransfer>

      hspi->State = HAL_SPI_STATE_READY;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d003      	beq.n	8007c92 <HAL_SPI_IRQHandler+0x1ea>
      {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f7f9 f9b8 	bl	8001000 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
        return;
 8007c90:	e0e3      	b.n	8007e5a <HAL_SPI_IRQHandler+0x3b2>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8007c92:	7cfb      	ldrb	r3, [r7, #19]
 8007c94:	2b05      	cmp	r3, #5
 8007c96:	d103      	bne.n	8007ca0 <HAL_SPI_IRQHandler+0x1f8>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 f8ef 	bl	8007e7c <HAL_SPI_TxRxCpltCallback>
	else
    {
      /* End of the appropriate call */
    }

    return;
 8007c9e:	e0d9      	b.n	8007e54 <HAL_SPI_IRQHandler+0x3ac>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8007ca0:	7cfb      	ldrb	r3, [r7, #19]
 8007ca2:	2b04      	cmp	r3, #4
 8007ca4:	d103      	bne.n	8007cae <HAL_SPI_IRQHandler+0x206>
      HAL_SPI_RxCpltCallback(hspi);
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f7f9 f98a 	bl	8000fc0 <HAL_SPI_RxCpltCallback>
    return;
 8007cac:	e0d2      	b.n	8007e54 <HAL_SPI_IRQHandler+0x3ac>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8007cae:	7cfb      	ldrb	r3, [r7, #19]
 8007cb0:	2b03      	cmp	r3, #3
 8007cb2:	f040 80cf 	bne.w	8007e54 <HAL_SPI_IRQHandler+0x3ac>
      HAL_SPI_TxCpltCallback(hspi);
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f000 f8d6 	bl	8007e68 <HAL_SPI_TxCpltCallback>
    return;
 8007cbc:	e0ca      	b.n	8007e54 <HAL_SPI_IRQHandler+0x3ac>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8007cbe:	69fb      	ldr	r3, [r7, #28]
 8007cc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d00d      	beq.n	8007ce4 <HAL_SPI_IRQHandler+0x23c>
 8007cc8:	6a3b      	ldr	r3, [r7, #32]
 8007cca:	f003 0308 	and.w	r3, r3, #8
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d008      	beq.n	8007ce4 <HAL_SPI_IRQHandler+0x23c>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	699a      	ldr	r2, [r3, #24]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ce0:	619a      	str	r2, [r3, #24]

    return;
 8007ce2:	e0ba      	b.n	8007e5a <HAL_SPI_IRQHandler+0x3b2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	f403 7358 	and.w	r3, r3, #864	; 0x360
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	f000 80b5 	beq.w	8007e5a <HAL_SPI_IRQHandler+0x3b2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00f      	beq.n	8007d1a <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d00:	f043 0204 	orr.w	r2, r3, #4
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	699a      	ldr	r2, [r3, #24]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d18:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d00f      	beq.n	8007d44 <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d2a:	f043 0201 	orr.w	r2, r3, #1
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	699a      	ldr	r2, [r3, #24]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d42:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8007d44:	69bb      	ldr	r3, [r7, #24]
 8007d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00f      	beq.n	8007d6e <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d54:	f043 0208 	orr.w	r2, r3, #8
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	699a      	ldr	r2, [r3, #24]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d6c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8007d6e:	69bb      	ldr	r3, [r7, #24]
 8007d70:	f003 0320 	and.w	r3, r3, #32
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d00f      	beq.n	8007d98 <HAL_SPI_IRQHandler+0x2f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d7e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	699a      	ldr	r2, [r3, #24]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f042 0220 	orr.w	r2, r2, #32
 8007d96:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d05a      	beq.n	8007e58 <HAL_SPI_IRQHandler+0x3b0>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	681a      	ldr	r2, [r3, #0]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f022 0201 	bic.w	r2, r2, #1
 8007db0:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	6919      	ldr	r1, [r3, #16]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	4b28      	ldr	r3, [pc, #160]	; (8007e60 <HAL_SPI_IRQHandler+0x3b8>)
 8007dbe:	400b      	ands	r3, r1
 8007dc0:	6113      	str	r3, [r2, #16]

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007dc8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007dcc:	d138      	bne.n	8007e40 <HAL_SPI_IRQHandler+0x398>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	689a      	ldr	r2, [r3, #8]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8007ddc:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d013      	beq.n	8007e0e <HAL_SPI_IRQHandler+0x366>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007dea:	4a1e      	ldr	r2, [pc, #120]	; (8007e64 <HAL_SPI_IRQHandler+0x3bc>)
 8007dec:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7fb fa96 	bl	8003324 <HAL_DMA_Abort_IT>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d007      	beq.n	8007e0e <HAL_SPI_IRQHandler+0x366>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e04:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d020      	beq.n	8007e58 <HAL_SPI_IRQHandler+0x3b0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e1a:	4a12      	ldr	r2, [pc, #72]	; (8007e64 <HAL_SPI_IRQHandler+0x3bc>)
 8007e1c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e22:	4618      	mov	r0, r3
 8007e24:	f7fb fa7e 	bl	8003324 <HAL_DMA_Abort_IT>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d014      	beq.n	8007e58 <HAL_SPI_IRQHandler+0x3b0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e34:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007e3e:	e00b      	b.n	8007e58 <HAL_SPI_IRQHandler+0x3b0>
        hspi->State = HAL_SPI_STATE_READY;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2201      	movs	r2, #1
 8007e44:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f7f9 f8d9 	bl	8001000 <HAL_SPI_ErrorCallback>
    return;
 8007e4e:	e003      	b.n	8007e58 <HAL_SPI_IRQHandler+0x3b0>
    return;
 8007e50:	bf00      	nop
 8007e52:	e002      	b.n	8007e5a <HAL_SPI_IRQHandler+0x3b2>
    return;
 8007e54:	bf00      	nop
 8007e56:	e000      	b.n	8007e5a <HAL_SPI_IRQHandler+0x3b2>
    return;
 8007e58:	bf00      	nop
  }
}
 8007e5a:	3728      	adds	r7, #40	; 0x28
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}
 8007e60:	fffffc94 	.word	0xfffffc94
 8007e64:	08007e91 	.word	0x08007e91

08007e68 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b083      	sub	sp, #12
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8007e70:	bf00      	nop
 8007e72:	370c      	adds	r7, #12
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8007e84:	bf00      	nop
 8007e86:	370c      	adds	r7, #12
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr

08007e90 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b084      	sub	sp, #16
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e9c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007eb6:	68f8      	ldr	r0, [r7, #12]
 8007eb8:	f7f9 f8a2 	bl	8001000 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007ebc:	bf00      	nop
 8007ebe:	3710      	adds	r7, #16
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b085      	sub	sp, #20
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	695b      	ldr	r3, [r3, #20]
 8007ed2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	699a      	ldr	r2, [r3, #24]
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f042 0208 	orr.w	r2, r2, #8
 8007ee2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	699a      	ldr	r2, [r3, #24]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f042 0210 	orr.w	r2, r2, #16
 8007ef2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	681a      	ldr	r2, [r3, #0]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f022 0201 	bic.w	r2, r2, #1
 8007f02:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	6919      	ldr	r1, [r3, #16]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	4b3c      	ldr	r3, [pc, #240]	; (8008000 <SPI_CloseTransfer+0x13c>)
 8007f10:	400b      	ands	r3, r1
 8007f12:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	689a      	ldr	r2, [r3, #8]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8007f22:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	2b04      	cmp	r3, #4
 8007f2e:	d014      	beq.n	8007f5a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f003 0320 	and.w	r3, r3, #32
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d00f      	beq.n	8007f5a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f40:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	699a      	ldr	r2, [r3, #24]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f042 0220 	orr.w	r2, r2, #32
 8007f58:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	2b03      	cmp	r3, #3
 8007f64:	d014      	beq.n	8007f90 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d00f      	beq.n	8007f90 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f76:	f043 0204 	orr.w	r2, r3, #4
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	699a      	ldr	r2, [r3, #24]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f8e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d00f      	beq.n	8007fba <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007fa0:	f043 0201 	orr.w	r2, r3, #1
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	699a      	ldr	r2, [r3, #24]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007fb8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d00f      	beq.n	8007fe4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007fca:	f043 0208 	orr.w	r2, r3, #8
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	699a      	ldr	r2, [r3, #24]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fe2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8007ff4:	bf00      	nop
 8007ff6:	3714      	adds	r7, #20
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr
 8008000:	fffffc90 	.word	0xfffffc90

08008004 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8008004:	b480      	push	{r7}
 8008006:	b085      	sub	sp, #20
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008010:	095b      	lsrs	r3, r3, #5
 8008012:	3301      	adds	r3, #1
 8008014:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	68db      	ldr	r3, [r3, #12]
 800801a:	3301      	adds	r3, #1
 800801c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	3307      	adds	r3, #7
 8008022:	08db      	lsrs	r3, r3, #3
 8008024:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	68fa      	ldr	r2, [r7, #12]
 800802a:	fb02 f303 	mul.w	r3, r2, r3
}
 800802e:	4618      	mov	r0, r3
 8008030:	3714      	adds	r7, #20
 8008032:	46bd      	mov	sp, r7
 8008034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008038:	4770      	bx	lr

0800803a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800803a:	b580      	push	{r7, lr}
 800803c:	b082      	sub	sp, #8
 800803e:	af00      	add	r7, sp, #0
 8008040:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d101      	bne.n	800804c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008048:	2301      	movs	r3, #1
 800804a:	e042      	b.n	80080d2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008052:	2b00      	cmp	r3, #0
 8008054:	d106      	bne.n	8008064 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f7f9 f988 	bl	8001374 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2224      	movs	r2, #36	; 0x24
 8008068:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f022 0201 	bic.w	r2, r2, #1
 800807a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 fb7d 	bl	800877c <UART_SetConfig>
 8008082:	4603      	mov	r3, r0
 8008084:	2b01      	cmp	r3, #1
 8008086:	d101      	bne.n	800808c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008088:	2301      	movs	r3, #1
 800808a:	e022      	b.n	80080d2 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008090:	2b00      	cmp	r3, #0
 8008092:	d002      	beq.n	800809a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f001 f8d1 	bl	800923c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	685a      	ldr	r2, [r3, #4]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80080a8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	689a      	ldr	r2, [r3, #8]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80080b8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f042 0201 	orr.w	r2, r2, #1
 80080c8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f001 f958 	bl	8009380 <UART_CheckIdleState>
 80080d0:	4603      	mov	r3, r0
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3708      	adds	r7, #8
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}
	...

080080dc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	60f8      	str	r0, [r7, #12]
 80080e4:	60b9      	str	r1, [r7, #8]
 80080e6:	4613      	mov	r3, r2
 80080e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080f0:	2b20      	cmp	r3, #32
 80080f2:	d168      	bne.n	80081c6 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d002      	beq.n	8008100 <HAL_UART_Transmit_DMA+0x24>
 80080fa:	88fb      	ldrh	r3, [r7, #6]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d101      	bne.n	8008104 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008100:	2301      	movs	r3, #1
 8008102:	e061      	b.n	80081c8 <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800810a:	2b01      	cmp	r3, #1
 800810c:	d101      	bne.n	8008112 <HAL_UART_Transmit_DMA+0x36>
 800810e:	2302      	movs	r3, #2
 8008110:	e05a      	b.n	80081c8 <HAL_UART_Transmit_DMA+0xec>
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2201      	movs	r2, #1
 8008116:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	68ba      	ldr	r2, [r7, #8]
 800811e:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	88fa      	ldrh	r2, [r7, #6]
 8008124:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	88fa      	ldrh	r2, [r7, #6]
 800812c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2200      	movs	r2, #0
 8008134:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2221      	movs	r2, #33	; 0x21
 800813c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008144:	2b00      	cmp	r3, #0
 8008146:	d02c      	beq.n	80081a2 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800814c:	4a20      	ldr	r2, [pc, #128]	; (80081d0 <HAL_UART_Transmit_DMA+0xf4>)
 800814e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008154:	4a1f      	ldr	r2, [pc, #124]	; (80081d4 <HAL_UART_Transmit_DMA+0xf8>)
 8008156:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800815c:	4a1e      	ldr	r2, [pc, #120]	; (80081d8 <HAL_UART_Transmit_DMA+0xfc>)
 800815e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008164:	2200      	movs	r2, #0
 8008166:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008170:	4619      	mov	r1, r3
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	3328      	adds	r3, #40	; 0x28
 8008178:	461a      	mov	r2, r3
 800817a:	88fb      	ldrh	r3, [r7, #6]
 800817c:	f7fa fb4a 	bl	8002814 <HAL_DMA_Start_IT>
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d00d      	beq.n	80081a2 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2210      	movs	r2, #16
 800818a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2200      	movs	r2, #0
 8008192:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2220      	movs	r2, #32
 800819a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	e012      	b.n	80081c8 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	2240      	movs	r2, #64	; 0x40
 80081a8:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2200      	movs	r2, #0
 80081ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	689a      	ldr	r2, [r3, #8]
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80081c0:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80081c2:	2300      	movs	r3, #0
 80081c4:	e000      	b.n	80081c8 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 80081c6:	2302      	movs	r3, #2
  }
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3710      	adds	r7, #16
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}
 80081d0:	080095b9 	.word	0x080095b9
 80081d4:	08009609 	.word	0x08009609
 80081d8:	08009625 	.word	0x08009625

080081dc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b088      	sub	sp, #32
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	69db      	ldr	r3, [r3, #28]
 80081ea:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80081fc:	69fa      	ldr	r2, [r7, #28]
 80081fe:	f640 030f 	movw	r3, #2063	; 0x80f
 8008202:	4013      	ands	r3, r2
 8008204:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d118      	bne.n	800823e <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800820c:	69fb      	ldr	r3, [r7, #28]
 800820e:	f003 0320 	and.w	r3, r3, #32
 8008212:	2b00      	cmp	r3, #0
 8008214:	d013      	beq.n	800823e <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008216:	69bb      	ldr	r3, [r7, #24]
 8008218:	f003 0320 	and.w	r3, r3, #32
 800821c:	2b00      	cmp	r3, #0
 800821e:	d104      	bne.n	800822a <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008226:	2b00      	cmp	r3, #0
 8008228:	d009      	beq.n	800823e <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800822e:	2b00      	cmp	r3, #0
 8008230:	f000 8282 	beq.w	8008738 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	4798      	blx	r3
      }
      return;
 800823c:	e27c      	b.n	8008738 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	2b00      	cmp	r3, #0
 8008242:	f000 80ef 	beq.w	8008424 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008246:	697a      	ldr	r2, [r7, #20]
 8008248:	4b73      	ldr	r3, [pc, #460]	; (8008418 <HAL_UART_IRQHandler+0x23c>)
 800824a:	4013      	ands	r3, r2
 800824c:	2b00      	cmp	r3, #0
 800824e:	d105      	bne.n	800825c <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008250:	69ba      	ldr	r2, [r7, #24]
 8008252:	4b72      	ldr	r3, [pc, #456]	; (800841c <HAL_UART_IRQHandler+0x240>)
 8008254:	4013      	ands	r3, r2
 8008256:	2b00      	cmp	r3, #0
 8008258:	f000 80e4 	beq.w	8008424 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800825c:	69fb      	ldr	r3, [r7, #28]
 800825e:	f003 0301 	and.w	r3, r3, #1
 8008262:	2b00      	cmp	r3, #0
 8008264:	d010      	beq.n	8008288 <HAL_UART_IRQHandler+0xac>
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800826c:	2b00      	cmp	r3, #0
 800826e:	d00b      	beq.n	8008288 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	2201      	movs	r2, #1
 8008276:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800827e:	f043 0201 	orr.w	r2, r3, #1
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008288:	69fb      	ldr	r3, [r7, #28]
 800828a:	f003 0302 	and.w	r3, r3, #2
 800828e:	2b00      	cmp	r3, #0
 8008290:	d010      	beq.n	80082b4 <HAL_UART_IRQHandler+0xd8>
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	f003 0301 	and.w	r3, r3, #1
 8008298:	2b00      	cmp	r3, #0
 800829a:	d00b      	beq.n	80082b4 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	2202      	movs	r2, #2
 80082a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80082aa:	f043 0204 	orr.w	r2, r3, #4
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	f003 0304 	and.w	r3, r3, #4
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d010      	beq.n	80082e0 <HAL_UART_IRQHandler+0x104>
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	f003 0301 	and.w	r3, r3, #1
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d00b      	beq.n	80082e0 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	2204      	movs	r2, #4
 80082ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80082d6:	f043 0202 	orr.w	r2, r3, #2
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80082e0:	69fb      	ldr	r3, [r7, #28]
 80082e2:	f003 0308 	and.w	r3, r3, #8
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d015      	beq.n	8008316 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80082ea:	69bb      	ldr	r3, [r7, #24]
 80082ec:	f003 0320 	and.w	r3, r3, #32
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d104      	bne.n	80082fe <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80082f4:	697a      	ldr	r2, [r7, #20]
 80082f6:	4b48      	ldr	r3, [pc, #288]	; (8008418 <HAL_UART_IRQHandler+0x23c>)
 80082f8:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00b      	beq.n	8008316 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	2208      	movs	r2, #8
 8008304:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800830c:	f043 0208 	orr.w	r2, r3, #8
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008316:	69fb      	ldr	r3, [r7, #28]
 8008318:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800831c:	2b00      	cmp	r3, #0
 800831e:	d011      	beq.n	8008344 <HAL_UART_IRQHandler+0x168>
 8008320:	69bb      	ldr	r3, [r7, #24]
 8008322:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008326:	2b00      	cmp	r3, #0
 8008328:	d00c      	beq.n	8008344 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008332:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800833a:	f043 0220 	orr.w	r2, r3, #32
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800834a:	2b00      	cmp	r3, #0
 800834c:	f000 81f6 	beq.w	800873c <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008350:	69fb      	ldr	r3, [r7, #28]
 8008352:	f003 0320 	and.w	r3, r3, #32
 8008356:	2b00      	cmp	r3, #0
 8008358:	d011      	beq.n	800837e <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800835a:	69bb      	ldr	r3, [r7, #24]
 800835c:	f003 0320 	and.w	r3, r3, #32
 8008360:	2b00      	cmp	r3, #0
 8008362:	d104      	bne.n	800836e <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800836a:	2b00      	cmp	r3, #0
 800836c:	d007      	beq.n	800837e <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008372:	2b00      	cmp	r3, #0
 8008374:	d003      	beq.n	800837e <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008384:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008390:	2b40      	cmp	r3, #64	; 0x40
 8008392:	d004      	beq.n	800839e <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800839a:	2b00      	cmp	r3, #0
 800839c:	d031      	beq.n	8008402 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f001 f8d8 	bl	8009554 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	689b      	ldr	r3, [r3, #8]
 80083aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083ae:	2b40      	cmp	r3, #64	; 0x40
 80083b0:	d123      	bne.n	80083fa <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	689a      	ldr	r2, [r3, #8]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083c0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d013      	beq.n	80083f2 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083ce:	4a14      	ldr	r2, [pc, #80]	; (8008420 <HAL_UART_IRQHandler+0x244>)
 80083d0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083d6:	4618      	mov	r0, r3
 80083d8:	f7fa ffa4 	bl	8003324 <HAL_DMA_Abort_IT>
 80083dc:	4603      	mov	r3, r0
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d017      	beq.n	8008412 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 80083ec:	4610      	mov	r0, r2
 80083ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083f0:	e00f      	b.n	8008412 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f7f8 fe24 	bl	8001040 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083f8:	e00b      	b.n	8008412 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f7f8 fe20 	bl	8001040 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008400:	e007      	b.n	8008412 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f7f8 fe1c 	bl	8001040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8008410:	e194      	b.n	800873c <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008412:	bf00      	nop
    return;
 8008414:	e192      	b.n	800873c <HAL_UART_IRQHandler+0x560>
 8008416:	bf00      	nop
 8008418:	10000001 	.word	0x10000001
 800841c:	04000120 	.word	0x04000120
 8008420:	080096a5 	.word	0x080096a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008428:	2b01      	cmp	r3, #1
 800842a:	f040 810f 	bne.w	800864c <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800842e:	69fb      	ldr	r3, [r7, #28]
 8008430:	f003 0310 	and.w	r3, r3, #16
 8008434:	2b00      	cmp	r3, #0
 8008436:	f000 8109 	beq.w	800864c <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	f003 0310 	and.w	r3, r3, #16
 8008440:	2b00      	cmp	r3, #0
 8008442:	f000 8103 	beq.w	800864c <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	2210      	movs	r2, #16
 800844c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008458:	2b40      	cmp	r3, #64	; 0x40
 800845a:	f040 80bb 	bne.w	80085d4 <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a96      	ldr	r2, [pc, #600]	; (80086c0 <HAL_UART_IRQHandler+0x4e4>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d059      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4a94      	ldr	r2, [pc, #592]	; (80086c4 <HAL_UART_IRQHandler+0x4e8>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d053      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a92      	ldr	r2, [pc, #584]	; (80086c8 <HAL_UART_IRQHandler+0x4ec>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d04d      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a90      	ldr	r2, [pc, #576]	; (80086cc <HAL_UART_IRQHandler+0x4f0>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d047      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a8e      	ldr	r2, [pc, #568]	; (80086d0 <HAL_UART_IRQHandler+0x4f4>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d041      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a8c      	ldr	r2, [pc, #560]	; (80086d4 <HAL_UART_IRQHandler+0x4f8>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d03b      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a8a      	ldr	r2, [pc, #552]	; (80086d8 <HAL_UART_IRQHandler+0x4fc>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d035      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a88      	ldr	r2, [pc, #544]	; (80086dc <HAL_UART_IRQHandler+0x500>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d02f      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a86      	ldr	r2, [pc, #536]	; (80086e0 <HAL_UART_IRQHandler+0x504>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d029      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a84      	ldr	r2, [pc, #528]	; (80086e4 <HAL_UART_IRQHandler+0x508>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d023      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a82      	ldr	r2, [pc, #520]	; (80086e8 <HAL_UART_IRQHandler+0x50c>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d01d      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a80      	ldr	r2, [pc, #512]	; (80086ec <HAL_UART_IRQHandler+0x510>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d017      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a7e      	ldr	r2, [pc, #504]	; (80086f0 <HAL_UART_IRQHandler+0x514>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d011      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a7c      	ldr	r2, [pc, #496]	; (80086f4 <HAL_UART_IRQHandler+0x518>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d00b      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a7a      	ldr	r2, [pc, #488]	; (80086f8 <HAL_UART_IRQHandler+0x51c>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d005      	beq.n	800851e <HAL_UART_IRQHandler+0x342>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a78      	ldr	r2, [pc, #480]	; (80086fc <HAL_UART_IRQHandler+0x520>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d105      	bne.n	800852a <HAL_UART_IRQHandler+0x34e>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	b29b      	uxth	r3, r3
 8008528:	e004      	b.n	8008534 <HAL_UART_IRQHandler+0x358>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	b29b      	uxth	r3, r3
 8008534:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8008536:	893b      	ldrh	r3, [r7, #8]
 8008538:	2b00      	cmp	r3, #0
 800853a:	f000 8101 	beq.w	8008740 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008544:	893a      	ldrh	r2, [r7, #8]
 8008546:	429a      	cmp	r2, r3
 8008548:	f080 80fa 	bcs.w	8008740 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	893a      	ldrh	r2, [r7, #8]
 8008550:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008558:	69db      	ldr	r3, [r3, #28]
 800855a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800855e:	d02b      	beq.n	80085b8 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	681a      	ldr	r2, [r3, #0]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800856e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	689a      	ldr	r2, [r3, #8]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f022 0201 	bic.w	r2, r2, #1
 800857e:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	689a      	ldr	r2, [r3, #8]
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800858e:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2220      	movs	r2, #32
 8008594:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2200      	movs	r2, #0
 800859c:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f022 0210 	bic.w	r2, r2, #16
 80085ac:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7fa fb98 	bl	8002ce8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80085c4:	b29b      	uxth	r3, r3
 80085c6:	1ad3      	subs	r3, r2, r3
 80085c8:	b29b      	uxth	r3, r3
 80085ca:	4619      	mov	r1, r3
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 f8c9 	bl	8008764 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80085d2:	e0b5      	b.n	8008740 <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	1ad3      	subs	r3, r2, r3
 80085e4:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	f000 80a8 	beq.w	8008744 <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 80085f4:	897b      	ldrh	r3, [r7, #10]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	f000 80a4 	beq.w	8008744 <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800860a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	6899      	ldr	r1, [r3, #8]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	4b3a      	ldr	r3, [pc, #232]	; (8008700 <HAL_UART_IRQHandler+0x524>)
 8008618:	400b      	ands	r3, r1
 800861a:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2220      	movs	r2, #32
 8008620:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2200      	movs	r2, #0
 8008628:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2200      	movs	r2, #0
 800862e:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	681a      	ldr	r2, [r3, #0]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f022 0210 	bic.w	r2, r2, #16
 800863e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008640:	897b      	ldrh	r3, [r7, #10]
 8008642:	4619      	mov	r1, r3
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f000 f88d 	bl	8008764 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800864a:	e07b      	b.n	8008744 <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800864c:	69fb      	ldr	r3, [r7, #28]
 800864e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008652:	2b00      	cmp	r3, #0
 8008654:	d00d      	beq.n	8008672 <HAL_UART_IRQHandler+0x496>
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800865c:	2b00      	cmp	r3, #0
 800865e:	d008      	beq.n	8008672 <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008668:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f001 f84a 	bl	8009704 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008670:	e06b      	b.n	800874a <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008672:	69fb      	ldr	r3, [r7, #28]
 8008674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008678:	2b00      	cmp	r3, #0
 800867a:	d012      	beq.n	80086a2 <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800867c:	69bb      	ldr	r3, [r7, #24]
 800867e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008682:	2b00      	cmp	r3, #0
 8008684:	d104      	bne.n	8008690 <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800868c:	2b00      	cmp	r3, #0
 800868e:	d008      	beq.n	80086a2 <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008694:	2b00      	cmp	r3, #0
 8008696:	d057      	beq.n	8008748 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	4798      	blx	r3
    }
    return;
 80086a0:	e052      	b.n	8008748 <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80086a2:	69fb      	ldr	r3, [r7, #28]
 80086a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d02b      	beq.n	8008704 <HAL_UART_IRQHandler+0x528>
 80086ac:	69bb      	ldr	r3, [r7, #24]
 80086ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d026      	beq.n	8008704 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f001 f80a 	bl	80096d0 <UART_EndTransmit_IT>
    return;
 80086bc:	e045      	b.n	800874a <HAL_UART_IRQHandler+0x56e>
 80086be:	bf00      	nop
 80086c0:	40020010 	.word	0x40020010
 80086c4:	40020028 	.word	0x40020028
 80086c8:	40020040 	.word	0x40020040
 80086cc:	40020058 	.word	0x40020058
 80086d0:	40020070 	.word	0x40020070
 80086d4:	40020088 	.word	0x40020088
 80086d8:	400200a0 	.word	0x400200a0
 80086dc:	400200b8 	.word	0x400200b8
 80086e0:	40020410 	.word	0x40020410
 80086e4:	40020428 	.word	0x40020428
 80086e8:	40020440 	.word	0x40020440
 80086ec:	40020458 	.word	0x40020458
 80086f0:	40020470 	.word	0x40020470
 80086f4:	40020488 	.word	0x40020488
 80086f8:	400204a0 	.word	0x400204a0
 80086fc:	400204b8 	.word	0x400204b8
 8008700:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008704:	69fb      	ldr	r3, [r7, #28]
 8008706:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800870a:	2b00      	cmp	r3, #0
 800870c:	d008      	beq.n	8008720 <HAL_UART_IRQHandler+0x544>
 800870e:	69bb      	ldr	r3, [r7, #24]
 8008710:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008714:	2b00      	cmp	r3, #0
 8008716:	d003      	beq.n	8008720 <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f001 f807 	bl	800972c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800871e:	e014      	b.n	800874a <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008720:	69fb      	ldr	r3, [r7, #28]
 8008722:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008726:	2b00      	cmp	r3, #0
 8008728:	d00f      	beq.n	800874a <HAL_UART_IRQHandler+0x56e>
 800872a:	69bb      	ldr	r3, [r7, #24]
 800872c:	2b00      	cmp	r3, #0
 800872e:	da0c      	bge.n	800874a <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f000 fff1 	bl	8009718 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008736:	e008      	b.n	800874a <HAL_UART_IRQHandler+0x56e>
      return;
 8008738:	bf00      	nop
 800873a:	e006      	b.n	800874a <HAL_UART_IRQHandler+0x56e>
    return;
 800873c:	bf00      	nop
 800873e:	e004      	b.n	800874a <HAL_UART_IRQHandler+0x56e>
      return;
 8008740:	bf00      	nop
 8008742:	e002      	b.n	800874a <HAL_UART_IRQHandler+0x56e>
      return;
 8008744:	bf00      	nop
 8008746:	e000      	b.n	800874a <HAL_UART_IRQHandler+0x56e>
    return;
 8008748:	bf00      	nop
  }
}
 800874a:	3720      	adds	r7, #32
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008750:	b480      	push	{r7}
 8008752:	b083      	sub	sp, #12
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008758:	bf00      	nop
 800875a:	370c      	adds	r7, #12
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr

08008764 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008764:	b480      	push	{r7}
 8008766:	b083      	sub	sp, #12
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
 800876c:	460b      	mov	r3, r1
 800876e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008770:	bf00      	nop
 8008772:	370c      	adds	r7, #12
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr

0800877c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800877c:	b5b0      	push	{r4, r5, r7, lr}
 800877e:	b08e      	sub	sp, #56	; 0x38
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008784:	2300      	movs	r3, #0
 8008786:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	689a      	ldr	r2, [r3, #8]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	691b      	ldr	r3, [r3, #16]
 8008792:	431a      	orrs	r2, r3
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	695b      	ldr	r3, [r3, #20]
 8008798:	431a      	orrs	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	69db      	ldr	r3, [r3, #28]
 800879e:	4313      	orrs	r3, r2
 80087a0:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	4bbf      	ldr	r3, [pc, #764]	; (8008aa8 <UART_SetConfig+0x32c>)
 80087aa:	4013      	ands	r3, r2
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	6812      	ldr	r2, [r2, #0]
 80087b0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80087b2:	430b      	orrs	r3, r1
 80087b4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	68da      	ldr	r2, [r3, #12]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	430a      	orrs	r2, r1
 80087ca:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	699b      	ldr	r3, [r3, #24]
 80087d0:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4ab5      	ldr	r2, [pc, #724]	; (8008aac <UART_SetConfig+0x330>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d004      	beq.n	80087e6 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6a1b      	ldr	r3, [r3, #32]
 80087e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80087e2:	4313      	orrs	r3, r2
 80087e4:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	689a      	ldr	r2, [r3, #8]
 80087ec:	4bb0      	ldr	r3, [pc, #704]	; (8008ab0 <UART_SetConfig+0x334>)
 80087ee:	4013      	ands	r3, r2
 80087f0:	687a      	ldr	r2, [r7, #4]
 80087f2:	6812      	ldr	r2, [r2, #0]
 80087f4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80087f6:	430b      	orrs	r3, r1
 80087f8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008800:	f023 010f 	bic.w	r1, r3, #15
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	430a      	orrs	r2, r1
 800880e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4aa7      	ldr	r2, [pc, #668]	; (8008ab4 <UART_SetConfig+0x338>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d176      	bne.n	8008908 <UART_SetConfig+0x18c>
 800881a:	4ba7      	ldr	r3, [pc, #668]	; (8008ab8 <UART_SetConfig+0x33c>)
 800881c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800881e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008822:	2b28      	cmp	r3, #40	; 0x28
 8008824:	d86c      	bhi.n	8008900 <UART_SetConfig+0x184>
 8008826:	a201      	add	r2, pc, #4	; (adr r2, 800882c <UART_SetConfig+0xb0>)
 8008828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800882c:	080088d1 	.word	0x080088d1
 8008830:	08008901 	.word	0x08008901
 8008834:	08008901 	.word	0x08008901
 8008838:	08008901 	.word	0x08008901
 800883c:	08008901 	.word	0x08008901
 8008840:	08008901 	.word	0x08008901
 8008844:	08008901 	.word	0x08008901
 8008848:	08008901 	.word	0x08008901
 800884c:	080088d9 	.word	0x080088d9
 8008850:	08008901 	.word	0x08008901
 8008854:	08008901 	.word	0x08008901
 8008858:	08008901 	.word	0x08008901
 800885c:	08008901 	.word	0x08008901
 8008860:	08008901 	.word	0x08008901
 8008864:	08008901 	.word	0x08008901
 8008868:	08008901 	.word	0x08008901
 800886c:	080088e1 	.word	0x080088e1
 8008870:	08008901 	.word	0x08008901
 8008874:	08008901 	.word	0x08008901
 8008878:	08008901 	.word	0x08008901
 800887c:	08008901 	.word	0x08008901
 8008880:	08008901 	.word	0x08008901
 8008884:	08008901 	.word	0x08008901
 8008888:	08008901 	.word	0x08008901
 800888c:	080088e9 	.word	0x080088e9
 8008890:	08008901 	.word	0x08008901
 8008894:	08008901 	.word	0x08008901
 8008898:	08008901 	.word	0x08008901
 800889c:	08008901 	.word	0x08008901
 80088a0:	08008901 	.word	0x08008901
 80088a4:	08008901 	.word	0x08008901
 80088a8:	08008901 	.word	0x08008901
 80088ac:	080088f1 	.word	0x080088f1
 80088b0:	08008901 	.word	0x08008901
 80088b4:	08008901 	.word	0x08008901
 80088b8:	08008901 	.word	0x08008901
 80088bc:	08008901 	.word	0x08008901
 80088c0:	08008901 	.word	0x08008901
 80088c4:	08008901 	.word	0x08008901
 80088c8:	08008901 	.word	0x08008901
 80088cc:	080088f9 	.word	0x080088f9
 80088d0:	2301      	movs	r3, #1
 80088d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088d6:	e222      	b.n	8008d1e <UART_SetConfig+0x5a2>
 80088d8:	2304      	movs	r3, #4
 80088da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088de:	e21e      	b.n	8008d1e <UART_SetConfig+0x5a2>
 80088e0:	2308      	movs	r3, #8
 80088e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088e6:	e21a      	b.n	8008d1e <UART_SetConfig+0x5a2>
 80088e8:	2310      	movs	r3, #16
 80088ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088ee:	e216      	b.n	8008d1e <UART_SetConfig+0x5a2>
 80088f0:	2320      	movs	r3, #32
 80088f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088f6:	e212      	b.n	8008d1e <UART_SetConfig+0x5a2>
 80088f8:	2340      	movs	r3, #64	; 0x40
 80088fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088fe:	e20e      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008900:	2380      	movs	r3, #128	; 0x80
 8008902:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008906:	e20a      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a6b      	ldr	r2, [pc, #428]	; (8008abc <UART_SetConfig+0x340>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d130      	bne.n	8008974 <UART_SetConfig+0x1f8>
 8008912:	4b69      	ldr	r3, [pc, #420]	; (8008ab8 <UART_SetConfig+0x33c>)
 8008914:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008916:	f003 0307 	and.w	r3, r3, #7
 800891a:	2b05      	cmp	r3, #5
 800891c:	d826      	bhi.n	800896c <UART_SetConfig+0x1f0>
 800891e:	a201      	add	r2, pc, #4	; (adr r2, 8008924 <UART_SetConfig+0x1a8>)
 8008920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008924:	0800893d 	.word	0x0800893d
 8008928:	08008945 	.word	0x08008945
 800892c:	0800894d 	.word	0x0800894d
 8008930:	08008955 	.word	0x08008955
 8008934:	0800895d 	.word	0x0800895d
 8008938:	08008965 	.word	0x08008965
 800893c:	2300      	movs	r3, #0
 800893e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008942:	e1ec      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008944:	2304      	movs	r3, #4
 8008946:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800894a:	e1e8      	b.n	8008d1e <UART_SetConfig+0x5a2>
 800894c:	2308      	movs	r3, #8
 800894e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008952:	e1e4      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008954:	2310      	movs	r3, #16
 8008956:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800895a:	e1e0      	b.n	8008d1e <UART_SetConfig+0x5a2>
 800895c:	2320      	movs	r3, #32
 800895e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008962:	e1dc      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008964:	2340      	movs	r3, #64	; 0x40
 8008966:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800896a:	e1d8      	b.n	8008d1e <UART_SetConfig+0x5a2>
 800896c:	2380      	movs	r3, #128	; 0x80
 800896e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008972:	e1d4      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a51      	ldr	r2, [pc, #324]	; (8008ac0 <UART_SetConfig+0x344>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d130      	bne.n	80089e0 <UART_SetConfig+0x264>
 800897e:	4b4e      	ldr	r3, [pc, #312]	; (8008ab8 <UART_SetConfig+0x33c>)
 8008980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008982:	f003 0307 	and.w	r3, r3, #7
 8008986:	2b05      	cmp	r3, #5
 8008988:	d826      	bhi.n	80089d8 <UART_SetConfig+0x25c>
 800898a:	a201      	add	r2, pc, #4	; (adr r2, 8008990 <UART_SetConfig+0x214>)
 800898c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008990:	080089a9 	.word	0x080089a9
 8008994:	080089b1 	.word	0x080089b1
 8008998:	080089b9 	.word	0x080089b9
 800899c:	080089c1 	.word	0x080089c1
 80089a0:	080089c9 	.word	0x080089c9
 80089a4:	080089d1 	.word	0x080089d1
 80089a8:	2300      	movs	r3, #0
 80089aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80089ae:	e1b6      	b.n	8008d1e <UART_SetConfig+0x5a2>
 80089b0:	2304      	movs	r3, #4
 80089b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80089b6:	e1b2      	b.n	8008d1e <UART_SetConfig+0x5a2>
 80089b8:	2308      	movs	r3, #8
 80089ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80089be:	e1ae      	b.n	8008d1e <UART_SetConfig+0x5a2>
 80089c0:	2310      	movs	r3, #16
 80089c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80089c6:	e1aa      	b.n	8008d1e <UART_SetConfig+0x5a2>
 80089c8:	2320      	movs	r3, #32
 80089ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80089ce:	e1a6      	b.n	8008d1e <UART_SetConfig+0x5a2>
 80089d0:	2340      	movs	r3, #64	; 0x40
 80089d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80089d6:	e1a2      	b.n	8008d1e <UART_SetConfig+0x5a2>
 80089d8:	2380      	movs	r3, #128	; 0x80
 80089da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80089de:	e19e      	b.n	8008d1e <UART_SetConfig+0x5a2>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a37      	ldr	r2, [pc, #220]	; (8008ac4 <UART_SetConfig+0x348>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d130      	bne.n	8008a4c <UART_SetConfig+0x2d0>
 80089ea:	4b33      	ldr	r3, [pc, #204]	; (8008ab8 <UART_SetConfig+0x33c>)
 80089ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089ee:	f003 0307 	and.w	r3, r3, #7
 80089f2:	2b05      	cmp	r3, #5
 80089f4:	d826      	bhi.n	8008a44 <UART_SetConfig+0x2c8>
 80089f6:	a201      	add	r2, pc, #4	; (adr r2, 80089fc <UART_SetConfig+0x280>)
 80089f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089fc:	08008a15 	.word	0x08008a15
 8008a00:	08008a1d 	.word	0x08008a1d
 8008a04:	08008a25 	.word	0x08008a25
 8008a08:	08008a2d 	.word	0x08008a2d
 8008a0c:	08008a35 	.word	0x08008a35
 8008a10:	08008a3d 	.word	0x08008a3d
 8008a14:	2300      	movs	r3, #0
 8008a16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a1a:	e180      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008a1c:	2304      	movs	r3, #4
 8008a1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a22:	e17c      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008a24:	2308      	movs	r3, #8
 8008a26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a2a:	e178      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008a2c:	2310      	movs	r3, #16
 8008a2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a32:	e174      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008a34:	2320      	movs	r3, #32
 8008a36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a3a:	e170      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008a3c:	2340      	movs	r3, #64	; 0x40
 8008a3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a42:	e16c      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008a44:	2380      	movs	r3, #128	; 0x80
 8008a46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a4a:	e168      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a1d      	ldr	r2, [pc, #116]	; (8008ac8 <UART_SetConfig+0x34c>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d142      	bne.n	8008adc <UART_SetConfig+0x360>
 8008a56:	4b18      	ldr	r3, [pc, #96]	; (8008ab8 <UART_SetConfig+0x33c>)
 8008a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a5a:	f003 0307 	and.w	r3, r3, #7
 8008a5e:	2b05      	cmp	r3, #5
 8008a60:	d838      	bhi.n	8008ad4 <UART_SetConfig+0x358>
 8008a62:	a201      	add	r2, pc, #4	; (adr r2, 8008a68 <UART_SetConfig+0x2ec>)
 8008a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a68:	08008a81 	.word	0x08008a81
 8008a6c:	08008a89 	.word	0x08008a89
 8008a70:	08008a91 	.word	0x08008a91
 8008a74:	08008a99 	.word	0x08008a99
 8008a78:	08008aa1 	.word	0x08008aa1
 8008a7c:	08008acd 	.word	0x08008acd
 8008a80:	2300      	movs	r3, #0
 8008a82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a86:	e14a      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008a88:	2304      	movs	r3, #4
 8008a8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a8e:	e146      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008a90:	2308      	movs	r3, #8
 8008a92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a96:	e142      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008a98:	2310      	movs	r3, #16
 8008a9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a9e:	e13e      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008aa0:	2320      	movs	r3, #32
 8008aa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008aa6:	e13a      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008aa8:	cfff69f3 	.word	0xcfff69f3
 8008aac:	58000c00 	.word	0x58000c00
 8008ab0:	11fff4ff 	.word	0x11fff4ff
 8008ab4:	40011000 	.word	0x40011000
 8008ab8:	58024400 	.word	0x58024400
 8008abc:	40004400 	.word	0x40004400
 8008ac0:	40004800 	.word	0x40004800
 8008ac4:	40004c00 	.word	0x40004c00
 8008ac8:	40005000 	.word	0x40005000
 8008acc:	2340      	movs	r3, #64	; 0x40
 8008ace:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ad2:	e124      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008ad4:	2380      	movs	r3, #128	; 0x80
 8008ad6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ada:	e120      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4acc      	ldr	r2, [pc, #816]	; (8008e14 <UART_SetConfig+0x698>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d176      	bne.n	8008bd4 <UART_SetConfig+0x458>
 8008ae6:	4bcc      	ldr	r3, [pc, #816]	; (8008e18 <UART_SetConfig+0x69c>)
 8008ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008aea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008aee:	2b28      	cmp	r3, #40	; 0x28
 8008af0:	d86c      	bhi.n	8008bcc <UART_SetConfig+0x450>
 8008af2:	a201      	add	r2, pc, #4	; (adr r2, 8008af8 <UART_SetConfig+0x37c>)
 8008af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008af8:	08008b9d 	.word	0x08008b9d
 8008afc:	08008bcd 	.word	0x08008bcd
 8008b00:	08008bcd 	.word	0x08008bcd
 8008b04:	08008bcd 	.word	0x08008bcd
 8008b08:	08008bcd 	.word	0x08008bcd
 8008b0c:	08008bcd 	.word	0x08008bcd
 8008b10:	08008bcd 	.word	0x08008bcd
 8008b14:	08008bcd 	.word	0x08008bcd
 8008b18:	08008ba5 	.word	0x08008ba5
 8008b1c:	08008bcd 	.word	0x08008bcd
 8008b20:	08008bcd 	.word	0x08008bcd
 8008b24:	08008bcd 	.word	0x08008bcd
 8008b28:	08008bcd 	.word	0x08008bcd
 8008b2c:	08008bcd 	.word	0x08008bcd
 8008b30:	08008bcd 	.word	0x08008bcd
 8008b34:	08008bcd 	.word	0x08008bcd
 8008b38:	08008bad 	.word	0x08008bad
 8008b3c:	08008bcd 	.word	0x08008bcd
 8008b40:	08008bcd 	.word	0x08008bcd
 8008b44:	08008bcd 	.word	0x08008bcd
 8008b48:	08008bcd 	.word	0x08008bcd
 8008b4c:	08008bcd 	.word	0x08008bcd
 8008b50:	08008bcd 	.word	0x08008bcd
 8008b54:	08008bcd 	.word	0x08008bcd
 8008b58:	08008bb5 	.word	0x08008bb5
 8008b5c:	08008bcd 	.word	0x08008bcd
 8008b60:	08008bcd 	.word	0x08008bcd
 8008b64:	08008bcd 	.word	0x08008bcd
 8008b68:	08008bcd 	.word	0x08008bcd
 8008b6c:	08008bcd 	.word	0x08008bcd
 8008b70:	08008bcd 	.word	0x08008bcd
 8008b74:	08008bcd 	.word	0x08008bcd
 8008b78:	08008bbd 	.word	0x08008bbd
 8008b7c:	08008bcd 	.word	0x08008bcd
 8008b80:	08008bcd 	.word	0x08008bcd
 8008b84:	08008bcd 	.word	0x08008bcd
 8008b88:	08008bcd 	.word	0x08008bcd
 8008b8c:	08008bcd 	.word	0x08008bcd
 8008b90:	08008bcd 	.word	0x08008bcd
 8008b94:	08008bcd 	.word	0x08008bcd
 8008b98:	08008bc5 	.word	0x08008bc5
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ba2:	e0bc      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008ba4:	2304      	movs	r3, #4
 8008ba6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008baa:	e0b8      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008bac:	2308      	movs	r3, #8
 8008bae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bb2:	e0b4      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008bb4:	2310      	movs	r3, #16
 8008bb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bba:	e0b0      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008bbc:	2320      	movs	r3, #32
 8008bbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bc2:	e0ac      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008bc4:	2340      	movs	r3, #64	; 0x40
 8008bc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bca:	e0a8      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008bcc:	2380      	movs	r3, #128	; 0x80
 8008bce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bd2:	e0a4      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a90      	ldr	r2, [pc, #576]	; (8008e1c <UART_SetConfig+0x6a0>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d130      	bne.n	8008c40 <UART_SetConfig+0x4c4>
 8008bde:	4b8e      	ldr	r3, [pc, #568]	; (8008e18 <UART_SetConfig+0x69c>)
 8008be0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008be2:	f003 0307 	and.w	r3, r3, #7
 8008be6:	2b05      	cmp	r3, #5
 8008be8:	d826      	bhi.n	8008c38 <UART_SetConfig+0x4bc>
 8008bea:	a201      	add	r2, pc, #4	; (adr r2, 8008bf0 <UART_SetConfig+0x474>)
 8008bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bf0:	08008c09 	.word	0x08008c09
 8008bf4:	08008c11 	.word	0x08008c11
 8008bf8:	08008c19 	.word	0x08008c19
 8008bfc:	08008c21 	.word	0x08008c21
 8008c00:	08008c29 	.word	0x08008c29
 8008c04:	08008c31 	.word	0x08008c31
 8008c08:	2300      	movs	r3, #0
 8008c0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c0e:	e086      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008c10:	2304      	movs	r3, #4
 8008c12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c16:	e082      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008c18:	2308      	movs	r3, #8
 8008c1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c1e:	e07e      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008c20:	2310      	movs	r3, #16
 8008c22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c26:	e07a      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008c28:	2320      	movs	r3, #32
 8008c2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c2e:	e076      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008c30:	2340      	movs	r3, #64	; 0x40
 8008c32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c36:	e072      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008c38:	2380      	movs	r3, #128	; 0x80
 8008c3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c3e:	e06e      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4a76      	ldr	r2, [pc, #472]	; (8008e20 <UART_SetConfig+0x6a4>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d130      	bne.n	8008cac <UART_SetConfig+0x530>
 8008c4a:	4b73      	ldr	r3, [pc, #460]	; (8008e18 <UART_SetConfig+0x69c>)
 8008c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c4e:	f003 0307 	and.w	r3, r3, #7
 8008c52:	2b05      	cmp	r3, #5
 8008c54:	d826      	bhi.n	8008ca4 <UART_SetConfig+0x528>
 8008c56:	a201      	add	r2, pc, #4	; (adr r2, 8008c5c <UART_SetConfig+0x4e0>)
 8008c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c5c:	08008c75 	.word	0x08008c75
 8008c60:	08008c7d 	.word	0x08008c7d
 8008c64:	08008c85 	.word	0x08008c85
 8008c68:	08008c8d 	.word	0x08008c8d
 8008c6c:	08008c95 	.word	0x08008c95
 8008c70:	08008c9d 	.word	0x08008c9d
 8008c74:	2300      	movs	r3, #0
 8008c76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c7a:	e050      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008c7c:	2304      	movs	r3, #4
 8008c7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c82:	e04c      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008c84:	2308      	movs	r3, #8
 8008c86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c8a:	e048      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008c8c:	2310      	movs	r3, #16
 8008c8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c92:	e044      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008c94:	2320      	movs	r3, #32
 8008c96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c9a:	e040      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008c9c:	2340      	movs	r3, #64	; 0x40
 8008c9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ca2:	e03c      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008ca4:	2380      	movs	r3, #128	; 0x80
 8008ca6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008caa:	e038      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a5c      	ldr	r2, [pc, #368]	; (8008e24 <UART_SetConfig+0x6a8>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d130      	bne.n	8008d18 <UART_SetConfig+0x59c>
 8008cb6:	4b58      	ldr	r3, [pc, #352]	; (8008e18 <UART_SetConfig+0x69c>)
 8008cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008cba:	f003 0307 	and.w	r3, r3, #7
 8008cbe:	2b05      	cmp	r3, #5
 8008cc0:	d826      	bhi.n	8008d10 <UART_SetConfig+0x594>
 8008cc2:	a201      	add	r2, pc, #4	; (adr r2, 8008cc8 <UART_SetConfig+0x54c>)
 8008cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cc8:	08008ce1 	.word	0x08008ce1
 8008ccc:	08008ce9 	.word	0x08008ce9
 8008cd0:	08008cf1 	.word	0x08008cf1
 8008cd4:	08008cf9 	.word	0x08008cf9
 8008cd8:	08008d01 	.word	0x08008d01
 8008cdc:	08008d09 	.word	0x08008d09
 8008ce0:	2302      	movs	r3, #2
 8008ce2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ce6:	e01a      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008ce8:	2304      	movs	r3, #4
 8008cea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cee:	e016      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008cf0:	2308      	movs	r3, #8
 8008cf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cf6:	e012      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008cf8:	2310      	movs	r3, #16
 8008cfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cfe:	e00e      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008d00:	2320      	movs	r3, #32
 8008d02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d06:	e00a      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008d08:	2340      	movs	r3, #64	; 0x40
 8008d0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d0e:	e006      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008d10:	2380      	movs	r3, #128	; 0x80
 8008d12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d16:	e002      	b.n	8008d1e <UART_SetConfig+0x5a2>
 8008d18:	2380      	movs	r3, #128	; 0x80
 8008d1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4a40      	ldr	r2, [pc, #256]	; (8008e24 <UART_SetConfig+0x6a8>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	f040 80ef 	bne.w	8008f08 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008d2a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008d2e:	2b20      	cmp	r3, #32
 8008d30:	dc46      	bgt.n	8008dc0 <UART_SetConfig+0x644>
 8008d32:	2b02      	cmp	r3, #2
 8008d34:	f2c0 8081 	blt.w	8008e3a <UART_SetConfig+0x6be>
 8008d38:	3b02      	subs	r3, #2
 8008d3a:	2b1e      	cmp	r3, #30
 8008d3c:	d87d      	bhi.n	8008e3a <UART_SetConfig+0x6be>
 8008d3e:	a201      	add	r2, pc, #4	; (adr r2, 8008d44 <UART_SetConfig+0x5c8>)
 8008d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d44:	08008dc7 	.word	0x08008dc7
 8008d48:	08008e3b 	.word	0x08008e3b
 8008d4c:	08008dcf 	.word	0x08008dcf
 8008d50:	08008e3b 	.word	0x08008e3b
 8008d54:	08008e3b 	.word	0x08008e3b
 8008d58:	08008e3b 	.word	0x08008e3b
 8008d5c:	08008ddf 	.word	0x08008ddf
 8008d60:	08008e3b 	.word	0x08008e3b
 8008d64:	08008e3b 	.word	0x08008e3b
 8008d68:	08008e3b 	.word	0x08008e3b
 8008d6c:	08008e3b 	.word	0x08008e3b
 8008d70:	08008e3b 	.word	0x08008e3b
 8008d74:	08008e3b 	.word	0x08008e3b
 8008d78:	08008e3b 	.word	0x08008e3b
 8008d7c:	08008def 	.word	0x08008def
 8008d80:	08008e3b 	.word	0x08008e3b
 8008d84:	08008e3b 	.word	0x08008e3b
 8008d88:	08008e3b 	.word	0x08008e3b
 8008d8c:	08008e3b 	.word	0x08008e3b
 8008d90:	08008e3b 	.word	0x08008e3b
 8008d94:	08008e3b 	.word	0x08008e3b
 8008d98:	08008e3b 	.word	0x08008e3b
 8008d9c:	08008e3b 	.word	0x08008e3b
 8008da0:	08008e3b 	.word	0x08008e3b
 8008da4:	08008e3b 	.word	0x08008e3b
 8008da8:	08008e3b 	.word	0x08008e3b
 8008dac:	08008e3b 	.word	0x08008e3b
 8008db0:	08008e3b 	.word	0x08008e3b
 8008db4:	08008e3b 	.word	0x08008e3b
 8008db8:	08008e3b 	.word	0x08008e3b
 8008dbc:	08008e2d 	.word	0x08008e2d
 8008dc0:	2b40      	cmp	r3, #64	; 0x40
 8008dc2:	d036      	beq.n	8008e32 <UART_SetConfig+0x6b6>
 8008dc4:	e039      	b.n	8008e3a <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008dc6:	f7fe f94b 	bl	8007060 <HAL_RCCEx_GetD3PCLK1Freq>
 8008dca:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008dcc:	e03b      	b.n	8008e46 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008dce:	f107 0314 	add.w	r3, r7, #20
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f7fe f95a 	bl	800708c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008dd8:	69bb      	ldr	r3, [r7, #24]
 8008dda:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008ddc:	e033      	b.n	8008e46 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008dde:	f107 0308 	add.w	r3, r7, #8
 8008de2:	4618      	mov	r0, r3
 8008de4:	f7fe faa6 	bl	8007334 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008dec:	e02b      	b.n	8008e46 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008dee:	4b0a      	ldr	r3, [pc, #40]	; (8008e18 <UART_SetConfig+0x69c>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f003 0320 	and.w	r3, r3, #32
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d009      	beq.n	8008e0e <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008dfa:	4b07      	ldr	r3, [pc, #28]	; (8008e18 <UART_SetConfig+0x69c>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	08db      	lsrs	r3, r3, #3
 8008e00:	f003 0303 	and.w	r3, r3, #3
 8008e04:	4a08      	ldr	r2, [pc, #32]	; (8008e28 <UART_SetConfig+0x6ac>)
 8008e06:	fa22 f303 	lsr.w	r3, r2, r3
 8008e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008e0c:	e01b      	b.n	8008e46 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8008e0e:	4b06      	ldr	r3, [pc, #24]	; (8008e28 <UART_SetConfig+0x6ac>)
 8008e10:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008e12:	e018      	b.n	8008e46 <UART_SetConfig+0x6ca>
 8008e14:	40011400 	.word	0x40011400
 8008e18:	58024400 	.word	0x58024400
 8008e1c:	40007800 	.word	0x40007800
 8008e20:	40007c00 	.word	0x40007c00
 8008e24:	58000c00 	.word	0x58000c00
 8008e28:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008e2c:	4bc4      	ldr	r3, [pc, #784]	; (8009140 <UART_SetConfig+0x9c4>)
 8008e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008e30:	e009      	b.n	8008e46 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e36:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008e38:	e005      	b.n	8008e46 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8008e44:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008e46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	f000 81da 	beq.w	8009202 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e52:	4abc      	ldr	r2, [pc, #752]	; (8009144 <UART_SetConfig+0x9c8>)
 8008e54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e58:	461a      	mov	r2, r3
 8008e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e60:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	685a      	ldr	r2, [r3, #4]
 8008e66:	4613      	mov	r3, r2
 8008e68:	005b      	lsls	r3, r3, #1
 8008e6a:	4413      	add	r3, r2
 8008e6c:	6a3a      	ldr	r2, [r7, #32]
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	d305      	bcc.n	8008e7e <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	685b      	ldr	r3, [r3, #4]
 8008e76:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e78:	6a3a      	ldr	r2, [r7, #32]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d903      	bls.n	8008e86 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8008e84:	e1bd      	b.n	8009202 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f04f 0100 	mov.w	r1, #0
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e92:	4aac      	ldr	r2, [pc, #688]	; (8009144 <UART_SetConfig+0x9c8>)
 8008e94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e98:	b29a      	uxth	r2, r3
 8008e9a:	f04f 0300 	mov.w	r3, #0
 8008e9e:	f7f7 fa1b 	bl	80002d8 <__aeabi_uldivmod>
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	4610      	mov	r0, r2
 8008ea8:	4619      	mov	r1, r3
 8008eaa:	f04f 0200 	mov.w	r2, #0
 8008eae:	f04f 0300 	mov.w	r3, #0
 8008eb2:	020b      	lsls	r3, r1, #8
 8008eb4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008eb8:	0202      	lsls	r2, r0, #8
 8008eba:	6879      	ldr	r1, [r7, #4]
 8008ebc:	6849      	ldr	r1, [r1, #4]
 8008ebe:	0849      	lsrs	r1, r1, #1
 8008ec0:	4608      	mov	r0, r1
 8008ec2:	f04f 0100 	mov.w	r1, #0
 8008ec6:	1814      	adds	r4, r2, r0
 8008ec8:	eb43 0501 	adc.w	r5, r3, r1
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	685b      	ldr	r3, [r3, #4]
 8008ed0:	461a      	mov	r2, r3
 8008ed2:	f04f 0300 	mov.w	r3, #0
 8008ed6:	4620      	mov	r0, r4
 8008ed8:	4629      	mov	r1, r5
 8008eda:	f7f7 f9fd 	bl	80002d8 <__aeabi_uldivmod>
 8008ede:	4602      	mov	r2, r0
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	4613      	mov	r3, r2
 8008ee4:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ee8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008eec:	d308      	bcc.n	8008f00 <UART_SetConfig+0x784>
 8008eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ef0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008ef4:	d204      	bcs.n	8008f00 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008efc:	60da      	str	r2, [r3, #12]
 8008efe:	e180      	b.n	8009202 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8008f00:	2301      	movs	r3, #1
 8008f02:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8008f06:	e17c      	b.n	8009202 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	69db      	ldr	r3, [r3, #28]
 8008f0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f10:	f040 80bf 	bne.w	8009092 <UART_SetConfig+0x916>
  {
    switch (clocksource)
 8008f14:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008f18:	2b20      	cmp	r3, #32
 8008f1a:	dc49      	bgt.n	8008fb0 <UART_SetConfig+0x834>
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	db7c      	blt.n	800901a <UART_SetConfig+0x89e>
 8008f20:	2b20      	cmp	r3, #32
 8008f22:	d87a      	bhi.n	800901a <UART_SetConfig+0x89e>
 8008f24:	a201      	add	r2, pc, #4	; (adr r2, 8008f2c <UART_SetConfig+0x7b0>)
 8008f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f2a:	bf00      	nop
 8008f2c:	08008fb7 	.word	0x08008fb7
 8008f30:	08008fbf 	.word	0x08008fbf
 8008f34:	0800901b 	.word	0x0800901b
 8008f38:	0800901b 	.word	0x0800901b
 8008f3c:	08008fc7 	.word	0x08008fc7
 8008f40:	0800901b 	.word	0x0800901b
 8008f44:	0800901b 	.word	0x0800901b
 8008f48:	0800901b 	.word	0x0800901b
 8008f4c:	08008fd7 	.word	0x08008fd7
 8008f50:	0800901b 	.word	0x0800901b
 8008f54:	0800901b 	.word	0x0800901b
 8008f58:	0800901b 	.word	0x0800901b
 8008f5c:	0800901b 	.word	0x0800901b
 8008f60:	0800901b 	.word	0x0800901b
 8008f64:	0800901b 	.word	0x0800901b
 8008f68:	0800901b 	.word	0x0800901b
 8008f6c:	08008fe7 	.word	0x08008fe7
 8008f70:	0800901b 	.word	0x0800901b
 8008f74:	0800901b 	.word	0x0800901b
 8008f78:	0800901b 	.word	0x0800901b
 8008f7c:	0800901b 	.word	0x0800901b
 8008f80:	0800901b 	.word	0x0800901b
 8008f84:	0800901b 	.word	0x0800901b
 8008f88:	0800901b 	.word	0x0800901b
 8008f8c:	0800901b 	.word	0x0800901b
 8008f90:	0800901b 	.word	0x0800901b
 8008f94:	0800901b 	.word	0x0800901b
 8008f98:	0800901b 	.word	0x0800901b
 8008f9c:	0800901b 	.word	0x0800901b
 8008fa0:	0800901b 	.word	0x0800901b
 8008fa4:	0800901b 	.word	0x0800901b
 8008fa8:	0800901b 	.word	0x0800901b
 8008fac:	0800900d 	.word	0x0800900d
 8008fb0:	2b40      	cmp	r3, #64	; 0x40
 8008fb2:	d02e      	beq.n	8009012 <UART_SetConfig+0x896>
 8008fb4:	e031      	b.n	800901a <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fb6:	f7fd f8e7 	bl	8006188 <HAL_RCC_GetPCLK1Freq>
 8008fba:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008fbc:	e033      	b.n	8009026 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fbe:	f7fd f8f9 	bl	80061b4 <HAL_RCC_GetPCLK2Freq>
 8008fc2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008fc4:	e02f      	b.n	8009026 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008fc6:	f107 0314 	add.w	r3, r7, #20
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f7fe f85e 	bl	800708c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008fd0:	69bb      	ldr	r3, [r7, #24]
 8008fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008fd4:	e027      	b.n	8009026 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008fd6:	f107 0308 	add.w	r3, r7, #8
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f7fe f9aa 	bl	8007334 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008fe4:	e01f      	b.n	8009026 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008fe6:	4b58      	ldr	r3, [pc, #352]	; (8009148 <UART_SetConfig+0x9cc>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f003 0320 	and.w	r3, r3, #32
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d009      	beq.n	8009006 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008ff2:	4b55      	ldr	r3, [pc, #340]	; (8009148 <UART_SetConfig+0x9cc>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	08db      	lsrs	r3, r3, #3
 8008ff8:	f003 0303 	and.w	r3, r3, #3
 8008ffc:	4a53      	ldr	r2, [pc, #332]	; (800914c <UART_SetConfig+0x9d0>)
 8008ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8009002:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009004:	e00f      	b.n	8009026 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 8009006:	4b51      	ldr	r3, [pc, #324]	; (800914c <UART_SetConfig+0x9d0>)
 8009008:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800900a:	e00c      	b.n	8009026 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800900c:	4b4c      	ldr	r3, [pc, #304]	; (8009140 <UART_SetConfig+0x9c4>)
 800900e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009010:	e009      	b.n	8009026 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009012:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009016:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009018:	e005      	b.n	8009026 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800901a:	2300      	movs	r3, #0
 800901c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800901e:	2301      	movs	r3, #1
 8009020:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009024:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009028:	2b00      	cmp	r3, #0
 800902a:	f000 80ea 	beq.w	8009202 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009032:	4a44      	ldr	r2, [pc, #272]	; (8009144 <UART_SetConfig+0x9c8>)
 8009034:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009038:	461a      	mov	r2, r3
 800903a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800903c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009040:	005a      	lsls	r2, r3, #1
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	085b      	lsrs	r3, r3, #1
 8009048:	441a      	add	r2, r3
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	685b      	ldr	r3, [r3, #4]
 800904e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009052:	b29b      	uxth	r3, r3
 8009054:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009058:	2b0f      	cmp	r3, #15
 800905a:	d916      	bls.n	800908a <UART_SetConfig+0x90e>
 800905c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800905e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009062:	d212      	bcs.n	800908a <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009066:	b29b      	uxth	r3, r3
 8009068:	f023 030f 	bic.w	r3, r3, #15
 800906c:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800906e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009070:	085b      	lsrs	r3, r3, #1
 8009072:	b29b      	uxth	r3, r3
 8009074:	f003 0307 	and.w	r3, r3, #7
 8009078:	b29a      	uxth	r2, r3
 800907a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800907c:	4313      	orrs	r3, r2
 800907e:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009086:	60da      	str	r2, [r3, #12]
 8009088:	e0bb      	b.n	8009202 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009090:	e0b7      	b.n	8009202 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009092:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009096:	2b20      	cmp	r3, #32
 8009098:	dc4a      	bgt.n	8009130 <UART_SetConfig+0x9b4>
 800909a:	2b00      	cmp	r3, #0
 800909c:	f2c0 8086 	blt.w	80091ac <UART_SetConfig+0xa30>
 80090a0:	2b20      	cmp	r3, #32
 80090a2:	f200 8083 	bhi.w	80091ac <UART_SetConfig+0xa30>
 80090a6:	a201      	add	r2, pc, #4	; (adr r2, 80090ac <UART_SetConfig+0x930>)
 80090a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090ac:	08009137 	.word	0x08009137
 80090b0:	08009151 	.word	0x08009151
 80090b4:	080091ad 	.word	0x080091ad
 80090b8:	080091ad 	.word	0x080091ad
 80090bc:	08009159 	.word	0x08009159
 80090c0:	080091ad 	.word	0x080091ad
 80090c4:	080091ad 	.word	0x080091ad
 80090c8:	080091ad 	.word	0x080091ad
 80090cc:	08009169 	.word	0x08009169
 80090d0:	080091ad 	.word	0x080091ad
 80090d4:	080091ad 	.word	0x080091ad
 80090d8:	080091ad 	.word	0x080091ad
 80090dc:	080091ad 	.word	0x080091ad
 80090e0:	080091ad 	.word	0x080091ad
 80090e4:	080091ad 	.word	0x080091ad
 80090e8:	080091ad 	.word	0x080091ad
 80090ec:	08009179 	.word	0x08009179
 80090f0:	080091ad 	.word	0x080091ad
 80090f4:	080091ad 	.word	0x080091ad
 80090f8:	080091ad 	.word	0x080091ad
 80090fc:	080091ad 	.word	0x080091ad
 8009100:	080091ad 	.word	0x080091ad
 8009104:	080091ad 	.word	0x080091ad
 8009108:	080091ad 	.word	0x080091ad
 800910c:	080091ad 	.word	0x080091ad
 8009110:	080091ad 	.word	0x080091ad
 8009114:	080091ad 	.word	0x080091ad
 8009118:	080091ad 	.word	0x080091ad
 800911c:	080091ad 	.word	0x080091ad
 8009120:	080091ad 	.word	0x080091ad
 8009124:	080091ad 	.word	0x080091ad
 8009128:	080091ad 	.word	0x080091ad
 800912c:	0800919f 	.word	0x0800919f
 8009130:	2b40      	cmp	r3, #64	; 0x40
 8009132:	d037      	beq.n	80091a4 <UART_SetConfig+0xa28>
 8009134:	e03a      	b.n	80091ac <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009136:	f7fd f827 	bl	8006188 <HAL_RCC_GetPCLK1Freq>
 800913a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800913c:	e03c      	b.n	80091b8 <UART_SetConfig+0xa3c>
 800913e:	bf00      	nop
 8009140:	003d0900 	.word	0x003d0900
 8009144:	080099e0 	.word	0x080099e0
 8009148:	58024400 	.word	0x58024400
 800914c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009150:	f7fd f830 	bl	80061b4 <HAL_RCC_GetPCLK2Freq>
 8009154:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009156:	e02f      	b.n	80091b8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009158:	f107 0314 	add.w	r3, r7, #20
 800915c:	4618      	mov	r0, r3
 800915e:	f7fd ff95 	bl	800708c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009162:	69bb      	ldr	r3, [r7, #24]
 8009164:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009166:	e027      	b.n	80091b8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009168:	f107 0308 	add.w	r3, r7, #8
 800916c:	4618      	mov	r0, r3
 800916e:	f7fe f8e1 	bl	8007334 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009176:	e01f      	b.n	80091b8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009178:	4b2c      	ldr	r3, [pc, #176]	; (800922c <UART_SetConfig+0xab0>)
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f003 0320 	and.w	r3, r3, #32
 8009180:	2b00      	cmp	r3, #0
 8009182:	d009      	beq.n	8009198 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009184:	4b29      	ldr	r3, [pc, #164]	; (800922c <UART_SetConfig+0xab0>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	08db      	lsrs	r3, r3, #3
 800918a:	f003 0303 	and.w	r3, r3, #3
 800918e:	4a28      	ldr	r2, [pc, #160]	; (8009230 <UART_SetConfig+0xab4>)
 8009190:	fa22 f303 	lsr.w	r3, r2, r3
 8009194:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009196:	e00f      	b.n	80091b8 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 8009198:	4b25      	ldr	r3, [pc, #148]	; (8009230 <UART_SetConfig+0xab4>)
 800919a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800919c:	e00c      	b.n	80091b8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800919e:	4b25      	ldr	r3, [pc, #148]	; (8009234 <UART_SetConfig+0xab8>)
 80091a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80091a2:	e009      	b.n	80091b8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80091a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80091aa:	e005      	b.n	80091b8 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 80091ac:	2300      	movs	r3, #0
 80091ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80091b0:	2301      	movs	r3, #1
 80091b2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80091b6:	bf00      	nop
    }

    if (pclk != 0U)
 80091b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d021      	beq.n	8009202 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c2:	4a1d      	ldr	r2, [pc, #116]	; (8009238 <UART_SetConfig+0xabc>)
 80091c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80091c8:	461a      	mov	r2, r3
 80091ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091cc:	fbb3 f2f2 	udiv	r2, r3, r2
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	085b      	lsrs	r3, r3, #1
 80091d6:	441a      	add	r2, r3
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80091e0:	b29b      	uxth	r3, r3
 80091e2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80091e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e6:	2b0f      	cmp	r3, #15
 80091e8:	d908      	bls.n	80091fc <UART_SetConfig+0xa80>
 80091ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80091f0:	d204      	bcs.n	80091fc <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80091f8:	60da      	str	r2, [r3, #12]
 80091fa:	e002      	b.n	8009202 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 80091fc:	2301      	movs	r3, #1
 80091fe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2201      	movs	r2, #1
 8009206:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2201      	movs	r2, #1
 800920e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2200      	movs	r2, #0
 8009216:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800921e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8009222:	4618      	mov	r0, r3
 8009224:	3738      	adds	r7, #56	; 0x38
 8009226:	46bd      	mov	sp, r7
 8009228:	bdb0      	pop	{r4, r5, r7, pc}
 800922a:	bf00      	nop
 800922c:	58024400 	.word	0x58024400
 8009230:	03d09000 	.word	0x03d09000
 8009234:	003d0900 	.word	0x003d0900
 8009238:	080099e0 	.word	0x080099e0

0800923c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800923c:	b480      	push	{r7}
 800923e:	b083      	sub	sp, #12
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009248:	f003 0301 	and.w	r3, r3, #1
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00a      	beq.n	8009266 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	430a      	orrs	r2, r1
 8009264:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800926a:	f003 0302 	and.w	r3, r3, #2
 800926e:	2b00      	cmp	r3, #0
 8009270:	d00a      	beq.n	8009288 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	430a      	orrs	r2, r1
 8009286:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800928c:	f003 0304 	and.w	r3, r3, #4
 8009290:	2b00      	cmp	r3, #0
 8009292:	d00a      	beq.n	80092aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	430a      	orrs	r2, r1
 80092a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092ae:	f003 0308 	and.w	r3, r3, #8
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d00a      	beq.n	80092cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	430a      	orrs	r2, r1
 80092ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092d0:	f003 0310 	and.w	r3, r3, #16
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d00a      	beq.n	80092ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	430a      	orrs	r2, r1
 80092ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092f2:	f003 0320 	and.w	r3, r3, #32
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d00a      	beq.n	8009310 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	430a      	orrs	r2, r1
 800930e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009318:	2b00      	cmp	r3, #0
 800931a:	d01a      	beq.n	8009352 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	430a      	orrs	r2, r1
 8009330:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009336:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800933a:	d10a      	bne.n	8009352 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	430a      	orrs	r2, r1
 8009350:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800935a:	2b00      	cmp	r3, #0
 800935c:	d00a      	beq.n	8009374 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	430a      	orrs	r2, r1
 8009372:	605a      	str	r2, [r3, #4]
  }
}
 8009374:	bf00      	nop
 8009376:	370c      	adds	r7, #12
 8009378:	46bd      	mov	sp, r7
 800937a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937e:	4770      	bx	lr

08009380 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b086      	sub	sp, #24
 8009384:	af02      	add	r7, sp, #8
 8009386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009390:	f7f8 fc68 	bl	8001c64 <HAL_GetTick>
 8009394:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f003 0308 	and.w	r3, r3, #8
 80093a0:	2b08      	cmp	r3, #8
 80093a2:	d10e      	bne.n	80093c2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80093a4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80093a8:	9300      	str	r3, [sp, #0]
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2200      	movs	r2, #0
 80093ae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f000 f82f 	bl	8009416 <UART_WaitOnFlagUntilTimeout>
 80093b8:	4603      	mov	r3, r0
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d001      	beq.n	80093c2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80093be:	2303      	movs	r3, #3
 80093c0:	e025      	b.n	800940e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f003 0304 	and.w	r3, r3, #4
 80093cc:	2b04      	cmp	r3, #4
 80093ce:	d10e      	bne.n	80093ee <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80093d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80093d4:	9300      	str	r3, [sp, #0]
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2200      	movs	r2, #0
 80093da:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f000 f819 	bl	8009416 <UART_WaitOnFlagUntilTimeout>
 80093e4:	4603      	mov	r3, r0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d001      	beq.n	80093ee <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80093ea:	2303      	movs	r3, #3
 80093ec:	e00f      	b.n	800940e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	2220      	movs	r2, #32
 80093f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2220      	movs	r2, #32
 80093fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2200      	movs	r2, #0
 8009402:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2200      	movs	r2, #0
 8009408:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800940c:	2300      	movs	r3, #0
}
 800940e:	4618      	mov	r0, r3
 8009410:	3710      	adds	r7, #16
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009416:	b580      	push	{r7, lr}
 8009418:	b084      	sub	sp, #16
 800941a:	af00      	add	r7, sp, #0
 800941c:	60f8      	str	r0, [r7, #12]
 800941e:	60b9      	str	r1, [r7, #8]
 8009420:	603b      	str	r3, [r7, #0]
 8009422:	4613      	mov	r3, r2
 8009424:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009426:	e062      	b.n	80094ee <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009428:	69bb      	ldr	r3, [r7, #24]
 800942a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800942e:	d05e      	beq.n	80094ee <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009430:	f7f8 fc18 	bl	8001c64 <HAL_GetTick>
 8009434:	4602      	mov	r2, r0
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	1ad3      	subs	r3, r2, r3
 800943a:	69ba      	ldr	r2, [r7, #24]
 800943c:	429a      	cmp	r2, r3
 800943e:	d302      	bcc.n	8009446 <UART_WaitOnFlagUntilTimeout+0x30>
 8009440:	69bb      	ldr	r3, [r7, #24]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d11d      	bne.n	8009482 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	681a      	ldr	r2, [r3, #0]
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009454:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	689a      	ldr	r2, [r3, #8]
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f022 0201 	bic.w	r2, r2, #1
 8009464:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2220      	movs	r2, #32
 800946a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2220      	movs	r2, #32
 8009472:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	2200      	movs	r2, #0
 800947a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800947e:	2303      	movs	r3, #3
 8009480:	e045      	b.n	800950e <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f003 0304 	and.w	r3, r3, #4
 800948c:	2b00      	cmp	r3, #0
 800948e:	d02e      	beq.n	80094ee <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	69db      	ldr	r3, [r3, #28]
 8009496:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800949a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800949e:	d126      	bne.n	80094ee <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80094a8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	681a      	ldr	r2, [r3, #0]
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80094b8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	689a      	ldr	r2, [r3, #8]
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f022 0201 	bic.w	r2, r2, #1
 80094c8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	2220      	movs	r2, #32
 80094ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2220      	movs	r2, #32
 80094d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2220      	movs	r2, #32
 80094de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2200      	movs	r2, #0
 80094e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80094ea:	2303      	movs	r3, #3
 80094ec:	e00f      	b.n	800950e <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	69da      	ldr	r2, [r3, #28]
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	4013      	ands	r3, r2
 80094f8:	68ba      	ldr	r2, [r7, #8]
 80094fa:	429a      	cmp	r2, r3
 80094fc:	bf0c      	ite	eq
 80094fe:	2301      	moveq	r3, #1
 8009500:	2300      	movne	r3, #0
 8009502:	b2db      	uxtb	r3, r3
 8009504:	461a      	mov	r2, r3
 8009506:	79fb      	ldrb	r3, [r7, #7]
 8009508:	429a      	cmp	r2, r3
 800950a:	d08d      	beq.n	8009428 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800950c:	2300      	movs	r3, #0
}
 800950e:	4618      	mov	r0, r3
 8009510:	3710      	adds	r7, #16
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}

08009516 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009516:	b480      	push	{r7}
 8009518:	b083      	sub	sp, #12
 800951a:	af00      	add	r7, sp, #0
 800951c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	681a      	ldr	r2, [r3, #0]
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800952c:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	689a      	ldr	r2, [r3, #8]
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800953c:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2220      	movs	r2, #32
 8009542:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8009546:	bf00      	nop
 8009548:	370c      	adds	r7, #12
 800954a:	46bd      	mov	sp, r7
 800954c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009550:	4770      	bx	lr
	...

08009554 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009554:	b480      	push	{r7}
 8009556:	b083      	sub	sp, #12
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	681a      	ldr	r2, [r3, #0]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800956a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	6899      	ldr	r1, [r3, #8]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	4b0f      	ldr	r3, [pc, #60]	; (80095b4 <UART_EndRxTransfer+0x60>)
 8009578:	400b      	ands	r3, r1
 800957a:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009580:	2b01      	cmp	r3, #1
 8009582:	d107      	bne.n	8009594 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	681a      	ldr	r2, [r3, #0]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f022 0210 	bic.w	r2, r2, #16
 8009592:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2220      	movs	r2, #32
 8009598:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2200      	movs	r2, #0
 80095a6:	671a      	str	r2, [r3, #112]	; 0x70
}
 80095a8:	bf00      	nop
 80095aa:	370c      	adds	r7, #12
 80095ac:	46bd      	mov	sp, r7
 80095ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b2:	4770      	bx	lr
 80095b4:	effffffe 	.word	0xeffffffe

080095b8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b084      	sub	sp, #16
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095c4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	69db      	ldr	r3, [r3, #28]
 80095ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095ce:	d014      	beq.n	80095fa <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2200      	movs	r2, #0
 80095d4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	689a      	ldr	r2, [r3, #8]
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80095e6:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	681a      	ldr	r2, [r3, #0]
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80095f6:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80095f8:	e002      	b.n	8009600 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 80095fa:	68f8      	ldr	r0, [r7, #12]
 80095fc:	f7f7 fd10 	bl	8001020 <HAL_UART_TxCpltCallback>
}
 8009600:	bf00      	nop
 8009602:	3710      	adds	r7, #16
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b084      	sub	sp, #16
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009614:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009616:	68f8      	ldr	r0, [r7, #12]
 8009618:	f7ff f89a 	bl	8008750 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800961c:	bf00      	nop
 800961e:	3710      	adds	r7, #16
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}

08009624 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b086      	sub	sp, #24
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009630:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009638:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009640:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	689b      	ldr	r3, [r3, #8]
 8009648:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800964c:	2b80      	cmp	r3, #128	; 0x80
 800964e:	d109      	bne.n	8009664 <UART_DMAError+0x40>
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	2b21      	cmp	r3, #33	; 0x21
 8009654:	d106      	bne.n	8009664 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	2200      	movs	r2, #0
 800965a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800965e:	6978      	ldr	r0, [r7, #20]
 8009660:	f7ff ff59 	bl	8009516 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800966e:	2b40      	cmp	r3, #64	; 0x40
 8009670:	d109      	bne.n	8009686 <UART_DMAError+0x62>
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	2b22      	cmp	r3, #34	; 0x22
 8009676:	d106      	bne.n	8009686 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	2200      	movs	r2, #0
 800967c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8009680:	6978      	ldr	r0, [r7, #20]
 8009682:	f7ff ff67 	bl	8009554 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800968c:	f043 0210 	orr.w	r2, r3, #16
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009696:	6978      	ldr	r0, [r7, #20]
 8009698:	f7f7 fcd2 	bl	8001040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800969c:	bf00      	nop
 800969e:	3718      	adds	r7, #24
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	2200      	movs	r2, #0
 80096b6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	2200      	movs	r2, #0
 80096be:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80096c2:	68f8      	ldr	r0, [r7, #12]
 80096c4:	f7f7 fcbc 	bl	8001040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096c8:	bf00      	nop
 80096ca:	3710      	adds	r7, #16
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}

080096d0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b082      	sub	sp, #8
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80096e6:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2220      	movs	r2, #32
 80096ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2200      	movs	r2, #0
 80096f4:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f7f7 fc92 	bl	8001020 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096fc:	bf00      	nop
 80096fe:	3708      	adds	r7, #8
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009704:	b480      	push	{r7}
 8009706:	b083      	sub	sp, #12
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800970c:	bf00      	nop
 800970e:	370c      	adds	r7, #12
 8009710:	46bd      	mov	sp, r7
 8009712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009716:	4770      	bx	lr

08009718 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009720:	bf00      	nop
 8009722:	370c      	adds	r7, #12
 8009724:	46bd      	mov	sp, r7
 8009726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972a:	4770      	bx	lr

0800972c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800972c:	b480      	push	{r7}
 800972e:	b083      	sub	sp, #12
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009734:	bf00      	nop
 8009736:	370c      	adds	r7, #12
 8009738:	46bd      	mov	sp, r7
 800973a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973e:	4770      	bx	lr

08009740 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b084      	sub	sp, #16
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800974e:	2b01      	cmp	r3, #1
 8009750:	d101      	bne.n	8009756 <HAL_UARTEx_EnableFifoMode+0x16>
 8009752:	2302      	movs	r3, #2
 8009754:	e02b      	b.n	80097ae <HAL_UARTEx_EnableFifoMode+0x6e>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2201      	movs	r2, #1
 800975a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2224      	movs	r2, #36	; 0x24
 8009762:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	681a      	ldr	r2, [r3, #0]
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f022 0201 	bic.w	r2, r2, #1
 800977c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009784:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800978c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f000 f88a 	bl	80098b0 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2220      	movs	r2, #32
 80097a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2200      	movs	r2, #0
 80097a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80097ac:	2300      	movs	r3, #0
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3710      	adds	r7, #16
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}

080097b6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80097b6:	b580      	push	{r7, lr}
 80097b8:	b084      	sub	sp, #16
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	6078      	str	r0, [r7, #4]
 80097be:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d101      	bne.n	80097ce <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80097ca:	2302      	movs	r3, #2
 80097cc:	e02d      	b.n	800982a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2201      	movs	r2, #1
 80097d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2224      	movs	r2, #36	; 0x24
 80097da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	681a      	ldr	r2, [r3, #0]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f022 0201 	bic.w	r2, r2, #1
 80097f4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	689b      	ldr	r3, [r3, #8]
 80097fc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	683a      	ldr	r2, [r7, #0]
 8009806:	430a      	orrs	r2, r1
 8009808:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f000 f850 	bl	80098b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	68fa      	ldr	r2, [r7, #12]
 8009816:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2220      	movs	r2, #32
 800981c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	2200      	movs	r2, #0
 8009824:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009828:	2300      	movs	r3, #0
}
 800982a:	4618      	mov	r0, r3
 800982c:	3710      	adds	r7, #16
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}

08009832 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009832:	b580      	push	{r7, lr}
 8009834:	b084      	sub	sp, #16
 8009836:	af00      	add	r7, sp, #0
 8009838:	6078      	str	r0, [r7, #4]
 800983a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009842:	2b01      	cmp	r3, #1
 8009844:	d101      	bne.n	800984a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009846:	2302      	movs	r3, #2
 8009848:	e02d      	b.n	80098a6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2201      	movs	r2, #1
 800984e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2224      	movs	r2, #36	; 0x24
 8009856:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	681a      	ldr	r2, [r3, #0]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f022 0201 	bic.w	r2, r2, #1
 8009870:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	683a      	ldr	r2, [r7, #0]
 8009882:	430a      	orrs	r2, r1
 8009884:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f000 f812 	bl	80098b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	68fa      	ldr	r2, [r7, #12]
 8009892:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2220      	movs	r2, #32
 8009898:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2200      	movs	r2, #0
 80098a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3710      	adds	r7, #16
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}
	...

080098b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80098b0:	b480      	push	{r7}
 80098b2:	b085      	sub	sp, #20
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d108      	bne.n	80098d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2201      	movs	r2, #1
 80098c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2201      	movs	r2, #1
 80098cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80098d0:	e031      	b.n	8009936 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80098d2:	2310      	movs	r3, #16
 80098d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80098d6:	2310      	movs	r3, #16
 80098d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	689b      	ldr	r3, [r3, #8]
 80098e0:	0e5b      	lsrs	r3, r3, #25
 80098e2:	b2db      	uxtb	r3, r3
 80098e4:	f003 0307 	and.w	r3, r3, #7
 80098e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	689b      	ldr	r3, [r3, #8]
 80098f0:	0f5b      	lsrs	r3, r3, #29
 80098f2:	b2db      	uxtb	r3, r3
 80098f4:	f003 0307 	and.w	r3, r3, #7
 80098f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098fa:	7bbb      	ldrb	r3, [r7, #14]
 80098fc:	7b3a      	ldrb	r2, [r7, #12]
 80098fe:	4911      	ldr	r1, [pc, #68]	; (8009944 <UARTEx_SetNbDataToProcess+0x94>)
 8009900:	5c8a      	ldrb	r2, [r1, r2]
 8009902:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009906:	7b3a      	ldrb	r2, [r7, #12]
 8009908:	490f      	ldr	r1, [pc, #60]	; (8009948 <UARTEx_SetNbDataToProcess+0x98>)
 800990a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800990c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009910:	b29a      	uxth	r2, r3
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009918:	7bfb      	ldrb	r3, [r7, #15]
 800991a:	7b7a      	ldrb	r2, [r7, #13]
 800991c:	4909      	ldr	r1, [pc, #36]	; (8009944 <UARTEx_SetNbDataToProcess+0x94>)
 800991e:	5c8a      	ldrb	r2, [r1, r2]
 8009920:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009924:	7b7a      	ldrb	r2, [r7, #13]
 8009926:	4908      	ldr	r1, [pc, #32]	; (8009948 <UARTEx_SetNbDataToProcess+0x98>)
 8009928:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800992a:	fb93 f3f2 	sdiv	r3, r3, r2
 800992e:	b29a      	uxth	r2, r3
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009936:	bf00      	nop
 8009938:	3714      	adds	r7, #20
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr
 8009942:	bf00      	nop
 8009944:	080099f8 	.word	0x080099f8
 8009948:	08009a00 	.word	0x08009a00

0800994c <__libc_init_array>:
 800994c:	b570      	push	{r4, r5, r6, lr}
 800994e:	4d0d      	ldr	r5, [pc, #52]	; (8009984 <__libc_init_array+0x38>)
 8009950:	4c0d      	ldr	r4, [pc, #52]	; (8009988 <__libc_init_array+0x3c>)
 8009952:	1b64      	subs	r4, r4, r5
 8009954:	10a4      	asrs	r4, r4, #2
 8009956:	2600      	movs	r6, #0
 8009958:	42a6      	cmp	r6, r4
 800995a:	d109      	bne.n	8009970 <__libc_init_array+0x24>
 800995c:	4d0b      	ldr	r5, [pc, #44]	; (800998c <__libc_init_array+0x40>)
 800995e:	4c0c      	ldr	r4, [pc, #48]	; (8009990 <__libc_init_array+0x44>)
 8009960:	f000 f820 	bl	80099a4 <_init>
 8009964:	1b64      	subs	r4, r4, r5
 8009966:	10a4      	asrs	r4, r4, #2
 8009968:	2600      	movs	r6, #0
 800996a:	42a6      	cmp	r6, r4
 800996c:	d105      	bne.n	800997a <__libc_init_array+0x2e>
 800996e:	bd70      	pop	{r4, r5, r6, pc}
 8009970:	f855 3b04 	ldr.w	r3, [r5], #4
 8009974:	4798      	blx	r3
 8009976:	3601      	adds	r6, #1
 8009978:	e7ee      	b.n	8009958 <__libc_init_array+0xc>
 800997a:	f855 3b04 	ldr.w	r3, [r5], #4
 800997e:	4798      	blx	r3
 8009980:	3601      	adds	r6, #1
 8009982:	e7f2      	b.n	800996a <__libc_init_array+0x1e>
 8009984:	08009a10 	.word	0x08009a10
 8009988:	08009a10 	.word	0x08009a10
 800998c:	08009a10 	.word	0x08009a10
 8009990:	08009a14 	.word	0x08009a14

08009994 <memset>:
 8009994:	4402      	add	r2, r0
 8009996:	4603      	mov	r3, r0
 8009998:	4293      	cmp	r3, r2
 800999a:	d100      	bne.n	800999e <memset+0xa>
 800999c:	4770      	bx	lr
 800999e:	f803 1b01 	strb.w	r1, [r3], #1
 80099a2:	e7f9      	b.n	8009998 <memset+0x4>

080099a4 <_init>:
 80099a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099a6:	bf00      	nop
 80099a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099aa:	bc08      	pop	{r3}
 80099ac:	469e      	mov	lr, r3
 80099ae:	4770      	bx	lr

080099b0 <_fini>:
 80099b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099b2:	bf00      	nop
 80099b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099b6:	bc08      	pop	{r3}
 80099b8:	469e      	mov	lr, r3
 80099ba:	4770      	bx	lr
