<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="dw__spi__hal_8h" kind="file">
    <compoundname>dw_spi_hal.h</compoundname>
    <includes refid="dw__spi__hal__cfg_8h" local="yes">dw_spi_hal_cfg.h</includes>
    <includedby refid="dw__spi_8c" local="yes">dw_spi.c</includedby>
    <incdepgraph>
      <node id="1788">
        <label>dw_spi_hal_cfg.h</label>
        <link refid="dw__spi__hal__cfg_8h"/>
      </node>
      <node id="1787">
        <label>dw_spi_hal.h</label>
        <link refid="dw_spi_hal.h"/>
        <childnode refid="1788" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="1790">
        <label>dw_spi.c</label>
        <link refid="dw__spi_8c"/>
      </node>
      <node id="1789">
        <label>dw_spi_hal.h</label>
        <link refid="dw_spi_hal.h"/>
        <childnode refid="1790" relation="include">
        </childnode>
      </node>
    </invincdepgraph>
      <sectiondef kind="user-defined">
      <header>DesignWare SPI HAL CTRL0 Macros</header>
      <description><para>DesignWare SPI hal ctrl0 macros, include dfs, scph, scppl, tmod, etc </para></description>
      <memberdef kind="define" id="dw__spi__hal_8h_1a153eb2204f6dca4f66415bc3d4e37e8f" prot="public" static="no">
        <name>DW_SPI_CTRLR0_DFS_MASK</name>
        <initializer>(0xf)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="51" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="51" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1adb808a2c7c551d17a0cd77149bbfed64" prot="public" static="no">
        <name>DW_SPI_CTRLR0_SC_OFS</name>
        <initializer>(6)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="53" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="53" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1ac26c868a4525190056a140509c5aabd0" prot="public" static="no">
        <name>DW_SPI_CTRLR0_SC_MASK</name>
        <initializer>(0xC0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="54" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="54" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a28213019ecd3d6455c0466966eceacbc" prot="public" static="no">
        <name>DW_SPI_CTRLR0_SCPH_HIGH</name>
        <initializer>(0x40)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="55" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="55" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1adb79ccf7f07c97c1b794c704681582b5" prot="public" static="no">
        <name>DW_SPI_CTRLR0_SCPH_LOW</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="56" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="56" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1af6f02d134c608d73fee6301adc7430b7" prot="public" static="no">
        <name>DW_SPI_CTRLR0_SCPOL_HIGH</name>
        <initializer>(0x80)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="57" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="57" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a5ba3606171feebf6c7e1bbda9c3f8812" prot="public" static="no">
        <name>DW_SPI_CTRLR0_SCPOL_LOW</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="58" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="58" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1aa416f3f6154fbc9bbdeb677b57f120da" prot="public" static="no">
        <name>DW_SPI_CTRLR0_TMOD_MASK</name>
        <initializer>(0x300)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="60" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a8ca644cd26fe7080ea8b536202c0f902" prot="public" static="no">
        <name>DW_SPI_TMOD_TRANSMIT_RECEIVE</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="61" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="61" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a41e5ed9fd527674693d7ce1f71027140" prot="public" static="no">
        <name>DW_SPI_TMOD_TRANSMIT_ONLY</name>
        <initializer>(0x100)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="62" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="62" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a8dfdfbe72b0b9a734e654c4e92670231" prot="public" static="no">
        <name>DW_SPI_TMOD_RECEIVE_ONLY</name>
        <initializer>(0x200)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="63" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="63" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a42eaf0763ad40cbfc670d1c92ab37a22" prot="public" static="no">
        <name>DW_SPI_TMOD_EEPROM_READ_ONLY</name>
        <initializer>(0x300)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="64" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="64" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a1b89b32c1ed51c285703b5e29d77f9dd" prot="public" static="no">
        <name>DW_SPI_CTRLR0_FRF_MOTOROLA</name>
        <initializer>(0x0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="66" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="66" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1ad55f098a2e13e52fea0b0c03f4dcc3f5" prot="public" static="no">
        <name>DW_SPI_CTRLR0_FRF_TI</name>
        <initializer>(0x10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="67" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="67" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1ae26a3b8306f0d5b9b1460533335c3c56" prot="public" static="no">
        <name>DW_SPI_CTRLR0_FRF_MICROWIRE</name>
        <initializer>(0x20)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="68" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="68" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a143402b2a1e897aaf99c292315ea920d" prot="public" static="no">
        <name>DW_SPI_CTRLR0_SLV_OE_DISABLE</name>
        <initializer>(1&lt;&lt;10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="70" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="70" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1acd01af5774387b1501ae186202220ad3" prot="public" static="no">
        <name>DW_SPI_CTRLR0_SLV_OE_ENABLE</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="71" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="71" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>DesignWare SPI HAL ISR Flags</header>
      <description><para>DesignWare SPI hal Interrupt Status Flags </para></description>
      <memberdef kind="define" id="dw__spi__hal_8h_1a212ea8942ab3e28dab6874309be0eafa" prot="public" static="no">
        <name>DW_SPI_TX_OVERFLOW_ERROR</name>
        <initializer>(0x2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="81" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a4f1a419fcd16a3095fa897642ad8cb7c" prot="public" static="no">
        <name>DW_SPI_RX_UNDERFLOW_ERROR</name>
        <initializer>(0x4)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="82" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="82" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a73920dcaa3d677abb5a3867640cec236" prot="public" static="no">
        <name>DW_SPI_RX_OVERFLOW_ERROR</name>
        <initializer>(0x8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="83" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="83" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a95e14916a90f7f68649322d603816c1e" prot="public" static="no">
        <name>DW_SPI_ISR_RX_FIFO_INT_MASK</name>
        <initializer>(0x10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="85" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="85" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a8c73d820ad31eabdcaab060003bee75d" prot="public" static="no">
        <name>DW_SPI_ISR_TX_FIFO_INT_MASK</name>
        <initializer>(0x1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="86" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="86" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a7a5666caa3f7783529ac5af1d5299bfa" prot="public" static="no">
        <name>DW_SPI_ISR_TX_OVERFLOW_INT_MASK</name>
        <initializer>(0x2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="87" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="87" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a6ec36cacfbef9ffb9a1cd603507a0116" prot="public" static="no">
        <name>DW_SPI_ISR_RX_UNDERFLOW_INT_MASK</name>
        <initializer>(0x4)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="88" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="88" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1af4127f726ae457e19ea195c71049e19b" prot="public" static="no">
        <name>DW_SPI_ISR_RX_OVERFLOW_INT_MASK</name>
        <initializer>(0x8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="89" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="89" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>DesignWare SPI HAL SR Flags</header>
      <description><para>DesignWare SPI hal Status Flags </para></description>
      <memberdef kind="define" id="dw__spi__hal_8h_1ab36bfba03487d5fd729f29fc190a777d" prot="public" static="no">
        <name>DW_SPI_SR_DCOL</name>
        <initializer>(0x40)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="97" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="97" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a713db41f7cc4512d57d915d1155d22ad" prot="public" static="no">
        <name>DW_SPI_SR_TXE</name>
        <initializer>(0x20)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="98" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="98" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a9d3179e296a6a4b5b71648b2a0c89e17" prot="public" static="no">
        <name>DW_SPI_SR_RFF</name>
        <initializer>(0x10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="99" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a818bfffa971616eba3108a9e59260520" prot="public" static="no">
        <name>DW_SPI_SR_RFNE</name>
        <initializer>(0x8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="100" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a12036c967599651348595ce46f3d7d28" prot="public" static="no">
        <name>DW_SPI_SR_TFE</name>
        <initializer>(0x4)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="101" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a3a2736cd42a7a9521c6b14103f0862e1" prot="public" static="no">
        <name>DW_SPI_SR_TFNF</name>
        <initializer>(0x2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="102" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="102" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a3772100b1a7efcbebdf8f9664299d8e2" prot="public" static="no">
        <name>DW_SPI_SR_BUSY</name>
        <initializer>(0x1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="103" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="103" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>DesignWare SPI HAL SSI Enable Macros</header>
      <description><para>DesignWare SPI hal ssi enable macros </para></description>
      <memberdef kind="define" id="dw__spi__hal_8h_1ada74c8cedc0194494fc3af4edb0a3a42" prot="public" static="no">
        <name>DW_SPI_SSI_ENABLE</name>
        <initializer>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SSI Enable </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="112" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="112" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___s_p_i___s_t_a_t_i_c_1gacc32105424a37491ba9254eebfda45b6" compoundref="dw__spi_8c" startline="100" endline="103">dw_spi_enable</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a61056e46f46fa9a6d3ee6e72bd06d6c7" prot="public" static="no">
        <name>DW_SPI_SSI_DISABLE</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SSI Disable </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="113" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="113" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___s_p_i___s_t_a_t_i_c_1ga99e5621eb571ded37325139fdd0a0b63" compoundref="dw__spi_8c" startline="94" endline="98">dw_spi_disable</referencedby>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>DesignWare SPI HAL IMR Macros</header>
      <description><para>DesignWare SPI hal interrupt mask macros </para></description>
      <memberdef kind="define" id="dw__spi__hal_8h_1ade9e66a925fc3ea37a060a795dc42af5" prot="public" static="no">
        <name>DW_SPI_IMR_MSTIM</name>
        <initializer>(0x20)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Multi-Master Contention Interrupt Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="121" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a05da7a58991f219e5d3ca8672d3420b2" prot="public" static="no">
        <name>DW_SPI_IMR_RXFIM</name>
        <initializer>(0x10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Receive FIFO Full Interrupt Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="122" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a7a86974b15f1f300baddce9d3b3f46ea" prot="public" static="no">
        <name>DW_SPI_IMR_RXOIM</name>
        <initializer>(0x08)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Receive FIFO Overflow Interrupt Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="123" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="123" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___s_p_i___f_u_n_c_d_l_r_1gacd146c38391a37a6eeab52760e1b96ee" compoundref="dw__spi_8c" startline="1289" endline="1346">dw_spi_isr</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a0b64a65ed6385795b89879999fefe732" prot="public" static="no">
        <name>DW_SPI_IMR_RXUIM</name>
        <initializer>(0x04)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Receive FIFO Underflow Interrupt Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="124" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="124" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___s_p_i___f_u_n_c_d_l_r_1gacd146c38391a37a6eeab52760e1b96ee" compoundref="dw__spi_8c" startline="1289" endline="1346">dw_spi_isr</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1ac46c61c532c7a93f14d2a2fb4e22dd4a" prot="public" static="no">
        <name>DW_SPI_IMR_TXOIM</name>
        <initializer>(0x02)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Transmit FIFO Overflow Interrupt Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="125" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="125" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___s_p_i___f_u_n_c_d_l_r_1gacd146c38391a37a6eeab52760e1b96ee" compoundref="dw__spi_8c" startline="1289" endline="1346">dw_spi_isr</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a7560a75904ec383f15c043dee5e3d42f" prot="public" static="no">
        <name>DW_SPI_IMR_TXEIM</name>
        <initializer>(0x01)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Transmit FIFO Empty Interrupt Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="126" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="126" bodyend="-1"/>
        <referencedby refid="group___d_e_v_i_c_e___d_w___s_p_i___f_u_n_c_d_l_r_1gacd146c38391a37a6eeab52760e1b96ee" compoundref="dw__spi_8c" startline="1289" endline="1346">dw_spi_isr</referencedby>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1af3b9799c0ec72bca6a87f440863c3174" prot="public" static="no">
        <name>DW_SPI_IMR_XFER</name>
        <initializer>(<ref refid="dw__spi__hal_8h_1a7560a75904ec383f15c043dee5e3d42f" kindref="member">DW_SPI_IMR_TXEIM</ref>|<ref refid="dw__spi__hal_8h_1a05da7a58991f219e5d3ca8672d3420b2" kindref="member">DW_SPI_IMR_RXFIM</ref>|<ref refid="dw__spi__hal_8h_1ac46c61c532c7a93f14d2a2fb4e22dd4a" kindref="member">DW_SPI_IMR_TXOIM</ref>|<ref refid="dw__spi__hal_8h_1a7a86974b15f1f300baddce9d3b3f46ea" kindref="member">DW_SPI_IMR_RXOIM</ref>|<ref refid="dw__spi__hal_8h_1a0b64a65ed6385795b89879999fefe732" kindref="member">DW_SPI_IMR_RXUIM</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="128" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="128" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="define">
      <memberdef kind="define" id="dw__spi__hal_8h_1afff2cd718e0ec7aee6c653899577ff24" prot="public" static="no">
        <name>DW_SPI_SSI_IDLE</name>
        <initializer>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="131" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1a87e463b88413fcd294e6edff64bc749b" prot="public" static="no">
        <name>DW_SPI_SPI_TRANSMIT</name>
        <initializer>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="132" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="132" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1acdf29dcd69e237dc893365d013bf0848" prot="public" static="no">
        <name>DW_SPI_SPI_RECEIVE</name>
        <initializer>(2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="133" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="133" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1ac96179f8e5003c997e5dfe8826eb6a70" prot="public" static="no">
        <name>DW_SPI_SSI_MASTER</name>
        <initializer>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="134" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="134" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="dw__spi__hal_8h_1aefb69e1b07586af182fcd08a1b017207" prot="public" static="no">
        <name>DW_SPI_SSI_SLAVE</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" line="135" column="9" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h" bodystart="135" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>DesignWare SPI driver hardware description related header file. </para>    </briefdescription>
    <detaileddescription>
<para>detailed hardware related definitions of DesignWare SPI driver </para>    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment">---------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="38"><highlight class="preprocessor">#ifndef<sp/>_DEVICE_DW_SPI_HAL_H_</highlight></codeline>
<codeline lineno="39"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>_DEVICE_DW_SPI_HAL_H_</highlight></codeline>
<codeline lineno="40"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="dw__spi__hal__cfg_8h" kindref="compound">dw_spi_hal_cfg.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42"><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>DW<sp/>APB<sp/>SPI<sp/>bit<sp/>definitions<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"></highlight></codeline>
<codeline lineno="51"><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_DFS_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xf)</highlight></codeline>
<codeline lineno="52"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_SC_OFS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(6)</highlight></codeline>
<codeline lineno="54"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_SC_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xC0)</highlight></codeline>
<codeline lineno="55"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_SCPH_HIGH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x40)</highlight></codeline>
<codeline lineno="56"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_SCPH_LOW<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight></codeline>
<codeline lineno="57"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_SCPOL_HIGH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x80)</highlight></codeline>
<codeline lineno="58"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_SCPOL_LOW<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight></codeline>
<codeline lineno="59"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_TMOD_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x300)</highlight></codeline>
<codeline lineno="61"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_TMOD_TRANSMIT_RECEIVE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight></codeline>
<codeline lineno="62"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_TMOD_TRANSMIT_ONLY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x100)</highlight></codeline>
<codeline lineno="63"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_TMOD_RECEIVE_ONLY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x200)</highlight></codeline>
<codeline lineno="64"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_TMOD_EEPROM_READ_ONLY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x300)</highlight></codeline>
<codeline lineno="65"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="66"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_FRF_MOTOROLA<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x0)</highlight></codeline>
<codeline lineno="67"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_FRF_TI<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x10)</highlight></codeline>
<codeline lineno="68"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_FRF_MICROWIRE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x20)</highlight></codeline>
<codeline lineno="69"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_SLV_OE_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1&lt;&lt;10)</highlight></codeline>
<codeline lineno="71"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_CTRLR0_SLV_OE_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight></codeline>
<codeline lineno="72"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73"><highlight class="normal"></highlight></codeline>
<codeline lineno="81"><highlight class="preprocessor">#define<sp/>DW_SPI_TX_OVERFLOW_ERROR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x2)</highlight></codeline>
<codeline lineno="82"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_RX_UNDERFLOW_ERROR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x4)</highlight></codeline>
<codeline lineno="83"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_RX_OVERFLOW_ERROR<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x8)</highlight></codeline>
<codeline lineno="84"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="85"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_ISR_RX_FIFO_INT_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x10)</highlight></codeline>
<codeline lineno="86"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_ISR_TX_FIFO_INT_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1)</highlight></codeline>
<codeline lineno="87"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_ISR_TX_OVERFLOW_INT_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x2)</highlight></codeline>
<codeline lineno="88"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_ISR_RX_UNDERFLOW_INT_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x4)</highlight></codeline>
<codeline lineno="89"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_ISR_RX_OVERFLOW_INT_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x8)</highlight></codeline>
<codeline lineno="90"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="97"><highlight class="preprocessor">#define<sp/>DW_SPI_SR_DCOL<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x40)</highlight></codeline>
<codeline lineno="98"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_SR_TXE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x20)</highlight></codeline>
<codeline lineno="99"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_SR_RFF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x10)</highlight></codeline>
<codeline lineno="100"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_SR_RFNE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x8)</highlight></codeline>
<codeline lineno="101"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_SR_TFE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x4)</highlight></codeline>
<codeline lineno="102"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_SR_TFNF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x2)</highlight></codeline>
<codeline lineno="103"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_SR_BUSY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1)</highlight></codeline>
<codeline lineno="104"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="111"><highlight class="comment">/*<sp/>Macros<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="112" refid="dw__spi__hal_8h_1ada74c8cedc0194494fc3af4edb0a3a42" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_SSI_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1)<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="113" refid="dw__spi__hal_8h_1a61056e46f46fa9a6d3ee6e72bd06d6c7" refkind="member"><highlight class="preprocessor">#define<sp/>DW_SPI_SSI_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="121" refid="dw__spi__hal_8h_1ade9e66a925fc3ea37a060a795dc42af5" refkind="member"><highlight class="preprocessor">#define<sp/>DW_SPI_IMR_MSTIM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x20)<sp/><sp/></highlight></codeline>
<codeline lineno="122" refid="dw__spi__hal_8h_1a05da7a58991f219e5d3ca8672d3420b2" refkind="member"><highlight class="preprocessor">#define<sp/>DW_SPI_IMR_RXFIM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x10)<sp/><sp/></highlight></codeline>
<codeline lineno="123" refid="dw__spi__hal_8h_1a7a86974b15f1f300baddce9d3b3f46ea" refkind="member"><highlight class="preprocessor">#define<sp/>DW_SPI_IMR_RXOIM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x08)<sp/><sp/></highlight></codeline>
<codeline lineno="124" refid="dw__spi__hal_8h_1a0b64a65ed6385795b89879999fefe732" refkind="member"><highlight class="preprocessor">#define<sp/>DW_SPI_IMR_RXUIM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x04)<sp/><sp/></highlight></codeline>
<codeline lineno="125" refid="dw__spi__hal_8h_1ac46c61c532c7a93f14d2a2fb4e22dd4a" refkind="member"><highlight class="preprocessor">#define<sp/>DW_SPI_IMR_TXOIM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x02)<sp/><sp/></highlight></codeline>
<codeline lineno="126" refid="dw__spi__hal_8h_1a7560a75904ec383f15c043dee5e3d42f" refkind="member"><highlight class="preprocessor">#define<sp/>DW_SPI_IMR_TXEIM<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x01)<sp/><sp/></highlight></codeline>
<codeline lineno="128"><highlight class="preprocessor">#define<sp/>DW_SPI_IMR_XFER<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(DW_SPI_IMR_TXEIM|DW_SPI_IMR_RXFIM|DW_SPI_IMR_TXOIM|DW_SPI_IMR_RXOIM|DW_SPI_IMR_RXUIM)</highlight></codeline>
<codeline lineno="129"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="131"><highlight class="preprocessor">#define<sp/>DW_SPI_SSI_IDLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1)</highlight></codeline>
<codeline lineno="132"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_SPI_TRANSMIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1)</highlight></codeline>
<codeline lineno="133"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_SPI_RECEIVE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(2)</highlight></codeline>
<codeline lineno="134"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_SSI_MASTER<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1)</highlight></codeline>
<codeline lineno="135"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DW_SPI_SSI_SLAVE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight></codeline>
<codeline lineno="136"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137"><highlight class="normal"></highlight></codeline>
<codeline lineno="138"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>_DEVICE_DW_SPI_HAL_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/spi/dw_spi_hal.h"/>
  </compounddef>
</doxygen>
