<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xcresample_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xcresample_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and register-level driver functions (or macros) that can be used to access the Xilinx Chroma Resampler core.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who     Date     Changes
 ----- ------- -------- -------------------------------------------------------
 4.0   adk     03/12/14 First release
                        Added the register offsets and bit masks for the
                        registers and added backward compatibility for macros.</pre><p>
<pre> </pre> 
<p>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>register offsets</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#e36d057ec512e3bf6ad23aedeca87287">XCRE_CONTROL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#87730ba30704098d260a67036eaa6f01">XCRE_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#90090b9e9473a0bacec29831cd865434">XCRE_ERROR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#18c102d15e143b84399c8795212975e8">XCRE_IRQ_EN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#50dc699fde66f657be0e8a9713f78497">XCRE_VERSION_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#388982bb23871efe6833330f79b12a94">XCRE_SYSDEBUG0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#f943cd6552984fa4ed43ecadab6035c0">XCRE_SYSDEBUG1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#46bc8755667307701c57d998f9bccbde">XCRE_SYSDEBUG2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x001C</td></tr>

<tr><td colspan="2"><br><h2>Control register bit masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#9f8f91473ed9544ea408ab041203f53c">XCRE_CTL_SW_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#236624032067fc6eab9b512945e4a1dc">XCRE_CTL_RUE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#aa6df80e3d96127c39d26f776a692d67">XCRE_CTL_BPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#a66681b6d3d1c8d2d7901464355d323a">XCRE_CTL_TPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#3cc43348b3242c3d57ec00b1d8a49f4b">XCRE_CTL_AUTORESET_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#59a892889d7e272380b3187f143e2497">XCRE_CTL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td colspan="2"><br><h2>Interrupt register bit masks. It is applicable for</h2></td></tr>
<tr><td colspan="2">Status and IRQ_ENABLE Registers <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#dd6a498a6bc1c13fc01e91f510d342de">XCRE_IXR_PROCS_STARTED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#8051673328a6111720b8566bb3cf1526">XCRE_IXR_EOF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#804ab6687773a6c4a87f1a0716000f19">XCRE_IXR_SE_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#97004e97b72f36a24dc2d91e19358a99">XCRE_IXR_ALLINTR_MASK</a>&nbsp;&nbsp;&nbsp;0x00010003U</td></tr>

<tr><td colspan="2"><br><h2>Error register bit masks</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#0aacdca8b7990a1d6a0e965b213bb9bc">XCRE_ERR_EOL_EARLY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#e1c7c77ababa0deda872bcf9585c1c13">XCRE_ERR_EOL_LATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#a0df29969c8c503b72aa74ad6dbff8f5">XCRE_ERR_SOF_EARLY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#a4e7b99b55f7e72e3617c0fe3b9e3826">XCRE_ERR_SOF_LATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td colspan="2"><br><h2>Version register bit masks and shifts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#a63888a3741a78b6a5d226ea9be119a1">XCRE_VER_REV_NUM_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#ccd4dbc5d507c4b6f4073d012ccb3400">XCRE_VER_PID_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#3e27a69cfbd5cf9261e123ec223e59c3">XCRE_VER_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#744ff1670814ab8411605bd5610a37d4">XCRE_VER_MINOR_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#5d8d09eb21e1e968c0450cb7dd5d516a">XCRE_VER_MAJOR_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#75692d332ef8386dd59f5ad60f72b7c7">XCRE_VER_INTERNAL_SHIFT</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#4ad9bb0d2ce4b4a58e639c645e7bfb28">XCRE_VER_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#e2de0988a224c4f2c0ff2c8fb99c1edd">XCRE_VER_MINOR_SHIFT</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b39e2e1a51ac5b83405a1409f3ad334a">XCRE_VER_MAJOR_SHIFT</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td colspan="2"><br><h2>Active size register bit masks and shifts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#9f98cbfc1c9126ed40145387dc779b28">XCRE_ACTSIZE_NUM_PIXEL_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#705f25b13c7ec6c14dbbab653e263fe6">XCRE_ACTSIZE_NUM_LINE_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#dea884db969de650a972cc4bd46ada60">XCRE_ACTSIZE_NUM_LINE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Encoding register bit masks and shifts</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#37fffbaea769fa911e7976283da2d7e1">XCRE_ENCODING_FIELD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#df082abdad2a4087dd79c8e2fa86948b">XCRE_ENCODING_CHROMA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#20167cee94dcbf66c85a5390d489ffa6">XCRE_ENCODING_FIELD_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#55f16d3c79938d89a5f0f0fa10621800">XCRE_ENCODING_CHROMA_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td colspan="2"><br><h2>Coefficient bit mask and shift</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#8237f945f6c7bda0545995089bf6a5f6">XCRE_COEFF_FRAC_MASK</a>&nbsp;&nbsp;&nbsp;0x00003FFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#43ce2626e26ec592981c9fff31c4355e">XCRE_COEF_DECI_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#feba8102493e8d68f3711c0de474215e">XCRE_COEF_SIGN_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#6a0413d42fb2ca474c0887652e0b28d2">XCRE_COEFF_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#000906b27b64ea3a083b8dcf82d8cda6">XCRE_COEFF_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#3b6c6d8486f87ee7e560f524905c18e6">XCRE_COEFF_SIGN_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>General purpose macros</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#00023e17dea7a5309d4f9119236654a5">XCRE_SIGN_MUL</a>&nbsp;&nbsp;&nbsp;-1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#400cf6478aacc983fc48d21e0a5880ab">XCRE_SIGNBIT_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#344ef55f48597146bf99310cca308756">XCRE_MAX_VALUE</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>

<tr><td colspan="2"><br><h2>backward compatibility macros</h2></td></tr>
<tr><td colspan="2">To support backward compatibility following macro definition are re-defined. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b08ae72b28eb517952669e8059a57438">CRESAMPLE_CONTROL</a>&nbsp;&nbsp;&nbsp;XCRE_CONTROL_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#a6f6b04b3cc0360a21ec4839cd4f03ec">CRESAMPLE_STATUS</a>&nbsp;&nbsp;&nbsp;XCRE_STATUS_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#554f66180e7658e5ddb6471f6636ae39">CRESAMPLE_ERROR</a>&nbsp;&nbsp;&nbsp;XCRE_ERROR_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#95a95ab44d457cbddc71696a216a05fd">CRESAMPLE_IRQ_ENABLE</a>&nbsp;&nbsp;&nbsp;XCRE_IRQ_EN_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#517507a6f422841239aa4b79c3106c78">CRESAMPLE_VERSION</a>&nbsp;&nbsp;&nbsp;XCRE_VERSION_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b82be2cd90cf13a336d10dd569c87837">CRESAMPLE_SYSDEBUG0</a>&nbsp;&nbsp;&nbsp;XCRE_SYSDEBUG0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#ee458faa4102e875ef0900c8f7f690e5">CRESAMPLE_SYSDEBUG1</a>&nbsp;&nbsp;&nbsp;XCRE_SYSDEBUG1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#72b81214f487f323fcdf3598f2bfe8b9">CRESAMPLE_SYSDEBUG2</a>&nbsp;&nbsp;&nbsp;XCRE_SYSDEBUG2_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#c703035cac182fd2215830d408eacc54">CRESAMPLE_ACTIVE_SIZE</a>&nbsp;&nbsp;&nbsp;XCRE_ACTIVE_SIZE_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#53d4ce09d2cec8a76533235dd257bfdc">CRESAMPLE_ENCODING</a>&nbsp;&nbsp;&nbsp;XCRE_ENCODING_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#58a2d5bafad7d89982686b5c754e8166">CRESAMPLE_COEF00_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF00_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#de7fe09fa42649144d200bba3b2a1bd0">CRESAMPLE_COEF01_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF01_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b9bad685ccdf0a3bf926758dc30050aa">CRESAMPLE_COEF02_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF02_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#6d06c46b21e20ba09e5b5dbeecaae9bd">CRESAMPLE_COEF03_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF03_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#ce98dcc7d246d6eac5c01d5d08fe9669">CRESAMPLE_COEF04_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF04_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#356cc228c722da4c2e5fdc435b6aa797">CRESAMPLE_COEF05_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF05_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#69be42b208bc0a8beefbc5dfafd76089">CRESAMPLE_COEF06_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF06_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#dcf18fd321b5f52dd69dbc8b30483d21">CRESAMPLE_COEF07_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF07_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#d1a48f1f198af479afbb734aa2c8c1a3">CRESAMPLE_COEF08_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF08_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#7d20cda72b7833d92fba2379d33b5400">CRESAMPLE_COEF09_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF09_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#86ee8b8be3deb3a57b47374a5baf23ac">CRESAMPLE_COEF10_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF10_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#93b38d0a36ffb61e6974c49e491d15bc">CRESAMPLE_COEF11_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF11_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#d50675fb39c551dfe7dded9d956470a9">CRESAMPLE_COEF12_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF12_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#8de235a55513c790aecd0989d5ea9bfd">CRESAMPLE_COEF13_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF13_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#0750e628d7492be4d46d1d092cf228ed">CRESAMPLE_COEF14_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF14_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#d036ed6c7528f0411db5a928b33d501c">CRESAMPLE_COEF15_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF15_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#170ad6c9041f9e144a66ec4ad019fbd5">CRESAMPLE_COEF16_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF16_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#12a372af9724acc9d562d6ecd0bef7d6">CRESAMPLE_COEF17_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF17_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#8767db23b562090b06c7b4e8135778ea">CRESAMPLE_COEF18_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF18_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#d411c23f6b247e5b0b55a15dd1de2051">CRESAMPLE_COEF19_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF19_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#1f11e190ae24cec4fcf3eaef37647b8e">CRESAMPLE_COEF20_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF20_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#d3c86795818d6c6c4f9b8c6dc62b7531">CRESAMPLE_COEF21_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF21_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#4abbf674f0e3428d9e85792c76234f9a">CRESAMPLE_COEF22_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF22_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#cbf41f95032ef849f8938acdebf60526">CRESAMPLE_COEF23_HPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF23_HPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#9d679cdd9d361f383aed19349adfcaf9">CRESAMPLE_COEF00_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF00_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#6c733c32069a59e217665e18134ed958">CRESAMPLE_COEF01_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF01_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b0740fd31e82cdb986c0a0975b38b844">CRESAMPLE_COEF02_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF02_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#5d820b6d1c1f36995db7cfe9464fa24d">CRESAMPLE_COEF03_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF03_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#15737ed15f113665ce7c340c84cff080">CRESAMPLE_COEF04_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF04_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#fa773f878b38a8b3b041b8f3038f0938">CRESAMPLE_COEF05_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF05_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#cfa692d81c0ed80c58dae0aaec535b16">CRESAMPLE_COEF06_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF06_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#6fb8daad56660992641a0c2e47b23f2b">CRESAMPLE_COEF07_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF07_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#9dfdce0d77d08c7d41e72060d90a86c2">CRESAMPLE_COEF08_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF08_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#75060aa8b401c51308774ae9b470ad4a">CRESAMPLE_COEF09_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF09_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#73505356197f8c7eb27849f1cc4daf68">CRESAMPLE_COEF10_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF10_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#92c7befe05425e106435a10035379f1d">CRESAMPLE_COEF11_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF11_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#ec411c48c6198f849f1d807c7e6b9208">CRESAMPLE_COEF12_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF12_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#66f5d2abdd54b785f79f90c4db108985">CRESAMPLE_COEF13_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF13_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#2d8f3b5f50900f385dddcfccf91669a1">CRESAMPLE_COEF14_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF14_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b4a945d8daf108b9dba32e42a4cf7232">CRESAMPLE_COEF15_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF15_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#33198b37d61e3e7eaf9306ef4aeaafa0">CRESAMPLE_COEF16_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF16_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b5b4561c86cbe3eec9dce98572a17204">CRESAMPLE_COEF17_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF17_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#06a8759fb0439ac3c1c1fed6544f208b">CRESAMPLE_COEF18_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF18_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#16d4bebdcf6a2db2e1ade9b2e288695b">CRESAMPLE_COEF19_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF19_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#51bcc2784294d6b3cd3e923f2757ed85">CRESAMPLE_COEF20_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF20_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#6695a5cf16a2280843307c5cb0b582bb">CRESAMPLE_COEF21_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF21_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#d32a48c7ed9532e3861769845f5623a3">CRESAMPLE_COEF22_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF22_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#5781c73b1e03b0d71ba3a0cf1060815d">CRESAMPLE_COEF23_HPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF23_HPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#6a0f203d694b3245cd5ab58d18620754">CRESAMPLE_COEF00_VPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF00_VPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#7e8684756ddc04e43a1ba2e787fa327f">CRESAMPLE_COEF01_VPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF01_VPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#0a3e2ed5f9a01bf7898fe08a7fd70a0c">CRESAMPLE_COEF02_VPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF02_VPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#62442986f7e8a87b4eb677d6aeb7db0e">CRESAMPLE_COEF03_VPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF03_VPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#c9ea19bd91242f9095fceb9a9ab5856b">CRESAMPLE_COEF04_VPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF04_VPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#968617956977f6bb6daafc4cfca698a7">CRESAMPLE_COEF05_VPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF05_VPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#4d26375d0328799e08fa6349b2395aac">CRESAMPLE_COEF06_VPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF06_VPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#bf5bb3e698cd3c20a12302c2b9758e60">CRESAMPLE_COEF07_VPHASE0</a>&nbsp;&nbsp;&nbsp;XCRE_COEF07_VPHASE0_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#f7ebc9abb7a40ed2eb87a789d9778022">CRESAMPLE_COEF00_VPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF00_VPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#ccdb044b6a179361deffcd330d8c7730">CRESAMPLE_COEF01_VPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF01_VPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#18644f4eb44a4a5fe36af75c7a223d23">CRESAMPLE_COEF02_VPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF02_VPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#0aec6a4f87741f24d6e90817d4fc42f1">CRESAMPLE_COEF03_VPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF03_VPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#1c53ba92aaea614aabdf26c303a34e3d">CRESAMPLE_COEF04_VPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF04_VPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b296f983b821b5c4a40bc6ec2fd55cd2">CRESAMPLE_COEF05_VPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF05_VPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b28240af8f3267df647e726b221b5eea">CRESAMPLE_COEF06_VPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF06_VPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#3370822a5939706eaaf096c57ead38cc">CRESAMPLE_COEF07_VPHASE1</a>&nbsp;&nbsp;&nbsp;XCRE_COEF07_VPHASE1_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#70354a42b822594740d8818fe824a63e">CRESAMPLE_CTL_EN_MASK</a>&nbsp;&nbsp;&nbsp;XCRE_CTL_SW_EN_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#2f7bf471ba2e40e7779478b174db2b68">CRESAMPLE_CTL_RU_MASK</a>&nbsp;&nbsp;&nbsp;XCRE_CTL_RUE_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#691c9ac6cefcd547668b38377ff84260">CRESAMPLE_CTL_AUTORESET</a>&nbsp;&nbsp;&nbsp;XCRE_CTL_AUTORESET_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#ba9734caaf6fa269d4b55f3bb61c01f5">CRESAMPLE_CTL_RESET</a>&nbsp;&nbsp;&nbsp;XCRE_CTL_RESET_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#f34ea58cf368024bee82e2404ac0d080">CRESAMPLE_In32</a>&nbsp;&nbsp;&nbsp;XCresample_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#e55ed56b7bf038abee926ecd55e57ba9">CRESAMPLE_Out32</a>&nbsp;&nbsp;&nbsp;XCresample_Out32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#dd3896f89a1b454e508386d07c4e1a86">CRESAMPLE_ReadReg</a>&nbsp;&nbsp;&nbsp;XCresample_ReadReg</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#4c27441ddb04c2bb0ef40794fd8a821e">CRESAMPLE_WriteReg</a>&nbsp;&nbsp;&nbsp;XCresample_WriteReg</td></tr>

<tr><td colspan="2"><br><h2>Interrupt registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#9a38a8abeb63a5dcfbce4e1f57cf7c97">XCRE_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;XCRE_STATUS_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#e6f21d36c462bfb1d0bd91cfa72762aa">XCRE_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;XCRE_IRQ_EN_OFFSET</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#ed484ae65a37d6caf256fb3583b3f869">XCRESAMPLE_HW_H_</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#2fabb0e08576485f3f54cd1f4531024a">XCRE_ACTIVE_SIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#0b1a96d8791a35a4cbb98d7be3f27b5a">XCRE_ENCODING_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0028</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b08648fa4329ccb2f1f792c049d0d96e">XCRE_COEF00_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#f45ea16c39ab86263617c9f72733a5ec">XCRE_COEF01_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0104</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#e1c4e8aa886cb44126fb45f54d4d2561">XCRE_COEF02_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0108</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#a661ff07f1c20ab1839c9a85fca60571">XCRE_COEF03_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x010C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#fdc160496035e2d1c64e1f6855356681">XCRE_COEF04_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0110</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#02e0f97aa30b4805922757f17e0b12cd">XCRE_COEF05_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0114</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#9a56ac84b8403ceece66d68623c3a091">XCRE_COEF06_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0118</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#95a23cf13a13e9186541d1aaaae78966">XCRE_COEF07_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x011C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#06bd5b0189a2bfc254383e64e1b1ba70">XCRE_COEF08_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0120</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#45c917cbe5b9acdc47758738a71d08f9">XCRE_COEF09_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0124</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#327a4b079f7630c0efc499590035d2f5">XCRE_COEF10_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0128</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#7ccae86cacb8f7938a000ef7b2b340b3">XCRE_COEF11_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x012C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#add607ad747e8eced4dfa42c24f1b210">XCRE_COEF12_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0130</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#14577474f7d7dea3726b0bd3bdcaaa8a">XCRE_COEF13_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0134</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#eaf0e4311f3cec9a4dbfd4d0223d0bfd">XCRE_COEF14_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0138</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#c849fad3963b4ccdb4df399ce89a0676">XCRE_COEF15_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x013C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#ed4c2f3e422cff8544d123b1f6c7d65d">XCRE_COEF16_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0140</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#f6ed3d2863457dc989f43b7a30be104c">XCRE_COEF17_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0144</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#046c61c31ee39d736055df51e19e2938">XCRE_COEF18_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0148</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#106e8fddab9ff751602884fbd58f9332">XCRE_COEF19_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x014C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#98e024bc3a1c98c73e7858fcba25d8bb">XCRE_COEF20_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0150</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#0f9df4d920cc235338a1acd1f452ba8b">XCRE_COEF21_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0154</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#f80e94e18e368f0120b46986f9dfdad9">XCRE_COEF22_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0158</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#43f073717f0cd43bf75b3f51f927307f">XCRE_COEF23_HPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x015C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#1ad7438e92fb57b98c26f50645a9575f">XCRE_COEF00_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0160</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#8f48d6fb21b46e73c7af5a0b9c01e155">XCRE_COEF01_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0164</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#faf168f142154b67616c59cf9827becb">XCRE_COEF02_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0168</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#34b5d6d0f4bb4d418788b19e5bda0a72">XCRE_COEF03_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x016C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#9d7be6ce93a5d3f38132fff3a3993398">XCRE_COEF04_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0170</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#ac9a0d2f1f791b58c0318170c9ff19c1">XCRE_COEF05_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0174</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#bde07b24b8a06faaa6afea4babf96cb4">XCRE_COEF06_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0178</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#39f483d811bfae7e47a81bcba344bc5d">XCRE_COEF07_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x017C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b810d46329c8e8f94477fac3928f7bfe">XCRE_COEF08_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0180</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#f66dbe711e5a3bd1287fa19424151734">XCRE_COEF09_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0184</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#3981c2527addc4d02d56f31fd29672ff">XCRE_COEF10_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0188</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#ad22ec3304706b2f7bd65477092dcc48">XCRE_COEF11_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x018C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b3a93fd8d3b70b689aef9cb68b186dcb">XCRE_COEF12_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0190</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#7658dbc810aa4b13f63121f26dc44ab2">XCRE_COEF13_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0194</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#e79641e31df71116fc605d5386a18df2">XCRE_COEF14_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0198</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#0c62d9914671287c36bf1da711dc391d">XCRE_COEF15_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x019C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#3b47a1512cdb344615d915c6a453e882">XCRE_COEF16_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#aa62506d1e68b6f634d343a485b8f3fd">XCRE_COEF17_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01A4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#801129c4f1f57a1ab118bc0e51bd9bf4">XCRE_COEF18_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01A8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#96f0a8dded48e008b0661bd45dffe388">XCRE_COEF19_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01AC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#cf7cb29773e11a645b50a551279a5bf5">XCRE_COEF20_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01B0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#a49389e2a7506c092f1e21fc34001360">XCRE_COEF21_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01B4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#7270ab4cf94edeed371f32494e8c99d7">XCRE_COEF22_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01B8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#ae4cbb76dfe9b462d729aea1f24b172c">XCRE_COEF23_HPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01BC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#7c618712800d861c59fb9deefd45a2b6">XCRE_COEF00_VPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#ac06a91cdd2b2a82b72724082d82b42b">XCRE_COEF01_VPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01C4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#e68fe139eec3456e8436d45d375f93fb">XCRE_COEF02_VPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01C8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#61fe2e129ee73467a333bde971a09ab1">XCRE_COEF03_VPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01CC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#960e2dce62f01924ee5a8082ba5a77f2">XCRE_COEF04_VPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01D0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#7adb9cc708f775c981b14d40fe66f017">XCRE_COEF05_VPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01D4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#bbeced8c7f115327ee61a961cfa80b72">XCRE_COEF06_VPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01D8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#cc053ddb351745bde479c15eaa65ef3c">XCRE_COEF07_VPHASE0_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01DC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#86669b482b630a76ab12288e10cf14a1">XCRE_COEF00_VPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01E0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#931197646d822c764861df2776be0167">XCRE_COEF01_VPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01E4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#95a3917c8d4a42c3d6b899644f339450">XCRE_COEF02_VPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01E8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#40dd8790c5c98b49c7e432800abcbe6c">XCRE_COEF03_VPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01EC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#f0698f4c5311e2f9147c38905433bb66">XCRE_COEF04_VPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01F0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#10536f6834892f85f8f93059b4277a4a">XCRE_COEF05_VPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01F4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#20b5afe016e5879356b7e613c2fa4949">XCRE_COEF06_VPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01F8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#101e8262084e88b2f8f7cff884fe06b7">XCRE_COEF07_VPHASE1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x01FC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#4bcf4304e9aaf163c07d8b27755f06c0">XCresample_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#b6f8306121516322a43ce0143ef94601">XCresample_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#383c98c6cf46b5c9e1c40124950e03e4">XCresample_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XCresample_In32((BaseAddress) + (u32)(RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcresample__hw_8h.html#644ad0f957bb97d33f18cab706e145d5">XCresample_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XCresample_Out32((BaseAddress) + (u32)(RegOffset), (u32)(Data))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="c703035cac182fd2215830d408eacc54"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_ACTIVE_SIZE" ref="c703035cac182fd2215830d408eacc54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_ACTIVE_SIZE&nbsp;&nbsp;&nbsp;XCRE_ACTIVE_SIZE_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="58a2d5bafad7d89982686b5c754e8166"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF00_HPHASE0" ref="58a2d5bafad7d89982686b5c754e8166" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF00_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF00_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9d679cdd9d361f383aed19349adfcaf9"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF00_HPHASE1" ref="9d679cdd9d361f383aed19349adfcaf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF00_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF00_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6a0f203d694b3245cd5ab58d18620754"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF00_VPHASE0" ref="6a0f203d694b3245cd5ab58d18620754" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF00_VPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF00_VPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f7ebc9abb7a40ed2eb87a789d9778022"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF00_VPHASE1" ref="f7ebc9abb7a40ed2eb87a789d9778022" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF00_VPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF00_VPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="de7fe09fa42649144d200bba3b2a1bd0"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF01_HPHASE0" ref="de7fe09fa42649144d200bba3b2a1bd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF01_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF01_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6c733c32069a59e217665e18134ed958"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF01_HPHASE1" ref="6c733c32069a59e217665e18134ed958" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF01_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF01_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7e8684756ddc04e43a1ba2e787fa327f"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF01_VPHASE0" ref="7e8684756ddc04e43a1ba2e787fa327f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF01_VPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF01_VPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ccdb044b6a179361deffcd330d8c7730"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF01_VPHASE1" ref="ccdb044b6a179361deffcd330d8c7730" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF01_VPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF01_VPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b9bad685ccdf0a3bf926758dc30050aa"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF02_HPHASE0" ref="b9bad685ccdf0a3bf926758dc30050aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF02_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF02_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b0740fd31e82cdb986c0a0975b38b844"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF02_HPHASE1" ref="b0740fd31e82cdb986c0a0975b38b844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF02_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF02_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0a3e2ed5f9a01bf7898fe08a7fd70a0c"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF02_VPHASE0" ref="0a3e2ed5f9a01bf7898fe08a7fd70a0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF02_VPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF02_VPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="18644f4eb44a4a5fe36af75c7a223d23"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF02_VPHASE1" ref="18644f4eb44a4a5fe36af75c7a223d23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF02_VPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF02_VPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6d06c46b21e20ba09e5b5dbeecaae9bd"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF03_HPHASE0" ref="6d06c46b21e20ba09e5b5dbeecaae9bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF03_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF03_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5d820b6d1c1f36995db7cfe9464fa24d"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF03_HPHASE1" ref="5d820b6d1c1f36995db7cfe9464fa24d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF03_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF03_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="62442986f7e8a87b4eb677d6aeb7db0e"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF03_VPHASE0" ref="62442986f7e8a87b4eb677d6aeb7db0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF03_VPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF03_VPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0aec6a4f87741f24d6e90817d4fc42f1"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF03_VPHASE1" ref="0aec6a4f87741f24d6e90817d4fc42f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF03_VPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF03_VPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ce98dcc7d246d6eac5c01d5d08fe9669"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF04_HPHASE0" ref="ce98dcc7d246d6eac5c01d5d08fe9669" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF04_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF04_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="15737ed15f113665ce7c340c84cff080"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF04_HPHASE1" ref="15737ed15f113665ce7c340c84cff080" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF04_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF04_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c9ea19bd91242f9095fceb9a9ab5856b"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF04_VPHASE0" ref="c9ea19bd91242f9095fceb9a9ab5856b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF04_VPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF04_VPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1c53ba92aaea614aabdf26c303a34e3d"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF04_VPHASE1" ref="1c53ba92aaea614aabdf26c303a34e3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF04_VPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF04_VPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="356cc228c722da4c2e5fdc435b6aa797"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF05_HPHASE0" ref="356cc228c722da4c2e5fdc435b6aa797" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF05_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF05_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fa773f878b38a8b3b041b8f3038f0938"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF05_HPHASE1" ref="fa773f878b38a8b3b041b8f3038f0938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF05_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF05_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="968617956977f6bb6daafc4cfca698a7"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF05_VPHASE0" ref="968617956977f6bb6daafc4cfca698a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF05_VPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF05_VPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b296f983b821b5c4a40bc6ec2fd55cd2"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF05_VPHASE1" ref="b296f983b821b5c4a40bc6ec2fd55cd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF05_VPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF05_VPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="69be42b208bc0a8beefbc5dfafd76089"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF06_HPHASE0" ref="69be42b208bc0a8beefbc5dfafd76089" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF06_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF06_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cfa692d81c0ed80c58dae0aaec535b16"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF06_HPHASE1" ref="cfa692d81c0ed80c58dae0aaec535b16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF06_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF06_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4d26375d0328799e08fa6349b2395aac"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF06_VPHASE0" ref="4d26375d0328799e08fa6349b2395aac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF06_VPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF06_VPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b28240af8f3267df647e726b221b5eea"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF06_VPHASE1" ref="b28240af8f3267df647e726b221b5eea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF06_VPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF06_VPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dcf18fd321b5f52dd69dbc8b30483d21"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF07_HPHASE0" ref="dcf18fd321b5f52dd69dbc8b30483d21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF07_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF07_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6fb8daad56660992641a0c2e47b23f2b"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF07_HPHASE1" ref="6fb8daad56660992641a0c2e47b23f2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF07_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF07_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bf5bb3e698cd3c20a12302c2b9758e60"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF07_VPHASE0" ref="bf5bb3e698cd3c20a12302c2b9758e60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF07_VPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF07_VPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3370822a5939706eaaf096c57ead38cc"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF07_VPHASE1" ref="3370822a5939706eaaf096c57ead38cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF07_VPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF07_VPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d1a48f1f198af479afbb734aa2c8c1a3"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF08_HPHASE0" ref="d1a48f1f198af479afbb734aa2c8c1a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF08_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF08_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9dfdce0d77d08c7d41e72060d90a86c2"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF08_HPHASE1" ref="9dfdce0d77d08c7d41e72060d90a86c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF08_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF08_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7d20cda72b7833d92fba2379d33b5400"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF09_HPHASE0" ref="7d20cda72b7833d92fba2379d33b5400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF09_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF09_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="75060aa8b401c51308774ae9b470ad4a"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF09_HPHASE1" ref="75060aa8b401c51308774ae9b470ad4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF09_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF09_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="86ee8b8be3deb3a57b47374a5baf23ac"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF10_HPHASE0" ref="86ee8b8be3deb3a57b47374a5baf23ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF10_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF10_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="73505356197f8c7eb27849f1cc4daf68"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF10_HPHASE1" ref="73505356197f8c7eb27849f1cc4daf68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF10_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF10_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="93b38d0a36ffb61e6974c49e491d15bc"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF11_HPHASE0" ref="93b38d0a36ffb61e6974c49e491d15bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF11_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF11_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="92c7befe05425e106435a10035379f1d"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF11_HPHASE1" ref="92c7befe05425e106435a10035379f1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF11_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF11_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d50675fb39c551dfe7dded9d956470a9"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF12_HPHASE0" ref="d50675fb39c551dfe7dded9d956470a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF12_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF12_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ec411c48c6198f849f1d807c7e6b9208"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF12_HPHASE1" ref="ec411c48c6198f849f1d807c7e6b9208" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF12_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF12_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8de235a55513c790aecd0989d5ea9bfd"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF13_HPHASE0" ref="8de235a55513c790aecd0989d5ea9bfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF13_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF13_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="66f5d2abdd54b785f79f90c4db108985"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF13_HPHASE1" ref="66f5d2abdd54b785f79f90c4db108985" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF13_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF13_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0750e628d7492be4d46d1d092cf228ed"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF14_HPHASE0" ref="0750e628d7492be4d46d1d092cf228ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF14_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF14_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2d8f3b5f50900f385dddcfccf91669a1"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF14_HPHASE1" ref="2d8f3b5f50900f385dddcfccf91669a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF14_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF14_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d036ed6c7528f0411db5a928b33d501c"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF15_HPHASE0" ref="d036ed6c7528f0411db5a928b33d501c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF15_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF15_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b4a945d8daf108b9dba32e42a4cf7232"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF15_HPHASE1" ref="b4a945d8daf108b9dba32e42a4cf7232" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF15_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF15_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="170ad6c9041f9e144a66ec4ad019fbd5"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF16_HPHASE0" ref="170ad6c9041f9e144a66ec4ad019fbd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF16_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF16_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="33198b37d61e3e7eaf9306ef4aeaafa0"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF16_HPHASE1" ref="33198b37d61e3e7eaf9306ef4aeaafa0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF16_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF16_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="12a372af9724acc9d562d6ecd0bef7d6"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF17_HPHASE0" ref="12a372af9724acc9d562d6ecd0bef7d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF17_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF17_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b5b4561c86cbe3eec9dce98572a17204"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF17_HPHASE1" ref="b5b4561c86cbe3eec9dce98572a17204" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF17_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF17_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8767db23b562090b06c7b4e8135778ea"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF18_HPHASE0" ref="8767db23b562090b06c7b4e8135778ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF18_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF18_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="06a8759fb0439ac3c1c1fed6544f208b"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF18_HPHASE1" ref="06a8759fb0439ac3c1c1fed6544f208b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF18_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF18_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d411c23f6b247e5b0b55a15dd1de2051"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF19_HPHASE0" ref="d411c23f6b247e5b0b55a15dd1de2051" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF19_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF19_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="16d4bebdcf6a2db2e1ade9b2e288695b"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF19_HPHASE1" ref="16d4bebdcf6a2db2e1ade9b2e288695b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF19_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF19_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1f11e190ae24cec4fcf3eaef37647b8e"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF20_HPHASE0" ref="1f11e190ae24cec4fcf3eaef37647b8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF20_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF20_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="51bcc2784294d6b3cd3e923f2757ed85"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF20_HPHASE1" ref="51bcc2784294d6b3cd3e923f2757ed85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF20_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF20_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d3c86795818d6c6c4f9b8c6dc62b7531"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF21_HPHASE0" ref="d3c86795818d6c6c4f9b8c6dc62b7531" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF21_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF21_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6695a5cf16a2280843307c5cb0b582bb"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF21_HPHASE1" ref="6695a5cf16a2280843307c5cb0b582bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF21_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF21_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4abbf674f0e3428d9e85792c76234f9a"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF22_HPHASE0" ref="4abbf674f0e3428d9e85792c76234f9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF22_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF22_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d32a48c7ed9532e3861769845f5623a3"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF22_HPHASE1" ref="d32a48c7ed9532e3861769845f5623a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF22_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF22_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cbf41f95032ef849f8938acdebf60526"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF23_HPHASE0" ref="cbf41f95032ef849f8938acdebf60526" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF23_HPHASE0&nbsp;&nbsp;&nbsp;XCRE_COEF23_HPHASE0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5781c73b1e03b0d71ba3a0cf1060815d"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_COEF23_HPHASE1" ref="5781c73b1e03b0d71ba3a0cf1060815d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_COEF23_HPHASE1&nbsp;&nbsp;&nbsp;XCRE_COEF23_HPHASE1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b08ae72b28eb517952669e8059a57438"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_CONTROL" ref="b08ae72b28eb517952669e8059a57438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_CONTROL&nbsp;&nbsp;&nbsp;XCRE_CONTROL_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="691c9ac6cefcd547668b38377ff84260"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_CTL_AUTORESET" ref="691c9ac6cefcd547668b38377ff84260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_CTL_AUTORESET&nbsp;&nbsp;&nbsp;XCRE_CTL_AUTORESET_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="70354a42b822594740d8818fe824a63e"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_CTL_EN_MASK" ref="70354a42b822594740d8818fe824a63e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_CTL_EN_MASK&nbsp;&nbsp;&nbsp;XCRE_CTL_SW_EN_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ba9734caaf6fa269d4b55f3bb61c01f5"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_CTL_RESET" ref="ba9734caaf6fa269d4b55f3bb61c01f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_CTL_RESET&nbsp;&nbsp;&nbsp;XCRE_CTL_RESET_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2f7bf471ba2e40e7779478b174db2b68"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_CTL_RU_MASK" ref="2f7bf471ba2e40e7779478b174db2b68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_CTL_RU_MASK&nbsp;&nbsp;&nbsp;XCRE_CTL_RUE_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="53d4ce09d2cec8a76533235dd257bfdc"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_ENCODING" ref="53d4ce09d2cec8a76533235dd257bfdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_ENCODING&nbsp;&nbsp;&nbsp;XCRE_ENCODING_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="554f66180e7658e5ddb6471f6636ae39"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_ERROR" ref="554f66180e7658e5ddb6471f6636ae39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_ERROR&nbsp;&nbsp;&nbsp;XCRE_ERROR_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f34ea58cf368024bee82e2404ac0d080"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_In32" ref="f34ea58cf368024bee82e2404ac0d080" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_In32&nbsp;&nbsp;&nbsp;XCresample_In32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="95a95ab44d457cbddc71696a216a05fd"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_IRQ_ENABLE" ref="95a95ab44d457cbddc71696a216a05fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_IRQ_ENABLE&nbsp;&nbsp;&nbsp;XCRE_IRQ_EN_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e55ed56b7bf038abee926ecd55e57ba9"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_Out32" ref="e55ed56b7bf038abee926ecd55e57ba9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_Out32&nbsp;&nbsp;&nbsp;XCresample_Out32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dd3896f89a1b454e508386d07c4e1a86"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_ReadReg" ref="dd3896f89a1b454e508386d07c4e1a86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_ReadReg&nbsp;&nbsp;&nbsp;XCresample_ReadReg          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a6f6b04b3cc0360a21ec4839cd4f03ec"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_STATUS" ref="a6f6b04b3cc0360a21ec4839cd4f03ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_STATUS&nbsp;&nbsp;&nbsp;XCRE_STATUS_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b82be2cd90cf13a336d10dd569c87837"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_SYSDEBUG0" ref="b82be2cd90cf13a336d10dd569c87837" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_SYSDEBUG0&nbsp;&nbsp;&nbsp;XCRE_SYSDEBUG0_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ee458faa4102e875ef0900c8f7f690e5"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_SYSDEBUG1" ref="ee458faa4102e875ef0900c8f7f690e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_SYSDEBUG1&nbsp;&nbsp;&nbsp;XCRE_SYSDEBUG1_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="72b81214f487f323fcdf3598f2bfe8b9"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_SYSDEBUG2" ref="72b81214f487f323fcdf3598f2bfe8b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_SYSDEBUG2&nbsp;&nbsp;&nbsp;XCRE_SYSDEBUG2_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="517507a6f422841239aa4b79c3106c78"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_VERSION" ref="517507a6f422841239aa4b79c3106c78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_VERSION&nbsp;&nbsp;&nbsp;XCRE_VERSION_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4c27441ddb04c2bb0ef40794fd8a821e"></a><!-- doxytag: member="xcresample_hw.h::CRESAMPLE_WriteReg" ref="4c27441ddb04c2bb0ef40794fd8a821e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRESAMPLE_WriteReg&nbsp;&nbsp;&nbsp;XCresample_WriteReg          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2fabb0e08576485f3f54cd1f4531024a"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ACTIVE_SIZE_OFFSET" ref="2fabb0e08576485f3f54cd1f4531024a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ACTIVE_SIZE_OFFSET&nbsp;&nbsp;&nbsp;0x0020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal and vertical active frame size 
</div>
</div><p>
<a class="anchor" name="705f25b13c7ec6c14dbbab653e263fe6"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ACTSIZE_NUM_LINE_MASK" ref="705f25b13c7ec6c14dbbab653e263fe6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ACTSIZE_NUM_LINE_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of Active lines per frame (Vertical) mask 
</div>
</div><p>
<a class="anchor" name="dea884db969de650a972cc4bd46ada60"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ACTSIZE_NUM_LINE_SHIFT" ref="dea884db969de650a972cc4bd46ada60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ACTSIZE_NUM_LINE_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift for number of lines 
</div>
</div><p>
<a class="anchor" name="9f98cbfc1c9126ed40145387dc779b28"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ACTSIZE_NUM_PIXEL_MASK" ref="9f98cbfc1c9126ed40145387dc779b28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ACTSIZE_NUM_PIXEL_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of Active pixels per scan line (horizontal) mask 
</div>
</div><p>
<a class="anchor" name="b08648fa4329ccb2f1f792c049d0d96e"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF00_HPHASE0_OFFSET" ref="b08648fa4329ccb2f1f792c049d0d96e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF00_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 00 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="1ad7438e92fb57b98c26f50645a9575f"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF00_HPHASE1_OFFSET" ref="1ad7438e92fb57b98c26f50645a9575f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF00_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x0160          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 00 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="7c618712800d861c59fb9deefd45a2b6"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF00_VPHASE0_OFFSET" ref="7c618712800d861c59fb9deefd45a2b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF00_VPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x01C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 00 of vertical phase 0 filter 
</div>
</div><p>
<a class="anchor" name="86669b482b630a76ab12288e10cf14a1"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF00_VPHASE1_OFFSET" ref="86669b482b630a76ab12288e10cf14a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF00_VPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01E0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 00 of vertical phase 1 filter 
</div>
</div><p>
<a class="anchor" name="f45ea16c39ab86263617c9f72733a5ec"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF01_HPHASE0_OFFSET" ref="f45ea16c39ab86263617c9f72733a5ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF01_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 01 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="8f48d6fb21b46e73c7af5a0b9c01e155"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF01_HPHASE1_OFFSET" ref="8f48d6fb21b46e73c7af5a0b9c01e155" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF01_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x0164          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 01 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="ac06a91cdd2b2a82b72724082d82b42b"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF01_VPHASE0_OFFSET" ref="ac06a91cdd2b2a82b72724082d82b42b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF01_VPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x01C4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 01 of vertical phase 0 filter 
</div>
</div><p>
<a class="anchor" name="931197646d822c764861df2776be0167"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF01_VPHASE1_OFFSET" ref="931197646d822c764861df2776be0167" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF01_VPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01E4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 01 of vertical phase 1 filter 
</div>
</div><p>
<a class="anchor" name="e1c4e8aa886cb44126fb45f54d4d2561"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF02_HPHASE0_OFFSET" ref="e1c4e8aa886cb44126fb45f54d4d2561" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF02_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 02 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="faf168f142154b67616c59cf9827becb"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF02_HPHASE1_OFFSET" ref="faf168f142154b67616c59cf9827becb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF02_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x0168          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 02 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="e68fe139eec3456e8436d45d375f93fb"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF02_VPHASE0_OFFSET" ref="e68fe139eec3456e8436d45d375f93fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF02_VPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x01C8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 02 of vertical phase 0 filter 
</div>
</div><p>
<a class="anchor" name="95a3917c8d4a42c3d6b899644f339450"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF02_VPHASE1_OFFSET" ref="95a3917c8d4a42c3d6b899644f339450" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF02_VPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01E8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 02 of vertical phase 1 filter 
</div>
</div><p>
<a class="anchor" name="a661ff07f1c20ab1839c9a85fca60571"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF03_HPHASE0_OFFSET" ref="a661ff07f1c20ab1839c9a85fca60571" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF03_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x010C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 03 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="34b5d6d0f4bb4d418788b19e5bda0a72"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF03_HPHASE1_OFFSET" ref="34b5d6d0f4bb4d418788b19e5bda0a72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF03_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x016C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 03 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="61fe2e129ee73467a333bde971a09ab1"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF03_VPHASE0_OFFSET" ref="61fe2e129ee73467a333bde971a09ab1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF03_VPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x01CC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 03 of vertical phase 0 filter 
</div>
</div><p>
<a class="anchor" name="40dd8790c5c98b49c7e432800abcbe6c"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF03_VPHASE1_OFFSET" ref="40dd8790c5c98b49c7e432800abcbe6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF03_VPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01EC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 03 of vertical phase 1 filter 
</div>
</div><p>
<a class="anchor" name="fdc160496035e2d1c64e1f6855356681"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF04_HPHASE0_OFFSET" ref="fdc160496035e2d1c64e1f6855356681" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF04_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 04 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="9d7be6ce93a5d3f38132fff3a3993398"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF04_HPHASE1_OFFSET" ref="9d7be6ce93a5d3f38132fff3a3993398" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF04_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x0170          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 04 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="960e2dce62f01924ee5a8082ba5a77f2"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF04_VPHASE0_OFFSET" ref="960e2dce62f01924ee5a8082ba5a77f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF04_VPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x01D0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 04 of vertical phase 0 filter 
</div>
</div><p>
<a class="anchor" name="f0698f4c5311e2f9147c38905433bb66"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF04_VPHASE1_OFFSET" ref="f0698f4c5311e2f9147c38905433bb66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF04_VPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01F0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 04 of vertical phase 1 filter 
</div>
</div><p>
<a class="anchor" name="02e0f97aa30b4805922757f17e0b12cd"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF05_HPHASE0_OFFSET" ref="02e0f97aa30b4805922757f17e0b12cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF05_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0114          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 05 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="ac9a0d2f1f791b58c0318170c9ff19c1"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF05_HPHASE1_OFFSET" ref="ac9a0d2f1f791b58c0318170c9ff19c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF05_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x0174          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 05 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="7adb9cc708f775c981b14d40fe66f017"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF05_VPHASE0_OFFSET" ref="7adb9cc708f775c981b14d40fe66f017" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF05_VPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x01D4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 05 of vertical phase 0 filter 
</div>
</div><p>
<a class="anchor" name="10536f6834892f85f8f93059b4277a4a"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF05_VPHASE1_OFFSET" ref="10536f6834892f85f8f93059b4277a4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF05_VPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01F4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 05 of vertical phase 1 filter 
</div>
</div><p>
<a class="anchor" name="9a56ac84b8403ceece66d68623c3a091"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF06_HPHASE0_OFFSET" ref="9a56ac84b8403ceece66d68623c3a091" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF06_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0118          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 06 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="bde07b24b8a06faaa6afea4babf96cb4"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF06_HPHASE1_OFFSET" ref="bde07b24b8a06faaa6afea4babf96cb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF06_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x0178          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 06 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="bbeced8c7f115327ee61a961cfa80b72"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF06_VPHASE0_OFFSET" ref="bbeced8c7f115327ee61a961cfa80b72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF06_VPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x01D8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 06 of vertical phase 0 filter 
</div>
</div><p>
<a class="anchor" name="20b5afe016e5879356b7e613c2fa4949"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF06_VPHASE1_OFFSET" ref="20b5afe016e5879356b7e613c2fa4949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF06_VPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01F8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 06 of vertical phase 1 filter 
</div>
</div><p>
<a class="anchor" name="95a23cf13a13e9186541d1aaaae78966"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF07_HPHASE0_OFFSET" ref="95a23cf13a13e9186541d1aaaae78966" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF07_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x011C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 07 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="39f483d811bfae7e47a81bcba344bc5d"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF07_HPHASE1_OFFSET" ref="39f483d811bfae7e47a81bcba344bc5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF07_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x017C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 07 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="cc053ddb351745bde479c15eaa65ef3c"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF07_VPHASE0_OFFSET" ref="cc053ddb351745bde479c15eaa65ef3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF07_VPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x01DC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 07 of vertical phase 0 filter 
</div>
</div><p>
<a class="anchor" name="101e8262084e88b2f8f7cff884fe06b7"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF07_VPHASE1_OFFSET" ref="101e8262084e88b2f8f7cff884fe06b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF07_VPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01FC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 07 of vertical phase 1 filter 
</div>
</div><p>
<a class="anchor" name="06bd5b0189a2bfc254383e64e1b1ba70"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF08_HPHASE0_OFFSET" ref="06bd5b0189a2bfc254383e64e1b1ba70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF08_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0120          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 08 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="b810d46329c8e8f94477fac3928f7bfe"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF08_HPHASE1_OFFSET" ref="b810d46329c8e8f94477fac3928f7bfe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF08_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x0180          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 08 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="45c917cbe5b9acdc47758738a71d08f9"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF09_HPHASE0_OFFSET" ref="45c917cbe5b9acdc47758738a71d08f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF09_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0124          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 09 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="f66dbe711e5a3bd1287fa19424151734"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF09_HPHASE1_OFFSET" ref="f66dbe711e5a3bd1287fa19424151734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF09_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x0184          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 09 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="327a4b079f7630c0efc499590035d2f5"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF10_HPHASE0_OFFSET" ref="327a4b079f7630c0efc499590035d2f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF10_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0128          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 10 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="3981c2527addc4d02d56f31fd29672ff"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF10_HPHASE1_OFFSET" ref="3981c2527addc4d02d56f31fd29672ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF10_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x0188          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 10 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="7ccae86cacb8f7938a000ef7b2b340b3"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF11_HPHASE0_OFFSET" ref="7ccae86cacb8f7938a000ef7b2b340b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF11_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x012C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 11 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="ad22ec3304706b2f7bd65477092dcc48"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF11_HPHASE1_OFFSET" ref="ad22ec3304706b2f7bd65477092dcc48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF11_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x018C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 11 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="add607ad747e8eced4dfa42c24f1b210"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF12_HPHASE0_OFFSET" ref="add607ad747e8eced4dfa42c24f1b210" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF12_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0130          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 12 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="b3a93fd8d3b70b689aef9cb68b186dcb"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF12_HPHASE1_OFFSET" ref="b3a93fd8d3b70b689aef9cb68b186dcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF12_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x0190          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 12 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="14577474f7d7dea3726b0bd3bdcaaa8a"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF13_HPHASE0_OFFSET" ref="14577474f7d7dea3726b0bd3bdcaaa8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF13_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0134          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 13 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="7658dbc810aa4b13f63121f26dc44ab2"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF13_HPHASE1_OFFSET" ref="7658dbc810aa4b13f63121f26dc44ab2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF13_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x0194          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 13 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="eaf0e4311f3cec9a4dbfd4d0223d0bfd"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF14_HPHASE0_OFFSET" ref="eaf0e4311f3cec9a4dbfd4d0223d0bfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF14_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0138          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 14 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="e79641e31df71116fc605d5386a18df2"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF14_HPHASE1_OFFSET" ref="e79641e31df71116fc605d5386a18df2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF14_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x0198          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 14 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="c849fad3963b4ccdb4df399ce89a0676"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF15_HPHASE0_OFFSET" ref="c849fad3963b4ccdb4df399ce89a0676" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF15_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x013C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 15 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="0c62d9914671287c36bf1da711dc391d"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF15_HPHASE1_OFFSET" ref="0c62d9914671287c36bf1da711dc391d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF15_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x019C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 15 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="ed4c2f3e422cff8544d123b1f6c7d65d"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF16_HPHASE0_OFFSET" ref="ed4c2f3e422cff8544d123b1f6c7d65d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF16_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0140          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 16 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="3b47a1512cdb344615d915c6a453e882"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF16_HPHASE1_OFFSET" ref="3b47a1512cdb344615d915c6a453e882" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF16_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 16 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="f6ed3d2863457dc989f43b7a30be104c"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF17_HPHASE0_OFFSET" ref="f6ed3d2863457dc989f43b7a30be104c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF17_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0144          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 17 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="aa62506d1e68b6f634d343a485b8f3fd"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF17_HPHASE1_OFFSET" ref="aa62506d1e68b6f634d343a485b8f3fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF17_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01A4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 17 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="046c61c31ee39d736055df51e19e2938"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF18_HPHASE0_OFFSET" ref="046c61c31ee39d736055df51e19e2938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF18_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0148          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 18 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="801129c4f1f57a1ab118bc0e51bd9bf4"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF18_HPHASE1_OFFSET" ref="801129c4f1f57a1ab118bc0e51bd9bf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF18_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01A8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 18 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="106e8fddab9ff751602884fbd58f9332"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF19_HPHASE0_OFFSET" ref="106e8fddab9ff751602884fbd58f9332" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF19_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x014C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 19 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="96f0a8dded48e008b0661bd45dffe388"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF19_HPHASE1_OFFSET" ref="96f0a8dded48e008b0661bd45dffe388" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF19_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01AC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 19 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="98e024bc3a1c98c73e7858fcba25d8bb"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF20_HPHASE0_OFFSET" ref="98e024bc3a1c98c73e7858fcba25d8bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF20_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0150          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 20 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="cf7cb29773e11a645b50a551279a5bf5"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF20_HPHASE1_OFFSET" ref="cf7cb29773e11a645b50a551279a5bf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF20_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01B0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 20 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="0f9df4d920cc235338a1acd1f452ba8b"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF21_HPHASE0_OFFSET" ref="0f9df4d920cc235338a1acd1f452ba8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF21_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0154          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 21 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="a49389e2a7506c092f1e21fc34001360"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF21_HPHASE1_OFFSET" ref="a49389e2a7506c092f1e21fc34001360" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF21_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01B4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 21 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="f80e94e18e368f0120b46986f9dfdad9"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF22_HPHASE0_OFFSET" ref="f80e94e18e368f0120b46986f9dfdad9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF22_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x0158          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 22 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="7270ab4cf94edeed371f32494e8c99d7"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF22_HPHASE1_OFFSET" ref="7270ab4cf94edeed371f32494e8c99d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF22_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01B8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 22 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="43f073717f0cd43bf75b3f51f927307f"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF23_HPHASE0_OFFSET" ref="43f073717f0cd43bf75b3f51f927307f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF23_HPHASE0_OFFSET&nbsp;&nbsp;&nbsp;0x015C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 23 of horizontal phase 0 filter 
</div>
</div><p>
<a class="anchor" name="ae4cbb76dfe9b462d729aea1f24b172c"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF23_HPHASE1_OFFSET" ref="ae4cbb76dfe9b462d729aea1f24b172c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF23_HPHASE1_OFFSET&nbsp;&nbsp;&nbsp;0x01BC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient 23 of horizontal phase 1 filter 
</div>
</div><p>
<a class="anchor" name="43ce2626e26ec592981c9fff31c4355e"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF_DECI_MASK" ref="43ce2626e26ec592981c9fff31c4355e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF_DECI_MASK&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask of Decimal part 
</div>
</div><p>
<a class="anchor" name="feba8102493e8d68f3711c0de474215e"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEF_SIGN_MASK" ref="feba8102493e8d68f3711c0de474215e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEF_SIGN_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for Coefficient sign bit 
</div>
</div><p>
<a class="anchor" name="8237f945f6c7bda0545995089bf6a5f6"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEFF_FRAC_MASK" ref="8237f945f6c7bda0545995089bf6a5f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEFF_FRAC_MASK&nbsp;&nbsp;&nbsp;0x00003FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask of Fractional part 
</div>
</div><p>
<a class="anchor" name="6a0413d42fb2ca474c0887652e0b28d2"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEFF_MASK" ref="6a0413d42fb2ca474c0887652e0b28d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEFF_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient mask 
</div>
</div><p>
<a class="anchor" name="000906b27b64ea3a083b8dcf82d8cda6"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEFF_SHIFT" ref="000906b27b64ea3a083b8dcf82d8cda6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEFF_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift for decimal value 
</div>
</div><p>
<a class="anchor" name="3b6c6d8486f87ee7e560f524905c18e6"></a><!-- doxytag: member="xcresample_hw.h::XCRE_COEFF_SIGN_SHIFT" ref="3b6c6d8486f87ee7e560f524905c18e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_COEFF_SIGN_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient shift 
</div>
</div><p>
<a class="anchor" name="e36d057ec512e3bf6ad23aedeca87287"></a><!-- doxytag: member="xcresample_hw.h::XCRE_CONTROL_OFFSET" ref="e36d057ec512e3bf6ad23aedeca87287" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_CONTROL_OFFSET&nbsp;&nbsp;&nbsp;0x0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control 
</div>
</div><p>
<a class="anchor" name="3cc43348b3242c3d57ec00b1d8a49f4b"></a><!-- doxytag: member="xcresample_hw.h::XCRE_CTL_AUTORESET_MASK" ref="3cc43348b3242c3d57ec00b1d8a49f4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_CTL_AUTORESET_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software reset - Auto-synchronize to SOF mask 
</div>
</div><p>
<a class="anchor" name="aa6df80e3d96127c39d26f776a692d67"></a><!-- doxytag: member="xcresample_hw.h::XCRE_CTL_BPE_MASK" ref="aa6df80e3d96127c39d26f776a692d67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_CTL_BPE_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bypass mask 
</div>
</div><p>
<a class="anchor" name="59a892889d7e272380b3187f143e2497"></a><!-- doxytag: member="xcresample_hw.h::XCRE_CTL_RESET_MASK" ref="59a892889d7e272380b3187f143e2497" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_CTL_RESET_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software reset - instantaneous mask 
</div>
</div><p>
<a class="anchor" name="236624032067fc6eab9b512945e4a1dc"></a><!-- doxytag: member="xcresample_hw.h::XCRE_CTL_RUE_MASK" ref="236624032067fc6eab9b512945e4a1dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_CTL_RUE_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register update mask 
</div>
</div><p>
<a class="anchor" name="9f8f91473ed9544ea408ab041203f53c"></a><!-- doxytag: member="xcresample_hw.h::XCRE_CTL_SW_EN_MASK" ref="9f8f91473ed9544ea408ab041203f53c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_CTL_SW_EN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable mask 
</div>
</div><p>
<a class="anchor" name="a66681b6d3d1c8d2d7901464355d323a"></a><!-- doxytag: member="xcresample_hw.h::XCRE_CTL_TPE_MASK" ref="a66681b6d3d1c8d2d7901464355d323a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_CTL_TPE_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Test pattern mask 
</div>
</div><p>
<a class="anchor" name="df082abdad2a4087dd79c8e2fa86948b"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ENCODING_CHROMA_MASK" ref="df082abdad2a4087dd79c8e2fa86948b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ENCODING_CHROMA_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Chroma parity mask 
</div>
</div><p>
<a class="anchor" name="55f16d3c79938d89a5f0f0fa10621800"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ENCODING_CHROMA_SHIFT" ref="55f16d3c79938d89a5f0f0fa10621800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ENCODING_CHROMA_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Chroma parity shift 
</div>
</div><p>
<a class="anchor" name="37fffbaea769fa911e7976283da2d7e1"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ENCODING_FIELD_MASK" ref="37fffbaea769fa911e7976283da2d7e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ENCODING_FIELD_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Field parity mask 
</div>
</div><p>
<a class="anchor" name="20167cee94dcbf66c85a5390d489ffa6"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ENCODING_FIELD_SHIFT" ref="20167cee94dcbf66c85a5390d489ffa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ENCODING_FIELD_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Field parity shift 
</div>
</div><p>
<a class="anchor" name="0b1a96d8791a35a4cbb98d7be3f27b5a"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ENCODING_OFFSET" ref="0b1a96d8791a35a4cbb98d7be3f27b5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ENCODING_OFFSET&nbsp;&nbsp;&nbsp;0x0028          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame encoding 
</div>
</div><p>
<a class="anchor" name="0aacdca8b7990a1d6a0e965b213bb9bc"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ERR_EOL_EARLY_MASK" ref="0aacdca8b7990a1d6a0e965b213bb9bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ERR_EOL_EARLY_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error: End of Line Early mask 
</div>
</div><p>
<a class="anchor" name="e1c7c77ababa0deda872bcf9585c1c13"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ERR_EOL_LATE_MASK" ref="e1c7c77ababa0deda872bcf9585c1c13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ERR_EOL_LATE_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error: End of Line Late mask 
</div>
</div><p>
<a class="anchor" name="a0df29969c8c503b72aa74ad6dbff8f5"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ERR_SOF_EARLY_MASK" ref="a0df29969c8c503b72aa74ad6dbff8f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ERR_SOF_EARLY_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error: Start of Frame Early mask 
</div>
</div><p>
<a class="anchor" name="a4e7b99b55f7e72e3617c0fe3b9e3826"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ERR_SOF_LATE_MASK" ref="a4e7b99b55f7e72e3617c0fe3b9e3826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ERR_SOF_LATE_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error: Start of Frame Late mask 
</div>
</div><p>
<a class="anchor" name="90090b9e9473a0bacec29831cd865434"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ERROR_OFFSET" ref="90090b9e9473a0bacec29831cd865434" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ERROR_OFFSET&nbsp;&nbsp;&nbsp;0x0008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error 
</div>
</div><p>
<a class="anchor" name="e6f21d36c462bfb1d0bd91cfa72762aa"></a><!-- doxytag: member="xcresample_hw.h::XCRE_IER_OFFSET" ref="e6f21d36c462bfb1d0bd91cfa72762aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_IER_OFFSET&nbsp;&nbsp;&nbsp;XCRE_IRQ_EN_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt enable .*..register corresponds to status bits 
</div>
</div><p>
<a class="anchor" name="18c102d15e143b84399c8795212975e8"></a><!-- doxytag: member="xcresample_hw.h::XCRE_IRQ_EN_OFFSET" ref="18c102d15e143b84399c8795212975e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_IRQ_EN_OFFSET&nbsp;&nbsp;&nbsp;0x000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
IRQ enable 
</div>
</div><p>
<a class="anchor" name="9a38a8abeb63a5dcfbce4e1f57cf7c97"></a><!-- doxytag: member="xcresample_hw.h::XCRE_ISR_OFFSET" ref="9a38a8abeb63a5dcfbce4e1f57cf7c97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_ISR_OFFSET&nbsp;&nbsp;&nbsp;XCRE_STATUS_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt status register 
</div>
</div><p>
<a class="anchor" name="97004e97b72f36a24dc2d91e19358a99"></a><!-- doxytag: member="xcresample_hw.h::XCRE_IXR_ALLINTR_MASK" ref="97004e97b72f36a24dc2d91e19358a99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_IXR_ALLINTR_MASK&nbsp;&nbsp;&nbsp;0x00010003U          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OR of all mask 
</div>
</div><p>
<a class="anchor" name="8051673328a6111720b8566bb3cf1526"></a><!-- doxytag: member="xcresample_hw.h::XCRE_IXR_EOF_MASK" ref="8051673328a6111720b8566bb3cf1526" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_IXR_EOF_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End-Of-Frame mask 
</div>
</div><p>
<a class="anchor" name="dd6a498a6bc1c13fc01e91f510d342de"></a><!-- doxytag: member="xcresample_hw.h::XCRE_IXR_PROCS_STARTED_MASK" ref="dd6a498a6bc1c13fc01e91f510d342de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_IXR_PROCS_STARTED_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Proc started mask 
</div>
</div><p>
<a class="anchor" name="804ab6687773a6c4a87f1a0716000f19"></a><!-- doxytag: member="xcresample_hw.h::XCRE_IXR_SE_MASK" ref="804ab6687773a6c4a87f1a0716000f19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_IXR_SE_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slave Error mask 
</div>
</div><p>
<a class="anchor" name="344ef55f48597146bf99310cca308756"></a><!-- doxytag: member="xcresample_hw.h::XCRE_MAX_VALUE" ref="344ef55f48597146bf99310cca308756" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_MAX_VALUE&nbsp;&nbsp;&nbsp;0xFFFFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
32 bit maximum value 
</div>
</div><p>
<a class="anchor" name="00023e17dea7a5309d4f9119236654a5"></a><!-- doxytag: member="xcresample_hw.h::XCRE_SIGN_MUL" ref="00023e17dea7a5309d4f9119236654a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_SIGN_MUL&nbsp;&nbsp;&nbsp;-1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro for sign multiplication 
</div>
</div><p>
<a class="anchor" name="400cf6478aacc983fc48d21e0a5880ab"></a><!-- doxytag: member="xcresample_hw.h::XCRE_SIGNBIT_MASK" ref="400cf6478aacc983fc48d21e0a5880ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_SIGNBIT_MASK&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="87730ba30704098d260a67036eaa6f01"></a><!-- doxytag: member="xcresample_hw.h::XCRE_STATUS_OFFSET" ref="87730ba30704098d260a67036eaa6f01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x0004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status 
</div>
</div><p>
<a class="anchor" name="388982bb23871efe6833330f79b12a94"></a><!-- doxytag: member="xcresample_hw.h::XCRE_SYSDEBUG0_OFFSET" ref="388982bb23871efe6833330f79b12a94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_SYSDEBUG0_OFFSET&nbsp;&nbsp;&nbsp;0x0014          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System debug 0 
</div>
</div><p>
<a class="anchor" name="f943cd6552984fa4ed43ecadab6035c0"></a><!-- doxytag: member="xcresample_hw.h::XCRE_SYSDEBUG1_OFFSET" ref="f943cd6552984fa4ed43ecadab6035c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_SYSDEBUG1_OFFSET&nbsp;&nbsp;&nbsp;0x0018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System debug 1 
</div>
</div><p>
<a class="anchor" name="46bc8755667307701c57d998f9bccbde"></a><!-- doxytag: member="xcresample_hw.h::XCRE_SYSDEBUG2_OFFSET" ref="46bc8755667307701c57d998f9bccbde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_SYSDEBUG2_OFFSET&nbsp;&nbsp;&nbsp;0x001C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
System debug 2 
</div>
</div><p>
<a class="anchor" name="75692d332ef8386dd59f5ad60f72b7c7"></a><!-- doxytag: member="xcresample_hw.h::XCRE_VER_INTERNAL_SHIFT" ref="75692d332ef8386dd59f5ad60f72b7c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_VER_INTERNAL_SHIFT&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Patch ID shift 
</div>
</div><p>
<a class="anchor" name="5d8d09eb21e1e968c0450cb7dd5d516a"></a><!-- doxytag: member="xcresample_hw.h::XCRE_VER_MAJOR_MASK" ref="5d8d09eb21e1e968c0450cb7dd5d516a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_VER_MAJOR_MASK&nbsp;&nbsp;&nbsp;0xFF000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Major mask 
</div>
</div><p>
<a class="anchor" name="b39e2e1a51ac5b83405a1409f3ad334a"></a><!-- doxytag: member="xcresample_hw.h::XCRE_VER_MAJOR_SHIFT" ref="b39e2e1a51ac5b83405a1409f3ad334a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_VER_MAJOR_SHIFT&nbsp;&nbsp;&nbsp;0x00000018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Major shift 
</div>
</div><p>
<a class="anchor" name="744ff1670814ab8411605bd5610a37d4"></a><!-- doxytag: member="xcresample_hw.h::XCRE_VER_MINOR_MASK" ref="744ff1670814ab8411605bd5610a37d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_VER_MINOR_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Minor mask 
</div>
</div><p>
<a class="anchor" name="e2de0988a224c4f2c0ff2c8fb99c1edd"></a><!-- doxytag: member="xcresample_hw.h::XCRE_VER_MINOR_SHIFT" ref="e2de0988a224c4f2c0ff2c8fb99c1edd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_VER_MINOR_SHIFT&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Minor shift 
</div>
</div><p>
<a class="anchor" name="ccd4dbc5d507c4b6f4073d012ccb3400"></a><!-- doxytag: member="xcresample_hw.h::XCRE_VER_PID_MASK" ref="ccd4dbc5d507c4b6f4073d012ccb3400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_VER_PID_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Patch ID mask 
</div>
</div><p>
<a class="anchor" name="3e27a69cfbd5cf9261e123ec223e59c3"></a><!-- doxytag: member="xcresample_hw.h::XCRE_VER_REV_MASK" ref="3e27a69cfbd5cf9261e123ec223e59c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_VER_REV_MASK&nbsp;&nbsp;&nbsp;0x0000F000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Revision mask 
</div>
</div><p>
<a class="anchor" name="a63888a3741a78b6a5d226ea9be119a1"></a><!-- doxytag: member="xcresample_hw.h::XCRE_VER_REV_NUM_MASK" ref="a63888a3741a78b6a5d226ea9be119a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_VER_REV_NUM_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Revision Number mask 
</div>
</div><p>
<a class="anchor" name="4ad9bb0d2ce4b4a58e639c645e7bfb28"></a><!-- doxytag: member="xcresample_hw.h::XCRE_VER_REV_SHIFT" ref="4ad9bb0d2ce4b4a58e639c645e7bfb28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_VER_REV_SHIFT&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Revision shift 
</div>
</div><p>
<a class="anchor" name="50dc699fde66f657be0e8a9713f78497"></a><!-- doxytag: member="xcresample_hw.h::XCRE_VERSION_OFFSET" ref="50dc699fde66f657be0e8a9713f78497" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRE_VERSION_OFFSET&nbsp;&nbsp;&nbsp;0x0010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version 
</div>
</div><p>
<a class="anchor" name="ed484ae65a37d6caf256fb3583b3f869"></a><!-- doxytag: member="xcresample_hw.h::XCRESAMPLE_HW_H_" ref="ed484ae65a37d6caf256fb3583b3f869" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCRESAMPLE_HW_H_          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Prevent circular inclusions by using protection macros 
</div>
</div><p>
<a class="anchor" name="4bcf4304e9aaf163c07d8b27755f06c0"></a><!-- doxytag: member="xcresample_hw.h::XCresample_In32" ref="4bcf4304e9aaf163c07d8b27755f06c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCresample_In32&nbsp;&nbsp;&nbsp;Xil_In32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Input operations 
</div>
</div><p>
<a class="anchor" name="b6f8306121516322a43ce0143ef94601"></a><!-- doxytag: member="xcresample_hw.h::XCresample_Out32" ref="b6f8306121516322a43ce0143ef94601" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCresample_Out32&nbsp;&nbsp;&nbsp;Xil_Out32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Output operations 
</div>
</div><p>
<a class="anchor" name="383c98c6cf46b5c9e1c40124950e03e4"></a><!-- doxytag: member="xcresample_hw.h::XCresample_ReadReg" ref="383c98c6cf46b5c9e1c40124950e03e4" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCresample_ReadReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XCresample_In32((BaseAddress) + (u32)(RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This macro reads the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the Xilinx base address of the Chroma Resampler core </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset of the register (defined at top of this file)</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xcresample__hw_8h.html#383c98c6cf46b5c9e1c40124950e03e4">XCresample_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="644ad0f957bb97d33f18cab706e145d5"></a><!-- doxytag: member="xcresample_hw.h::XCresample_WriteReg" ref="644ad0f957bb97d33f18cab706e145d5" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCresample_WriteReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XCresample_Out32((BaseAddress) + (u32)(RegOffset), (u32)(Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This macro writes into the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the Xilinx base address of the Chroma Resampler core </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset of the register (defined at top of this file) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void XCresample_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data) </dd></dl>

</div>
</div><p>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
