<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>ipReset_c</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
        <Message>
            <ID>1121027</ID>
            <Severity>Warning</Severity>
            <Dynamic>MEM_INIT_FILE</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\UART_Packets.v&quot;:65:0:65:5|Pruning unused register txBuffer.SoP. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\UART_Packets.v</Navigation>
            <Navigation>65</Navigation>
            <Navigation>0</Navigation>
            <Navigation>65</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register txBuffer.SoP. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\FIFO.v&quot;:771:8:771:14|Removing instance r_ctr_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\FIFO.v</Navigation>
            <Navigation>771</Navigation>
            <Navigation>8</Navigation>
            <Navigation>771</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing instance r_ctr_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\FIFO.v&quot;:745:8:745:14|Removing instance w_ctr_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\FIFO.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>8</Navigation>
            <Navigation>745</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing instance w_ctr_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\FIFO.v&quot;:643:12:643:15|Removing instance FF_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\FIFO.v</Navigation>
            <Navigation>643</Navigation>
            <Navigation>12</Navigation>
            <Navigation>643</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Removing instance FF_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\FIFO.v&quot;:564:12:564:16|Removing instance FF_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\FIFO.v</Navigation>
            <Navigation>564</Navigation>
            <Navigation>12</Navigation>
            <Navigation>564</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing instance FF_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v&quot;:49:4:49:9|Object rUpper is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>4</Navigation>
            <Navigation>49</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Object rUpper is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v&quot;:53:0:53:5|Sharing sequential element opValid. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v</Navigation>
            <Navigation>53</Navigation>
            <Navigation>0</Navigation>
            <Navigation>53</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sharing sequential element opValid. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v&quot;:7:29:7:38|Input port bits 34 to 27 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v</Navigation>
            <Navigation>7</Navigation>
            <Navigation>29</Navigation>
            <Navigation>7</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Input port bits 34 to 27 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v&quot;:7:29:7:38|Input port bits 18 to 11 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Streamer.v</Navigation>
            <Navigation>7</Navigation>
            <Navigation>29</Navigation>
            <Navigation>7</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Input port bits 18 to 11 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Registers.v&quot;:17:22:17:29|Input port bits 31 to 8 of ipWrData[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Registers.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>22</Navigation>
            <Navigation>17</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Input port bits 31 to 8 of ipWrData[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Controller.v&quot;:14:22:14:31|Input port bits 18 to 11 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Controller.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>22</Navigation>
            <Navigation>14</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input port bits 18 to 11 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Controller.v&quot;:14:22:14:31|Input port bit 9 of ipRxStream[34:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Controller.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>22</Navigation>
            <Navigation>14</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input port bit 9 of ipRxStream[34:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\UART_Packets.v&quot;:8:21:8:30|Input port bit 10 of ipTxStream[34:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\UART_Packets.v</Navigation>
            <Navigation>8</Navigation>
            <Navigation>21</Navigation>
            <Navigation>8</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Input port bit 10 of ipTxStream[34:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>&quot;c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc&quot;:6:0:6:0|Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Dynamic>
            <Navigation></Navigation>
            <Navigation>c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc</Navigation>
            <Navigation>6</Navigation>
            <Navigation>0</Navigation>
            <Navigation>6</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>&quot;c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc&quot;:7:0:7:0|Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Dynamic>
            <Navigation></Navigation>
            <Navigation>c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc</Navigation>
            <Navigation>7</Navigation>
            <Navigation>0</Navigation>
            <Navigation>7</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>&quot;c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc&quot;:8:0:8:0|Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Dynamic>
            <Navigation></Navigation>
            <Navigation>c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc</Navigation>
            <Navigation>8</Navigation>
            <Navigation>0</Navigation>
            <Navigation>8</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>&quot;c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc&quot;:9:0:9:0|Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Dynamic>
            <Navigation></Navigation>
            <Navigation>c:/users/reeve/git/uct-fpga-course-2022/projects/counter/counter.fdc</Navigation>
            <Navigation>9</Navigation>
            <Navigation>0</Navigation>
            <Navigation>9</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Duplicate parameter &quot;-syn_tdm&quot; and &quot;-disable&quot; for param &quot;-&quot;. Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MF499 |Found issues with constraints. Check report file C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1_scck.rpt.</Dynamic>
            <Navigation>MF499</Navigation>
            <Navigation>Found issues with constraints. Check report file C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1_scck.rpt.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX367 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v&quot;:346:11:346:23|Instance pdp_ram_0_3_0 parameter type does not match module declaration.</Dynamic>
            <Navigation>FX367</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v</Navigation>
            <Navigation>346</Navigation>
            <Navigation>11</Navigation>
            <Navigation>346</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Instance pdp_ram_0_3_0 parameter type does not match module declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX367 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v&quot;:346:11:346:23|Instance pdp_ram_0_3_0 parameter type does not match module declaration.</Dynamic>
            <Navigation>FX367</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v</Navigation>
            <Navigation>346</Navigation>
            <Navigation>11</Navigation>
            <Navigation>346</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Instance pdp_ram_0_3_0 parameter type does not match module declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX367 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v&quot;:296:11:296:23|Instance pdp_ram_0_2_1 parameter type does not match module declaration.</Dynamic>
            <Navigation>FX367</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v</Navigation>
            <Navigation>296</Navigation>
            <Navigation>11</Navigation>
            <Navigation>296</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Instance pdp_ram_0_2_1 parameter type does not match module declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX367 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v&quot;:296:11:296:23|Instance pdp_ram_0_2_1 parameter type does not match module declaration.</Dynamic>
            <Navigation>FX367</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v</Navigation>
            <Navigation>296</Navigation>
            <Navigation>11</Navigation>
            <Navigation>296</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Instance pdp_ram_0_2_1 parameter type does not match module declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX367 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v&quot;:246:11:246:23|Instance pdp_ram_0_1_2 parameter type does not match module declaration.</Dynamic>
            <Navigation>FX367</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v</Navigation>
            <Navigation>246</Navigation>
            <Navigation>11</Navigation>
            <Navigation>246</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Instance pdp_ram_0_1_2 parameter type does not match module declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX367 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v&quot;:246:11:246:23|Instance pdp_ram_0_1_2 parameter type does not match module declaration.</Dynamic>
            <Navigation>FX367</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v</Navigation>
            <Navigation>246</Navigation>
            <Navigation>11</Navigation>
            <Navigation>246</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Instance pdp_ram_0_1_2 parameter type does not match module declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX367 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v&quot;:196:11:196:23|Instance pdp_ram_0_0_3 parameter type does not match module declaration.</Dynamic>
            <Navigation>FX367</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v</Navigation>
            <Navigation>196</Navigation>
            <Navigation>11</Navigation>
            <Navigation>196</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Instance pdp_ram_0_0_3 parameter type does not match module declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX367 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v&quot;:196:11:196:23|Instance pdp_ram_0_0_3 parameter type does not match module declaration.</Dynamic>
            <Navigation>FX367</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v</Navigation>
            <Navigation>196</Navigation>
            <Navigation>11</Navigation>
            <Navigation>196</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Instance pdp_ram_0_0_3 parameter type does not match module declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\uart_packets.v&quot;:65:0:65:5|Sequential instance Packetiser.txBuffer.Length[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\uart_packets.v</Navigation>
            <Navigation>65</Navigation>
            <Navigation>0</Navigation>
            <Navigation>65</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance Packetiser.txBuffer.Length[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\uart_packets.v&quot;:65:0:65:5|Sequential instance Packetiser.txBuffer.Length[2] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\uart_packets.v</Navigation>
            <Navigation>65</Navigation>
            <Navigation>0</Navigation>
            <Navigation>65</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance Packetiser.txBuffer.Length[2] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN114 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v&quot;:196:11:196:23|Removing instance pdp_ram_0_0_3 (in view: work.FIFO(verilog)) of black box view:LUCENT.DP16KB(PRIM) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v</Navigation>
            <Navigation>196</Navigation>
            <Navigation>11</Navigation>
            <Navigation>196</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Removing instance pdp_ram_0_0_3 (in view: work.FIFO(verilog)) of black box view:LUCENT.DP16KB(PRIM) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN114 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v&quot;:246:11:246:23|Removing instance pdp_ram_0_1_2 (in view: work.FIFO(verilog)) of black box view:LUCENT.DP16KB(PRIM) because it does not drive other instances.</Dynamic>
            <Navigation>BN114</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v</Navigation>
            <Navigation>246</Navigation>
            <Navigation>11</Navigation>
            <Navigation>246</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Removing instance pdp_ram_0_1_2 (in view: work.FIFO(verilog)) of black box view:LUCENT.DP16KB(PRIM) because it does not drive other instances.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MF511 |Found issues with constraints. Please check constraint checker report &quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1_cck.rpt&quot; .</Dynamic>
            <Navigation>MF511</Navigation>
            <Navigation>Found issues with constraints. Please check constraint checker report &quot;C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1_cck.rpt&quot; .</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v&quot;:718:10:718:16|Blackbox AGEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v</Navigation>
            <Navigation>718</Navigation>
            <Navigation>10</Navigation>
            <Navigation>718</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Blackbox AGEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v&quot;:691:10:691:16|Blackbox ALEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\reeve\git\uct-fpga-course-2022\projects\counter\fifo.v</Navigation>
            <Navigation>691</Navigation>
            <Navigation>10</Navigation>
            <Navigation>691</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Blackbox ALEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
    </Task>
</BaliMessageLog>