Starting process: module

Starting process: 

SCUBA, Version Diamond_2.2_Production (99)
Thu Oct 03 15:08:06 2013

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\2.2_x64\ispfpga\bin\nt64\scuba.exe -w -n AERFiFo_TN -lang vhdl -synth synplify -bus_exp 7 -bb -arch ep5c00 -type fifoblk -addr_width 9 -data_width 18 -num_words 512 -no_enable -pe 10 -pe2 12 -pf 508 -pf2 506 -e 
    Circuit name     : AERFiFo_TN
    Module type      : fifoblk
    Module Version   : 4.9
    Ports            : 
	Inputs       : Data[17:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[17:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : suppressed
    VHDL output      : AERFiFo_TN.vhd
    VHDL template    : AERFiFo_TN_tmpl.vhd
    VHDL testbench   : tb_AERFiFo_TN_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : AERFiFo_TN.srp
    Estimated Resource Usage:
            LUT : 129
            EBR : 1
            Reg : 34

END   SCUBA Module Synthesis

File: AERFiFo_TN.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


