ARM GAS  /tmp/ccdvvfLV.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32e10x_spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.spi_i2s_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	spi_i2s_deinit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	spi_i2s_deinit:
  27              	.LVL0:
  28              	.LFB116:
  29              		.file 1 "../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c"
   1:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
   2:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \file  gd32e10x_spi.c
   3:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief SPI driver
   4:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     
   5:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \version 2017-12-26, V1.0.1, firmware for GD32E10x
   6:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
   7:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
   8:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*
   9:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     Copyright (c) 2017, GigaDevice Semiconductor Inc.
  10:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
  11:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     All rights reserved.
  12:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
  13:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     Redistribution and use in source and binary forms, with or without modification, 
  14:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** are permitted provided that the following conditions are met:
  15:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
  16:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  17:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****        list of conditions and the following disclaimer.
  18:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  19:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****        this list of conditions and the following disclaimer in the documentation 
  20:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****        and/or other materials provided with the distribution.
  21:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  22:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****        may be used to endorse or promote products derived from this software without 
  23:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****        specific prior written permission.
  24:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
  25:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  26:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  27:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  28:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  29:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
ARM GAS  /tmp/ccdvvfLV.s 			page 2


  30:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  31:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  32:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  33:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  34:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** OF SUCH DAMAGE.
  35:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
  36:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
  37:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** #include "gd32e10x_spi.h"
  38:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
  39:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** #define SPI_ERROR_HANDLE(s)           do{}while(1)
  40:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
  41:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /* SPI/I2S parameter initialization mask */
  42:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** #define SPI_INIT_MASK                   ((uint32_t)0x00003040U)  /*!< SPI parameter initialization 
  43:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** #define I2S_INIT_MASK                   ((uint32_t)0x0000F047U)  /*!< I2S parameter initialization 
  44:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
  45:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /* I2S clock source selection, multiplication and division mask */
  46:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** #define I2S1_CLOCK_SEL                  ((uint32_t)0x00020000U)  /* I2S1 clock source selection */
  47:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** #define I2S2_CLOCK_SEL                  ((uint32_t)0x00040000U)  /* I2S2 clock source selection */
  48:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** #define I2S_CLOCK_MUL_MASK              ((uint32_t)0x0000F000U)  /* I2S clock multiplication mask *
  49:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** #define I2S_CLOCK_DIV_MASK              ((uint32_t)0x000000F0U)  /* I2S clock division mask */
  50:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
  51:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /* default value and offset */
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** #define SPI_I2SPSC_DEFAULT_VALUE        ((uint32_t)0x00000002U)  /* default value of SPI_I2SPSC reg
  53:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** #define RCU_CFG1_PREDV1_OFFSET          4U                       /* PREDV1 offset in RCU_CFG1 */
  54:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** #define RCU_CFG1_PLL2MF_OFFSET          12U                      /* PLL2MF offset in RCU_CFG1 */
  55:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
  56:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
  57:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      reset SPI and I2S 
  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
  59:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
  61:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_i2s_deinit(uint32_t spi_periph)
  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
  30              		.loc 1 63 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 63 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     switch(spi_periph){
  39              		.loc 1 64 5 is_stmt 1 view .LVU2
  40 0002 134B     		ldr	r3, .L8
  41 0004 9842     		cmp	r0, r3
  42 0006 1AD0     		beq	.L2
  43 0008 03F57443 		add	r3, r3, #62464
  44 000c 9842     		cmp	r0, r3
  45 000e 04D0     		beq	.L3
  46 0010 A3F57843 		sub	r3, r3, #63488
  47 0014 9842     		cmp	r0, r3
  48 0016 09D0     		beq	.L7
  49              	.LVL1:
  50              	.L1:
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI0:
ARM GAS  /tmp/ccdvvfLV.s 			page 3


  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         /* reset SPI0 */
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         rcu_periph_reset_enable(RCU_SPI0RST);
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI1:
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         /* reset SPI1 and I2S1 */
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         rcu_periph_reset_enable(RCU_SPI1RST);
  73:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI2:
  76:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         /* reset SPI2 and I2S2 */
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         rcu_periph_reset_enable(RCU_SPI2RST);
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     default:
  81:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
  82:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
  83:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
  51              		.loc 1 83 1 is_stmt 0 view .LVU3
  52 0018 08BD     		pop	{r3, pc}
  53              	.LVL2:
  54              	.L3:
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  55              		.loc 1 67 9 is_stmt 1 view .LVU4
  56 001a 4FF44370 		mov	r0, #780
  57              	.LVL3:
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  58              		.loc 1 67 9 is_stmt 0 view .LVU5
  59 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  60              	.LVL4:
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
  61              		.loc 1 68 9 is_stmt 1 view .LVU6
  62 0022 4FF44370 		mov	r0, #780
  63 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
  64              	.LVL5:
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI1:
  65              		.loc 1 69 9 view .LVU7
  66 002a F5E7     		b	.L1
  67              	.LVL6:
  68              	.L7:
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  69              		.loc 1 72 9 view .LVU8
  70 002c 40F20E40 		movw	r0, #1038
  71              	.LVL7:
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  72              		.loc 1 72 9 is_stmt 0 view .LVU9
  73 0030 FFF7FEFF 		bl	rcu_periph_reset_enable
  74              	.LVL8:
  73:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
  75              		.loc 1 73 9 is_stmt 1 view .LVU10
  76 0034 40F20E40 		movw	r0, #1038
  77 0038 FFF7FEFF 		bl	rcu_periph_reset_disable
  78              	.LVL9:
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI2:
  79              		.loc 1 74 9 view .LVU11
  80 003c ECE7     		b	.L1
  81              	.LVL10:
ARM GAS  /tmp/ccdvvfLV.s 			page 4


  82              	.L2:
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  83              		.loc 1 77 9 view .LVU12
  84 003e 40F20F40 		movw	r0, #1039
  85              	.LVL11:
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  86              		.loc 1 77 9 is_stmt 0 view .LVU13
  87 0042 FFF7FEFF 		bl	rcu_periph_reset_enable
  88              	.LVL12:
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
  89              		.loc 1 78 9 is_stmt 1 view .LVU14
  90 0046 40F20F40 		movw	r0, #1039
  91 004a FFF7FEFF 		bl	rcu_periph_reset_disable
  92              	.LVL13:
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     default:
  93              		.loc 1 79 9 view .LVU15
  94              		.loc 1 83 1 is_stmt 0 view .LVU16
  95 004e E3E7     		b	.L1
  96              	.L9:
  97              		.align	2
  98              	.L8:
  99 0050 003C0040 		.word	1073757184
 100              		.cfi_endproc
 101              	.LFE116:
 103              		.section	.text.spi_struct_para_init,"ax",%progbits
 104              		.align	1
 105              		.global	spi_struct_para_init
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 109              		.fpu fpv4-sp-d16
 111              	spi_struct_para_init:
 112              	.LVL14:
 113              	.LFB117:
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      initialize the parameters of SPI struct with the default values
  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_struct: SPI parameter stuct
  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_struct_para_init(spi_parameter_struct* spi_struct)
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 114              		.loc 1 92 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		@ link register save eliminated.
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* set the SPI struct with the default values */
  94:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     spi_struct->device_mode = SPI_SLAVE;
 119              		.loc 1 94 5 view .LVU18
 120              		.loc 1 94 29 is_stmt 0 view .LVU19
 121 0000 0023     		movs	r3, #0
 122 0002 0360     		str	r3, [r0]
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     spi_struct->trans_mode = SPI_TRANSMODE_FULLDUPLEX;
 123              		.loc 1 95 5 is_stmt 1 view .LVU20
 124              		.loc 1 95 28 is_stmt 0 view .LVU21
ARM GAS  /tmp/ccdvvfLV.s 			page 5


 125 0004 4360     		str	r3, [r0, #4]
  96:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     spi_struct->frame_size = SPI_FRAMESIZE_8BIT;
 126              		.loc 1 96 5 is_stmt 1 view .LVU22
 127              		.loc 1 96 28 is_stmt 0 view .LVU23
 128 0006 8360     		str	r3, [r0, #8]
  97:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     spi_struct->nss = SPI_NSS_HARD;
 129              		.loc 1 97 5 is_stmt 1 view .LVU24
 130              		.loc 1 97 21 is_stmt 0 view .LVU25
 131 0008 C360     		str	r3, [r0, #12]
  98:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE;
 132              		.loc 1 98 5 is_stmt 1 view .LVU26
 133              		.loc 1 98 38 is_stmt 0 view .LVU27
 134 000a 4361     		str	r3, [r0, #20]
  99:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     spi_struct->prescale = SPI_PSC_2;
 135              		.loc 1 99 5 is_stmt 1 view .LVU28
 136              		.loc 1 99 26 is_stmt 0 view .LVU29
 137 000c 8361     		str	r3, [r0, #24]
 100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 138              		.loc 1 100 1 view .LVU30
 139 000e 7047     		bx	lr
 140              		.cfi_endproc
 141              	.LFE117:
 143              		.section	.text.spi_init,"ax",%progbits
 144              		.align	1
 145              		.global	spi_init
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 149              		.fpu fpv4-sp-d16
 151              	spi_init:
 152              	.LVL15:
 153              	.LFB118:
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      initialize SPI parameter
 104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_struct: SPI parameter initialization stuct members of the structure 
 106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                             and the member values are shown as below:
 107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                   device_mode: SPI_MASTER, SPI_SLAVE
 108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                   trans_mode: SPI_TRANSMODE_FULLDUPLEX, SPI_TRANSMODE_RECEIVEONLY,
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                               SPI_TRANSMODE_BDRECEIVE, SPI_TRANSMODE_BDTRANSMIT
 110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                   frame_size: SPI_FRAMESIZE_16BIT, SPI_FRAMESIZE_8BIT
 111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                   nss: SPI_NSS_SOFT, SPI_NSS_HARD
 112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                   endian: SPI_ENDIAN_MSB, SPI_ENDIAN_LSB
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                   clock_polarity_phase: SPI_CK_PL_LOW_PH_1EDGE, SPI_CK_PL_HIGH_PH_1EDGE
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                                         SPI_CK_PL_LOW_PH_2EDGE, SPI_CK_PL_HIGH_PH_2EDGE
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                   prescale: SPI_PSC_n (n=2,4,8,16,32,64,128,256)
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_init(uint32_t spi_periph, spi_parameter_struct* spi_struct)
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {   
 154              		.loc 1 120 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		@ link register save eliminated.
ARM GAS  /tmp/ccdvvfLV.s 			page 6


 159              		.loc 1 120 1 is_stmt 0 view .LVU32
 160 0000 10B4     		push	{r4}
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 4, -4
 121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     uint32_t reg = 0U;
 163              		.loc 1 121 5 is_stmt 1 view .LVU33
 164              	.LVL16:
 122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg = SPI_CTL0(spi_periph);
 165              		.loc 1 122 5 view .LVU34
 166              		.loc 1 122 9 is_stmt 0 view .LVU35
 167 0002 0268     		ldr	r2, [r0]
 168              	.LVL17:
 123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg &= SPI_INIT_MASK;
 169              		.loc 1 123 5 is_stmt 1 view .LVU36
 170              		.loc 1 123 9 is_stmt 0 view .LVU37
 171 0004 02F44152 		and	r2, r2, #12352
 172              	.LVL18:
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* select SPI as master or slave */
 126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg |= spi_struct->device_mode;
 173              		.loc 1 126 5 is_stmt 1 view .LVU38
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* select SPI transfer mode */
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg |= spi_struct->trans_mode;
 174              		.loc 1 128 5 view .LVU39
 129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* select SPI frame size */
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg |= spi_struct->frame_size;
 175              		.loc 1 130 5 view .LVU40
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* select SPI NSS use hardware or software */
 132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg |= spi_struct->nss;
 176              		.loc 1 132 5 view .LVU41
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* select SPI LSB or MSB */
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg |= spi_struct->endian;
 177              		.loc 1 134 5 view .LVU42
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* select SPI polarity and phase */
 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg |= spi_struct->clock_polarity_phase;
 178              		.loc 1 136 5 view .LVU43
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* select SPI prescale to adjust transmit speed */
 138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg |= spi_struct->prescale;
 179              		.loc 1 138 5 view .LVU44
 180              		.loc 1 138 9 is_stmt 0 view .LVU45
 181 0008 0B68     		ldr	r3, [r1]
 182 000a 4C68     		ldr	r4, [r1, #4]
 183 000c 2343     		orrs	r3, r3, r4
 184 000e 8C68     		ldr	r4, [r1, #8]
 185 0010 2343     		orrs	r3, r3, r4
 186 0012 CC68     		ldr	r4, [r1, #12]
 187 0014 2343     		orrs	r3, r3, r4
 188 0016 0C69     		ldr	r4, [r1, #16]
 189 0018 2343     		orrs	r3, r3, r4
 190 001a 4C69     		ldr	r4, [r1, #20]
 191 001c 2343     		orrs	r3, r3, r4
 192 001e 8969     		ldr	r1, [r1, #24]
 193              	.LVL19:
 194              		.loc 1 138 9 view .LVU46
 195 0020 0B43     		orrs	r3, r3, r1
 196 0022 1343     		orrs	r3, r3, r2
 197              	.LVL20:
ARM GAS  /tmp/ccdvvfLV.s 			page 7


 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* write to SPI_CTL0 register */
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL0(spi_periph) = (uint32_t)reg;
 198              		.loc 1 141 5 is_stmt 1 view .LVU47
 199              		.loc 1 141 26 is_stmt 0 view .LVU48
 200 0024 0360     		str	r3, [r0]
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SSEL);
 201              		.loc 1 143 5 is_stmt 1 view .LVU49
 202              		.loc 1 143 28 is_stmt 0 view .LVU50
 203 0026 C369     		ldr	r3, [r0, #28]
 204              	.LVL21:
 205              		.loc 1 143 28 view .LVU51
 206 0028 23F40063 		bic	r3, r3, #2048
 207 002c C361     		str	r3, [r0, #28]
 208              	.LVL22:
 144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 209              		.loc 1 144 1 view .LVU52
 210 002e 5DF8044B 		ldr	r4, [sp], #4
 211              		.cfi_restore 4
 212              		.cfi_def_cfa_offset 0
 213 0032 7047     		bx	lr
 214              		.cfi_endproc
 215              	.LFE118:
 217              		.section	.text.spi_enable,"ax",%progbits
 218              		.align	1
 219              		.global	spi_enable
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 223              		.fpu fpv4-sp-d16
 225              	spi_enable:
 226              	.LVL23:
 227              	.LFB119:
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      enable SPI
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_enable(uint32_t spi_periph)
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 228              		.loc 1 153 1 is_stmt 1 view -0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		@ link register save eliminated.
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SPIEN;
 233              		.loc 1 154 5 view .LVU54
 234              		.loc 1 154 26 is_stmt 0 view .LVU55
 235 0000 0368     		ldr	r3, [r0]
 236 0002 43F04003 		orr	r3, r3, #64
 237 0006 0360     		str	r3, [r0]
 155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 238              		.loc 1 155 1 view .LVU56
 239 0008 7047     		bx	lr
ARM GAS  /tmp/ccdvvfLV.s 			page 8


 240              		.cfi_endproc
 241              	.LFE119:
 243              		.section	.text.spi_disable,"ax",%progbits
 244              		.align	1
 245              		.global	spi_disable
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 249              		.fpu fpv4-sp-d16
 251              	spi_disable:
 252              	.LVL24:
 253              	.LFB120:
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      disable SPI 
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_disable(uint32_t spi_periph)
 164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 254              		.loc 1 164 1 is_stmt 1 view -0
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 258              		@ link register save eliminated.
 165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SPIEN);
 259              		.loc 1 165 5 view .LVU58
 260              		.loc 1 165 26 is_stmt 0 view .LVU59
 261 0000 0368     		ldr	r3, [r0]
 262 0002 23F04003 		bic	r3, r3, #64
 263 0006 0360     		str	r3, [r0]
 166:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 264              		.loc 1 166 1 view .LVU60
 265 0008 7047     		bx	lr
 266              		.cfi_endproc
 267              	.LFE120:
 269              		.section	.text.i2s_init,"ax",%progbits
 270              		.align	1
 271              		.global	i2s_init
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 275              		.fpu fpv4-sp-d16
 277              	i2s_init:
 278              	.LVL25:
 279              	.LFB121:
 167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      initialize I2S parameter 
 170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  mode: I2S operation mode
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_MODE_SLAVETX: I2S slave transmit mode
 174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_MODE_SLAVERX: I2S slave receive mode
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_MODE_MASTERTX: I2S master transmit mode
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_MODE_MASTERRX: I2S master receive mode
ARM GAS  /tmp/ccdvvfLV.s 			page 9


 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  standard: I2S standard
 178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_STD_PHILLIPS: I2S phillips standard
 180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_STD_MSB: I2S MSB standard
 181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_STD_LSB: I2S LSB standard
 182:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_STD_PCMSHORT: I2S PCM short standard
 183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_STD_PCMLONG: I2S PCM long standard
 184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  ckpl: I2S idle state clock polarity
 185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_CKPL_LOW: I2S clock polarity low level
 187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_CKPL_HIGH: I2S clock polarity high level
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void i2s_init(uint32_t spi_periph, uint32_t mode, uint32_t standard, uint32_t ckpl)
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 280              		.loc 1 192 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		@ link register save eliminated.
 285              		.loc 1 192 1 is_stmt 0 view .LVU62
 286 0000 10B4     		push	{r4}
 287              		.cfi_def_cfa_offset 4
 288              		.cfi_offset 4, -4
 193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     uint32_t reg = 0U;
 289              		.loc 1 193 5 is_stmt 1 view .LVU63
 290              	.LVL26:
 194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg = SPI_I2SCTL(spi_periph);
 291              		.loc 1 194 5 view .LVU64
 292              		.loc 1 194 9 is_stmt 0 view .LVU65
 293 0002 C469     		ldr	r4, [r0, #28]
 294              	.LVL27:
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg &= I2S_INIT_MASK;
 295              		.loc 1 195 5 is_stmt 1 view .LVU66
 196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* enable I2S mode */
 198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg |= (uint32_t)SPI_I2SCTL_I2SSEL; 
 296              		.loc 1 198 5 view .LVU67
 199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* select I2S mode */
 200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg |= (uint32_t)mode;
 297              		.loc 1 200 5 view .LVU68
 201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* select I2S standard */
 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg |= (uint32_t)standard;
 298              		.loc 1 202 5 view .LVU69
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 299              		.loc 1 195 9 is_stmt 0 view .LVU70
 300 0004 4FF2470C 		movw	ip, #61511
 301 0008 04EA0C0C 		and	ip, r4, ip
 302              	.LVL28:
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 303              		.loc 1 195 9 view .LVU71
 304 000c 4CEA030C 		orr	ip, ip, r3
 305              	.LVL29:
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 306              		.loc 1 195 9 view .LVU72
 307 0010 4CEA020C 		orr	ip, ip, r2
ARM GAS  /tmp/ccdvvfLV.s 			page 10


 308 0014 4CEA010C 		orr	ip, ip, r1
 309              	.LVL30:
 203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* select I2S polarity */
 204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     reg |= (uint32_t)ckpl;
 310              		.loc 1 204 5 is_stmt 1 view .LVU73
 311              		.loc 1 204 9 is_stmt 0 view .LVU74
 312 0018 4CF40061 		orr	r1, ip, #2048
 313              	.LVL31:
 205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* write to SPI_I2SCTL register */
 207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_I2SCTL(spi_periph) = (uint32_t)reg;
 314              		.loc 1 207 5 is_stmt 1 view .LVU75
 315              		.loc 1 207 28 is_stmt 0 view .LVU76
 316 001c C161     		str	r1, [r0, #28]
 208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 317              		.loc 1 208 1 view .LVU77
 318 001e 5DF8044B 		ldr	r4, [sp], #4
 319              		.cfi_restore 4
 320              		.cfi_def_cfa_offset 0
 321 0022 7047     		bx	lr
 322              		.cfi_endproc
 323              	.LFE121:
 325              		.section	.text.i2s_psc_config,"ax",%progbits
 326              		.align	1
 327              		.global	i2s_psc_config
 328              		.syntax unified
 329              		.thumb
 330              		.thumb_func
 331              		.fpu fpv4-sp-d16
 333              	i2s_psc_config:
 334              	.LVL32:
 335              	.LFB122:
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      configure I2S prescaler 
 212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 213:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  audiosample: I2S audio sample rate
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_8K: audio sample rate is 8KHz
 216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_11K: audio sample rate is 11KHz
 217:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_16K: audio sample rate is 16KHz
 218:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_22K: audio sample rate is 22KHz
 219:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_32K: audio sample rate is 32KHz
 220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_44K: audio sample rate is 44KHz
 221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_48K: audio sample rate is 48KHz
 222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_96K: audio sample rate is 96KHz
 223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_192K: audio sample rate is 192KHz
 224:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  frameformat: I2S data length and channel length
 225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH16B: I2S data length is 16 bit and channel length is 16 b
 227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH32B: I2S data length is 16 bit and channel length is 32 b
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_FRAMEFORMAT_DT24B_CH32B: I2S data length is 24 bit and channel length is 32 b
 229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_FRAMEFORMAT_DT32B_CH32B: I2S data length is 32 bit and channel length is 32 b
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  mckout: I2S master clock output
 231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_MCKOUT_ENABLE: I2S master clock output enable
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_MCKOUT_DISABLE: I2S master clock output disable
ARM GAS  /tmp/ccdvvfLV.s 			page 11


 234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void i2s_psc_config(uint32_t spi_periph, uint32_t audiosample, uint32_t frameformat, uint32_t mckou
 238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 336              		.loc 1 238 1 is_stmt 1 view -0
 337              		.cfi_startproc
 338              		@ args = 0, pretend = 0, frame = 0
 339              		@ frame_needed = 0, uses_anonymous_args = 0
 239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 340              		.loc 1 239 5 view .LVU79
 240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     uint32_t clks = 0U;
 341              		.loc 1 240 5 view .LVU80
 241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     uint32_t i2sclock = 0U;
 342              		.loc 1 241 5 view .LVU81
 242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     
 243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* judge whether the audiosample is 0 */
 244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     if(0U == audiosample){
 343              		.loc 1 244 5 view .LVU82
 344              		.loc 1 244 7 is_stmt 0 view .LVU83
 345 0000 01B9     		cbnz	r1, .L18
 346              	.L19:
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_ERROR_HANDLE("the parameter can not be 0 \r\n");
 347              		.loc 1 245 9 is_stmt 1 discriminator 1 view .LVU84
 348              		.loc 1 245 9 discriminator 1 view .LVU85
 349              		.loc 1 245 9 discriminator 1 view .LVU86
 350 0002 FEE7     		b	.L19
 351              	.L18:
 238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 352              		.loc 1 238 1 is_stmt 0 view .LVU87
 353 0004 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 354              		.cfi_def_cfa_offset 24
 355              		.cfi_offset 3, -24
 356              		.cfi_offset 4, -20
 357              		.cfi_offset 5, -16
 358              		.cfi_offset 6, -12
 359              		.cfi_offset 7, -8
 360              		.cfi_offset 14, -4
 361 0006 0546     		mov	r5, r0
 362 0008 1646     		mov	r6, r2
 363 000a 1F46     		mov	r7, r3
 364 000c 0C46     		mov	r4, r1
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     
 248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* deinit SPI_I2SPSC register */
 249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_I2SPSC(spi_periph) = SPI_I2SPSC_DEFAULT_VALUE;
 365              		.loc 1 249 5 is_stmt 1 view .LVU88
 366              		.loc 1 249 28 is_stmt 0 view .LVU89
 367 000e 0223     		movs	r3, #2
 368              	.LVL33:
 369              		.loc 1 249 28 view .LVU90
 370 0010 0362     		str	r3, [r0, #32]
 250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* get the I2S clock source */
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     if(SPI1 == ((uint32_t)spi_periph)){
 371              		.loc 1 252 5 is_stmt 1 view .LVU91
 253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         /* I2S1 clock source selection */
ARM GAS  /tmp/ccdvvfLV.s 			page 12


 254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         clks = I2S1_CLOCK_SEL;
 255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         /* I2S2 clock source selection */
 257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         clks = I2S2_CLOCK_SEL;
 372              		.loc 1 257 14 is_stmt 0 view .LVU92
 373 0012 2E4B     		ldr	r3, .L35
 374 0014 9842     		cmp	r0, r3
 375 0016 0CBF     		ite	eq
 376 0018 4FF40033 		moveq	r3, #131072
 377 001c 4FF48023 		movne	r3, #262144
 378              	.LVL34:
 258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     
 260:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     if(0U != (RCU_CFG1 & clks)){
 379              		.loc 1 260 5 is_stmt 1 view .LVU93
 380              		.loc 1 260 15 is_stmt 0 view .LVU94
 381 0020 2B4A     		ldr	r2, .L35+4
 382              	.LVL35:
 383              		.loc 1 260 15 view .LVU95
 384 0022 D26A     		ldr	r2, [r2, #44]
 385              		.loc 1 260 7 view .LVU96
 386 0024 1A42     		tst	r2, r3
 387 0026 26D0     		beq	.L21
 261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         /* get RCU PLL2 clock multiplication factor */
 262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         clks = (uint32_t)((RCU_CFG1 & I2S_CLOCK_MUL_MASK) >> RCU_CFG1_PLL2MF_OFFSET);
 388              		.loc 1 262 9 is_stmt 1 view .LVU97
 389              		.loc 1 262 28 is_stmt 0 view .LVU98
 390 0028 294B     		ldr	r3, .L35+4
 391              	.LVL36:
 392              		.loc 1 262 28 view .LVU99
 393 002a DB6A     		ldr	r3, [r3, #44]
 394              		.loc 1 262 14 view .LVU100
 395 002c C3F30333 		ubfx	r3, r3, #12, #4
 396              	.LVL37:
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         
 264:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         if((clks > 5U) && (clks < 15U)){
 397              		.loc 1 264 9 is_stmt 1 view .LVU101
 398              		.loc 1 264 24 is_stmt 0 view .LVU102
 399 0030 9A1F     		subs	r2, r3, #6
 400              		.loc 1 264 11 view .LVU103
 401 0032 082A     		cmp	r2, #8
 402 0034 1BD8     		bhi	.L22
 265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****             /* multiplier is between 8 and 16 */
 266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****             clks += 2U;
 403              		.loc 1 266 13 is_stmt 1 view .LVU104
 404              		.loc 1 266 18 is_stmt 0 view .LVU105
 405 0036 0233     		adds	r3, r3, #2
 406              	.LVL38:
 407              	.L23:
 267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         }else{
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****             if(15U == clks){
 269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 /* multiplier is 20 */
 270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 clks = 20U;
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****             }
 272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         }
 273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         /* get the PREDV1 value */
ARM GAS  /tmp/ccdvvfLV.s 			page 13


 275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         i2sclock = (uint32_t)(((RCU_CFG1 & I2S_CLOCK_DIV_MASK) >> RCU_CFG1_PREDV1_OFFSET) + 1U);
 408              		.loc 1 275 9 is_stmt 1 view .LVU106
 409              		.loc 1 275 33 is_stmt 0 view .LVU107
 410 0038 2549     		ldr	r1, .L35+4
 411              	.LVL39:
 412              		.loc 1 275 33 view .LVU108
 413 003a C86A     		ldr	r0, [r1, #44]
 414              	.LVL40:
 415              		.loc 1 275 64 view .LVU109
 416 003c C0F30310 		ubfx	r0, r0, #4, #4
 417              		.loc 1 275 18 view .LVU110
 418 0040 421C     		adds	r2, r0, #1
 419              	.LVL41:
 276:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         /* calculate I2S clock based on PLL2 and PREDV1 */
 277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         if(0U != (RCU_CFG1_PLLPRESEL & RCU_CFG1)){
 420              		.loc 1 277 9 is_stmt 1 view .LVU111
 421              		.loc 1 277 40 is_stmt 0 view .LVU112
 422 0042 C96A     		ldr	r1, [r1, #44]
 423              		.loc 1 277 11 view .LVU113
 424 0044 11F0804F 		tst	r1, #1073741824
 278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****             i2sclock = (uint32_t)((IRC48M_VALUE / i2sclock) * clks * 2U); 
 425              		.loc 1 278 13 is_stmt 1 view .LVU114
 426              		.loc 1 278 49 is_stmt 0 view .LVU115
 427 0048 14BF     		ite	ne
 428 004a 2248     		ldrne	r0, .L35+8
 279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         }else{
 280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****             i2sclock = (uint32_t)((HXTAL_VALUE / i2sclock) * clks * 2U);
 429              		.loc 1 280 13 is_stmt 1 view .LVU116
 430              		.loc 1 280 48 is_stmt 0 view .LVU117
 431 004c 2248     		ldreq	r0, .L35+12
 432 004e B0FBF2F0 		udiv	r0, r0, r2
 433 0052 03FB00F0 		mul	r0, r3, r0
 434              		.loc 1 280 22 view .LVU118
 435 0056 4000     		lsls	r0, r0, #1
 436              	.LVL42:
 437              	.L25:
 281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         }
 282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         /* get system clock */
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         i2sclock = rcu_clock_freq_get(CK_SYS);
 285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* config the prescaler depending on the mclk output state, the frame format and audio sample r
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     if(I2S_MCKOUT_ENABLE == mckout){
 438              		.loc 1 288 5 is_stmt 1 view .LVU119
 439              		.loc 1 288 7 is_stmt 0 view .LVU120
 440 0058 B7F5007F 		cmp	r7, #512
 441 005c 0FD0     		beq	.L34
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         clks = (uint32_t)(((i2sclock / 256U) * 10U) / audiosample);
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         if(I2S_FRAMEFORMAT_DT16B_CH16B == frameformat){
 442              		.loc 1 291 9 is_stmt 1 view .LVU121
 443              		.loc 1 291 11 is_stmt 0 view .LVU122
 444 005e 76BB     		cbnz	r6, .L28
 292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****             clks = (uint32_t)(((i2sclock / 32U) *10U) / audiosample);
 445              		.loc 1 292 13 is_stmt 1 view .LVU123
 446              		.loc 1 292 42 is_stmt 0 view .LVU124
ARM GAS  /tmp/ccdvvfLV.s 			page 14


 447 0060 4009     		lsrs	r0, r0, #5
 448              	.LVL43:
 449              		.loc 1 292 49 view .LVU125
 450 0062 00EB8000 		add	r0, r0, r0, lsl #2
 451 0066 4100     		lsls	r1, r0, #1
 452              		.loc 1 292 18 view .LVU126
 453 0068 B1FBF4F4 		udiv	r4, r1, r4
 454              	.LVL44:
 455              		.loc 1 292 18 view .LVU127
 456 006c 0DE0     		b	.L27
 457              	.LVL45:
 458              	.L22:
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 /* multiplier is 20 */
 459              		.loc 1 268 13 is_stmt 1 view .LVU128
 270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****             }
 460              		.loc 1 270 22 is_stmt 0 view .LVU129
 461 006e 0F2B     		cmp	r3, #15
 462 0070 08BF     		it	eq
 463 0072 1423     		moveq	r3, #20
 464              	.LVL46:
 270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****             }
 465              		.loc 1 270 22 view .LVU130
 466 0074 E0E7     		b	.L23
 467              	.LVL47:
 468              	.L21:
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 469              		.loc 1 284 9 is_stmt 1 view .LVU131
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 470              		.loc 1 284 20 is_stmt 0 view .LVU132
 471 0076 0020     		movs	r0, #0
 472              	.LVL48:
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 473              		.loc 1 284 20 view .LVU133
 474 0078 FFF7FEFF 		bl	rcu_clock_freq_get
 475              	.LVL49:
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 476              		.loc 1 284 20 view .LVU134
 477 007c ECE7     		b	.L25
 478              	.LVL50:
 479              	.L34:
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 480              		.loc 1 289 9 is_stmt 1 view .LVU135
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 481              		.loc 1 289 38 is_stmt 0 view .LVU136
 482 007e 000A     		lsrs	r0, r0, #8
 483              	.LVL51:
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 484              		.loc 1 289 46 view .LVU137
 485 0080 00EB8000 		add	r0, r0, r0, lsl #2
 486 0084 4100     		lsls	r1, r0, #1
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 487              		.loc 1 289 14 view .LVU138
 488 0086 B1FBF4F4 		udiv	r4, r1, r4
 489              	.LVL52:
 490              	.L27:
 293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         }else{
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****             clks = (uint32_t)(((i2sclock / 64U) *10U) / audiosample);
ARM GAS  /tmp/ccdvvfLV.s 			page 15


 295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         }
 296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     
 298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* remove the floating point */
 299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     clks   = (clks + 5U) / 10U;
 491              		.loc 1 299 5 is_stmt 1 view .LVU139
 492              		.loc 1 299 20 is_stmt 0 view .LVU140
 493 008a 611D     		adds	r1, r4, #5
 494              		.loc 1 299 12 view .LVU141
 495 008c 134B     		ldr	r3, .L35+16
 496 008e A3FB0131 		umull	r3, r1, r3, r1
 497              	.LVL53:
 300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     i2sof  = (clks & 0x00000001U);
 498              		.loc 1 300 5 is_stmt 1 view .LVU142
 499              		.loc 1 300 12 is_stmt 0 view .LVU143
 500 0092 C1F3C003 		ubfx	r3, r1, #3, #1
 501              	.LVL54:
 301:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     i2sdiv = ((clks - i2sof) / 2U);
 502              		.loc 1 301 5 is_stmt 1 view .LVU144
 503              		.loc 1 301 21 is_stmt 0 view .LVU145
 504 0096 C3EBD101 		rsb	r1, r3, r1, lsr #3
 505              	.LVL55:
 506              		.loc 1 301 12 view .LVU146
 507 009a 4908     		lsrs	r1, r1, #1
 508              	.LVL56:
 302:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     i2sof  = (i2sof << 8U);
 509              		.loc 1 302 5 is_stmt 1 view .LVU147
 303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* set the default values */
 305:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     if((i2sdiv < 2U) || (i2sdiv > 255U)){
 510              		.loc 1 305 5 view .LVU148
 511              		.loc 1 305 22 is_stmt 0 view .LVU149
 512 009c 8A1E     		subs	r2, r1, #2
 513              		.loc 1 305 7 view .LVU150
 514 009e FD2A     		cmp	r2, #253
 302:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     i2sof  = (i2sof << 8U);
 515              		.loc 1 302 12 view .LVU151
 516 00a0 92BF     		itee	ls
 517 00a2 1B02     		lslls	r3, r3, #8
 518              	.LVL57:
 306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         i2sdiv = 2U;
 307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         i2sof = 0U;
 519              		.loc 1 307 15 view .LVU152
 520 00a4 0023     		movhi	r3, #0
 306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         i2sdiv = 2U;
 521              		.loc 1 306 16 view .LVU153
 522 00a6 0221     		movhi	r1, #2
 523              	.LVL58:
 308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 309:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 310:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* configure SPI_I2SPSC */
 311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_I2SPSC(spi_periph) = (uint32_t)(i2sdiv | i2sof | mckout);
 524              		.loc 1 311 5 is_stmt 1 view .LVU154
 525              		.loc 1 311 48 is_stmt 0 view .LVU155
 526 00a8 1943     		orrs	r1, r1, r3
 527              	.LVL59:
 528              		.loc 1 311 56 view .LVU156
ARM GAS  /tmp/ccdvvfLV.s 			page 16


 529 00aa 3943     		orrs	r1, r1, r7
 530              		.loc 1 311 28 view .LVU157
 531 00ac 2962     		str	r1, [r5, #32]
 312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 313:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* clear SPI_I2SCTL_DTLEN and SPI_I2SCTL_CHLEN bits */
 314:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~(SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN));
 532              		.loc 1 314 5 is_stmt 1 view .LVU158
 533              		.loc 1 314 28 is_stmt 0 view .LVU159
 534 00ae EB69     		ldr	r3, [r5, #28]
 535              	.LVL60:
 536              		.loc 1 314 28 view .LVU160
 537 00b0 23F00703 		bic	r3, r3, #7
 538 00b4 EB61     		str	r3, [r5, #28]
 315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* configure data frame format */
 316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)frameformat;
 539              		.loc 1 316 5 is_stmt 1 view .LVU161
 540              		.loc 1 316 28 is_stmt 0 view .LVU162
 541 00b6 EB69     		ldr	r3, [r5, #28]
 542 00b8 1E43     		orrs	r6, r6, r3
 543              	.LVL61:
 544              		.loc 1 316 28 view .LVU163
 545 00ba EE61     		str	r6, [r5, #28]
 317:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 546              		.loc 1 317 1 view .LVU164
 547 00bc F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 548              	.LVL62:
 549              	.L28:
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         }
 550              		.loc 1 294 13 is_stmt 1 view .LVU165
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         }
 551              		.loc 1 294 42 is_stmt 0 view .LVU166
 552 00be 8009     		lsrs	r0, r0, #6
 553              	.LVL63:
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         }
 554              		.loc 1 294 49 view .LVU167
 555 00c0 00EB8000 		add	r0, r0, r0, lsl #2
 556 00c4 4100     		lsls	r1, r0, #1
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         }
 557              		.loc 1 294 18 view .LVU168
 558 00c6 B1FBF4F4 		udiv	r4, r1, r4
 559              	.LVL64:
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         }
 560              		.loc 1 294 18 view .LVU169
 561 00ca DEE7     		b	.L27
 562              	.L36:
 563              		.align	2
 564              	.L35:
 565 00cc 00380040 		.word	1073756160
 566 00d0 00100240 		.word	1073876992
 567 00d4 006CDC02 		.word	48000000
 568 00d8 00127A00 		.word	8000000
 569 00dc CDCCCCCC 		.word	-858993459
 570              		.cfi_endproc
 571              	.LFE122:
 573              		.section	.text.i2s_enable,"ax",%progbits
 574              		.align	1
 575              		.global	i2s_enable
ARM GAS  /tmp/ccdvvfLV.s 			page 17


 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 579              		.fpu fpv4-sp-d16
 581              	i2s_enable:
 582              	.LVL65:
 583              	.LFB123:
 318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      enable I2S 
 321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void i2s_enable(uint32_t spi_periph)
 326:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 584              		.loc 1 326 1 is_stmt 1 view -0
 585              		.cfi_startproc
 586              		@ args = 0, pretend = 0, frame = 0
 587              		@ frame_needed = 0, uses_anonymous_args = 0
 588              		@ link register save eliminated.
 327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)SPI_I2SCTL_I2SEN;
 589              		.loc 1 327 5 view .LVU171
 590              		.loc 1 327 28 is_stmt 0 view .LVU172
 591 0000 C369     		ldr	r3, [r0, #28]
 592 0002 43F48063 		orr	r3, r3, #1024
 593 0006 C361     		str	r3, [r0, #28]
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 594              		.loc 1 328 1 view .LVU173
 595 0008 7047     		bx	lr
 596              		.cfi_endproc
 597              	.LFE123:
 599              		.section	.text.i2s_disable,"ax",%progbits
 600              		.align	1
 601              		.global	i2s_disable
 602              		.syntax unified
 603              		.thumb
 604              		.thumb_func
 605              		.fpu fpv4-sp-d16
 607              	i2s_disable:
 608              	.LVL66:
 609              	.LFB124:
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 330:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      disable I2S 
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 333:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 335:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void i2s_disable(uint32_t spi_periph)
 337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 610              		.loc 1 337 1 is_stmt 1 view -0
 611              		.cfi_startproc
 612              		@ args = 0, pretend = 0, frame = 0
 613              		@ frame_needed = 0, uses_anonymous_args = 0
 614              		@ link register save eliminated.
 338:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SEN);
ARM GAS  /tmp/ccdvvfLV.s 			page 18


 615              		.loc 1 338 5 view .LVU175
 616              		.loc 1 338 28 is_stmt 0 view .LVU176
 617 0000 C369     		ldr	r3, [r0, #28]
 618 0002 23F48063 		bic	r3, r3, #1024
 619 0006 C361     		str	r3, [r0, #28]
 339:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 620              		.loc 1 339 1 view .LVU177
 621 0008 7047     		bx	lr
 622              		.cfi_endproc
 623              	.LFE124:
 625              		.section	.text.spi_nss_output_enable,"ax",%progbits
 626              		.align	1
 627              		.global	spi_nss_output_enable
 628              		.syntax unified
 629              		.thumb
 630              		.thumb_func
 631              		.fpu fpv4-sp-d16
 633              	spi_nss_output_enable:
 634              	.LVL67:
 635              	.LFB125:
 340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 341:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 342:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      enable SPI NSS output 
 343:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_nss_output_enable(uint32_t spi_periph)
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 636              		.loc 1 348 1 is_stmt 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 0
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640              		@ link register save eliminated.
 349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_NSSDRV;
 641              		.loc 1 349 5 view .LVU179
 642              		.loc 1 349 26 is_stmt 0 view .LVU180
 643 0000 4368     		ldr	r3, [r0, #4]
 644 0002 43F00403 		orr	r3, r3, #4
 645 0006 4360     		str	r3, [r0, #4]
 350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 646              		.loc 1 350 1 view .LVU181
 647 0008 7047     		bx	lr
 648              		.cfi_endproc
 649              	.LFE125:
 651              		.section	.text.spi_nss_output_disable,"ax",%progbits
 652              		.align	1
 653              		.global	spi_nss_output_disable
 654              		.syntax unified
 655              		.thumb
 656              		.thumb_func
 657              		.fpu fpv4-sp-d16
 659              	spi_nss_output_disable:
 660              	.LVL68:
 661              	.LFB126:
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
ARM GAS  /tmp/ccdvvfLV.s 			page 19


 353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      disable SPI NSS output 
 354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 356:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 358:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_nss_output_disable(uint32_t spi_periph)
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 662              		.loc 1 359 1 is_stmt 1 view -0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 0
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 666              		@ link register save eliminated.
 360:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_NSSDRV);
 667              		.loc 1 360 5 view .LVU183
 668              		.loc 1 360 26 is_stmt 0 view .LVU184
 669 0000 4368     		ldr	r3, [r0, #4]
 670 0002 23F00403 		bic	r3, r3, #4
 671 0006 4360     		str	r3, [r0, #4]
 361:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 672              		.loc 1 361 1 view .LVU185
 673 0008 7047     		bx	lr
 674              		.cfi_endproc
 675              	.LFE126:
 677              		.section	.text.spi_nss_internal_high,"ax",%progbits
 678              		.align	1
 679              		.global	spi_nss_internal_high
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 683              		.fpu fpv4-sp-d16
 685              	spi_nss_internal_high:
 686              	.LVL69:
 687              	.LFB127:
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      SPI NSS pin high level in software mode
 365:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 367:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 368:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 369:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_nss_internal_high(uint32_t spi_periph)
 370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 688              		.loc 1 370 1 is_stmt 1 view -0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 0
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 692              		@ link register save eliminated.
 371:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SWNSS;
 693              		.loc 1 371 5 view .LVU187
 694              		.loc 1 371 26 is_stmt 0 view .LVU188
 695 0000 0368     		ldr	r3, [r0]
 696 0002 43F48073 		orr	r3, r3, #256
 697 0006 0360     		str	r3, [r0]
 372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 698              		.loc 1 372 1 view .LVU189
 699 0008 7047     		bx	lr
 700              		.cfi_endproc
ARM GAS  /tmp/ccdvvfLV.s 			page 20


 701              	.LFE127:
 703              		.section	.text.spi_nss_internal_low,"ax",%progbits
 704              		.align	1
 705              		.global	spi_nss_internal_low
 706              		.syntax unified
 707              		.thumb
 708              		.thumb_func
 709              		.fpu fpv4-sp-d16
 711              	spi_nss_internal_low:
 712              	.LVL70:
 713              	.LFB128:
 373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      SPI NSS pin low level in software mode
 376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 378:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 380:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_nss_internal_low(uint32_t spi_periph)
 381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 714              		.loc 1 381 1 is_stmt 1 view -0
 715              		.cfi_startproc
 716              		@ args = 0, pretend = 0, frame = 0
 717              		@ frame_needed = 0, uses_anonymous_args = 0
 718              		@ link register save eliminated.
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SWNSS);
 719              		.loc 1 382 5 view .LVU191
 720              		.loc 1 382 26 is_stmt 0 view .LVU192
 721 0000 0368     		ldr	r3, [r0]
 722 0002 23F48073 		bic	r3, r3, #256
 723 0006 0360     		str	r3, [r0]
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 724              		.loc 1 383 1 view .LVU193
 725 0008 7047     		bx	lr
 726              		.cfi_endproc
 727              	.LFE128:
 729              		.section	.text.spi_dma_enable,"ax",%progbits
 730              		.align	1
 731              		.global	spi_dma_enable
 732              		.syntax unified
 733              		.thumb
 734              		.thumb_func
 735              		.fpu fpv4-sp-d16
 737              	spi_dma_enable:
 738              	.LVL71:
 739              	.LFB129:
 384:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      enable SPI DMA send or receive 
 387:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 388:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  dma: SPI DMA mode
 389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 390:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data using DMA
 391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data using DMA
 392:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 393:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 394:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
ARM GAS  /tmp/ccdvvfLV.s 			page 21


 395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_dma_enable(uint32_t spi_periph, uint8_t dma)
 396:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 740              		.loc 1 396 1 is_stmt 1 view -0
 741              		.cfi_startproc
 742              		@ args = 0, pretend = 0, frame = 0
 743              		@ frame_needed = 0, uses_anonymous_args = 0
 744              		@ link register save eliminated.
 397:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     if(SPI_DMA_TRANSMIT == dma){
 745              		.loc 1 397 5 view .LVU195
 746              		.loc 1 397 7 is_stmt 0 view .LVU196
 747 0000 21B9     		cbnz	r1, .L44
 398:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMATEN;
 748              		.loc 1 398 9 is_stmt 1 view .LVU197
 749              		.loc 1 398 30 is_stmt 0 view .LVU198
 750 0002 4368     		ldr	r3, [r0, #4]
 751 0004 43F00203 		orr	r3, r3, #2
 752 0008 4360     		str	r3, [r0, #4]
 753 000a 7047     		bx	lr
 754              	.L44:
 399:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 400:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMAREN;
 755              		.loc 1 400 9 is_stmt 1 view .LVU199
 756              		.loc 1 400 30 is_stmt 0 view .LVU200
 757 000c 4368     		ldr	r3, [r0, #4]
 758 000e 43F00103 		orr	r3, r3, #1
 759 0012 4360     		str	r3, [r0, #4]
 401:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 760              		.loc 1 402 1 view .LVU201
 761 0014 7047     		bx	lr
 762              		.cfi_endproc
 763              	.LFE129:
 765              		.section	.text.spi_dma_disable,"ax",%progbits
 766              		.align	1
 767              		.global	spi_dma_disable
 768              		.syntax unified
 769              		.thumb
 770              		.thumb_func
 771              		.fpu fpv4-sp-d16
 773              	spi_dma_disable:
 774              	.LVL72:
 775              	.LFB130:
 403:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      disable SPI DMA send or receive 
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 407:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  dma: SPI DMA mode
 408:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 409:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data using DMA
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data using DMA
 411:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_dma_disable(uint32_t spi_periph, uint8_t dma)
 415:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 776              		.loc 1 415 1 is_stmt 1 view -0
 777              		.cfi_startproc
ARM GAS  /tmp/ccdvvfLV.s 			page 22


 778              		@ args = 0, pretend = 0, frame = 0
 779              		@ frame_needed = 0, uses_anonymous_args = 0
 780              		@ link register save eliminated.
 416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     if(SPI_DMA_TRANSMIT == dma){
 781              		.loc 1 416 5 view .LVU203
 782              		.loc 1 416 7 is_stmt 0 view .LVU204
 783 0000 21B9     		cbnz	r1, .L47
 417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMATEN);
 784              		.loc 1 417 9 is_stmt 1 view .LVU205
 785              		.loc 1 417 30 is_stmt 0 view .LVU206
 786 0002 4368     		ldr	r3, [r0, #4]
 787 0004 23F00203 		bic	r3, r3, #2
 788 0008 4360     		str	r3, [r0, #4]
 789 000a 7047     		bx	lr
 790              	.L47:
 418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 419:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMAREN);
 791              		.loc 1 419 9 is_stmt 1 view .LVU207
 792              		.loc 1 419 30 is_stmt 0 view .LVU208
 793 000c 4368     		ldr	r3, [r0, #4]
 794 000e 23F00103 		bic	r3, r3, #1
 795 0012 4360     		str	r3, [r0, #4]
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 796              		.loc 1 421 1 view .LVU209
 797 0014 7047     		bx	lr
 798              		.cfi_endproc
 799              	.LFE130:
 801              		.section	.text.spi_i2s_data_frame_format_config,"ax",%progbits
 802              		.align	1
 803              		.global	spi_i2s_data_frame_format_config
 804              		.syntax unified
 805              		.thumb
 806              		.thumb_func
 807              		.fpu fpv4-sp-d16
 809              	spi_i2s_data_frame_format_config:
 810              	.LVL73:
 811              	.LFB131:
 422:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      configure SPI/I2S data frame format
 425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  frame_format: SPI frame size
 427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_FRAMESIZE_16BIT: SPI frame size is 16 bits
 429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_FRAMESIZE_8BIT: SPI frame size is 8 bits
 430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_i2s_data_frame_format_config(uint32_t spi_periph, uint16_t frame_format)
 434:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 812              		.loc 1 434 1 is_stmt 1 view -0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 0
 815              		@ frame_needed = 0, uses_anonymous_args = 0
 816              		@ link register save eliminated.
 435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* clear SPI_CTL0_FF16 bit */
ARM GAS  /tmp/ccdvvfLV.s 			page 23


 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_FF16);
 817              		.loc 1 436 5 view .LVU211
 818              		.loc 1 436 26 is_stmt 0 view .LVU212
 819 0000 0368     		ldr	r3, [r0]
 820 0002 23F40063 		bic	r3, r3, #2048
 821 0006 0360     		str	r3, [r0]
 437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* configure SPI_CTL0_FF16 bit */
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)frame_format;
 822              		.loc 1 438 5 is_stmt 1 view .LVU213
 823              		.loc 1 438 26 is_stmt 0 view .LVU214
 824 0008 0368     		ldr	r3, [r0]
 825 000a 1943     		orrs	r1, r1, r3
 826              	.LVL74:
 827              		.loc 1 438 26 view .LVU215
 828 000c 0160     		str	r1, [r0]
 439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 829              		.loc 1 439 1 view .LVU216
 830 000e 7047     		bx	lr
 831              		.cfi_endproc
 832              	.LFE131:
 834              		.section	.text.spi_i2s_data_transmit,"ax",%progbits
 835              		.align	1
 836              		.global	spi_i2s_data_transmit
 837              		.syntax unified
 838              		.thumb
 839              		.thumb_func
 840              		.fpu fpv4-sp-d16
 842              	spi_i2s_data_transmit:
 843              	.LVL75:
 844              	.LFB132:
 440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 442:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      SPI transmit data
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  data: 16-bit data
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 447:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_i2s_data_transmit(uint32_t spi_periph, uint16_t data)
 449:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 845              		.loc 1 449 1 is_stmt 1 view -0
 846              		.cfi_startproc
 847              		@ args = 0, pretend = 0, frame = 0
 848              		@ frame_needed = 0, uses_anonymous_args = 0
 849              		@ link register save eliminated.
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_DATA(spi_periph) = (uint32_t)data;
 850              		.loc 1 450 5 view .LVU218
 851              		.loc 1 450 26 is_stmt 0 view .LVU219
 852 0000 C160     		str	r1, [r0, #12]
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 853              		.loc 1 451 1 view .LVU220
 854 0002 7047     		bx	lr
 855              		.cfi_endproc
 856              	.LFE132:
 858              		.section	.text.spi_i2s_data_receive,"ax",%progbits
 859              		.align	1
 860              		.global	spi_i2s_data_receive
ARM GAS  /tmp/ccdvvfLV.s 			page 24


 861              		.syntax unified
 862              		.thumb
 863              		.thumb_func
 864              		.fpu fpv4-sp-d16
 866              	spi_i2s_data_receive:
 867              	.LVL76:
 868              	.LFB133:
 452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      SPI receive data
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 456:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     16-bit data
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** uint16_t spi_i2s_data_receive(uint32_t spi_periph)
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 869              		.loc 1 460 1 is_stmt 1 view -0
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 0
 872              		@ frame_needed = 0, uses_anonymous_args = 0
 873              		@ link register save eliminated.
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     return ((uint16_t)SPI_DATA(spi_periph));
 874              		.loc 1 461 5 view .LVU222
 875              		.loc 1 461 23 is_stmt 0 view .LVU223
 876 0000 C068     		ldr	r0, [r0, #12]
 877              	.LVL77:
 462:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 878              		.loc 1 462 1 view .LVU224
 879 0002 80B2     		uxth	r0, r0
 880 0004 7047     		bx	lr
 881              		.cfi_endproc
 882              	.LFE133:
 884              		.section	.text.spi_bidirectional_transfer_config,"ax",%progbits
 885              		.align	1
 886              		.global	spi_bidirectional_transfer_config
 887              		.syntax unified
 888              		.thumb
 889              		.thumb_func
 890              		.fpu fpv4-sp-d16
 892              	spi_bidirectional_transfer_config:
 893              	.LVL78:
 894              	.LFB134:
 463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      configure SPI bidirectional transfer direction
 466:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  transfer_direction: SPI transfer direction
 468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 469:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_BIDIRECTIONAL_TRANSMIT: SPI work in transmit-only mode
 470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_BIDIRECTIONAL_RECEIVE: SPI work in receive-only mode
 471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 472:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_bidirectional_transfer_config(uint32_t spi_periph, uint32_t transfer_direction)
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 895              		.loc 1 475 1 is_stmt 1 view -0
 896              		.cfi_startproc
ARM GAS  /tmp/ccdvvfLV.s 			page 25


 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     if(SPI_BIDIRECTIONAL_TRANSMIT == transfer_direction){
 900              		.loc 1 476 5 view .LVU226
 901              		.loc 1 476 7 is_stmt 0 view .LVU227
 902 0000 B1F5804F 		cmp	r1, #16384
 477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         /* set the transmit-only mode */
 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_CTL0(spi_periph) |= (uint32_t)SPI_BIDIRECTIONAL_TRANSMIT;
 903              		.loc 1 478 9 is_stmt 1 view .LVU228
 904              		.loc 1 478 30 is_stmt 0 view .LVU229
 905 0004 0368     		ldr	r3, [r0]
 906 0006 0CBF     		ite	eq
 907 0008 43F48043 		orreq	r3, r3, #16384
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         /* set the receive-only mode */
 481:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_CTL0(spi_periph) &= SPI_BIDIRECTIONAL_RECEIVE;
 908              		.loc 1 481 9 is_stmt 1 view .LVU230
 909              		.loc 1 481 30 is_stmt 0 view .LVU231
 910 000c 23F48043 		bicne	r3, r3, #16384
 911 0010 0360     		str	r3, [r0]
 482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 912              		.loc 1 483 1 view .LVU232
 913 0012 7047     		bx	lr
 914              		.cfi_endproc
 915              	.LFE134:
 917              		.section	.text.spi_crc_polynomial_set,"ax",%progbits
 918              		.align	1
 919              		.global	spi_crc_polynomial_set
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 923              		.fpu fpv4-sp-d16
 925              	spi_crc_polynomial_set:
 926              	.LVL79:
 927              	.LFB135:
 484:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 486:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      set SPI CRC polynomial 
 487:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  crc_poly: CRC polynomial value
 489:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 490:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 492:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_crc_polynomial_set(uint32_t spi_periph,uint16_t crc_poly)
 493:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 928              		.loc 1 493 1 is_stmt 1 view -0
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 0
 931              		@ frame_needed = 0, uses_anonymous_args = 0
 932              		@ link register save eliminated.
 494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* enable SPI CRC */
 495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCEN;
 933              		.loc 1 495 5 view .LVU234
 934              		.loc 1 495 26 is_stmt 0 view .LVU235
 935 0000 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccdvvfLV.s 			page 26


 936 0002 43F40053 		orr	r3, r3, #8192
 937 0006 0360     		str	r3, [r0]
 496:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* set SPI CRC polynomial */
 498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CRCPOLY(spi_periph) = (uint32_t)crc_poly;
 938              		.loc 1 498 5 is_stmt 1 view .LVU236
 939              		.loc 1 498 29 is_stmt 0 view .LVU237
 940 0008 0161     		str	r1, [r0, #16]
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 941              		.loc 1 499 1 view .LVU238
 942 000a 7047     		bx	lr
 943              		.cfi_endproc
 944              	.LFE135:
 946              		.section	.text.spi_crc_polynomial_get,"ax",%progbits
 947              		.align	1
 948              		.global	spi_crc_polynomial_get
 949              		.syntax unified
 950              		.thumb
 951              		.thumb_func
 952              		.fpu fpv4-sp-d16
 954              	spi_crc_polynomial_get:
 955              	.LVL80:
 956              	.LFB136:
 500:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      get SPI CRC polynomial 
 503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     16-bit CRC polynomial
 506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** uint16_t spi_crc_polynomial_get(uint32_t spi_periph)
 508:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 957              		.loc 1 508 1 is_stmt 1 view -0
 958              		.cfi_startproc
 959              		@ args = 0, pretend = 0, frame = 0
 960              		@ frame_needed = 0, uses_anonymous_args = 0
 961              		@ link register save eliminated.
 509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     return ((uint16_t)SPI_CRCPOLY(spi_periph));
 962              		.loc 1 509 5 view .LVU240
 963              		.loc 1 509 23 is_stmt 0 view .LVU241
 964 0000 0069     		ldr	r0, [r0, #16]
 965              	.LVL81:
 510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 966              		.loc 1 510 1 view .LVU242
 967 0002 80B2     		uxth	r0, r0
 968 0004 7047     		bx	lr
 969              		.cfi_endproc
 970              	.LFE136:
 972              		.section	.text.spi_crc_on,"ax",%progbits
 973              		.align	1
 974              		.global	spi_crc_on
 975              		.syntax unified
 976              		.thumb
 977              		.thumb_func
 978              		.fpu fpv4-sp-d16
 980              	spi_crc_on:
 981              	.LVL82:
ARM GAS  /tmp/ccdvvfLV.s 			page 27


 982              	.LFB137:
 511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      turn on CRC function 
 514:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 516:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_crc_on(uint32_t spi_periph)
 519:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 983              		.loc 1 519 1 is_stmt 1 view -0
 984              		.cfi_startproc
 985              		@ args = 0, pretend = 0, frame = 0
 986              		@ frame_needed = 0, uses_anonymous_args = 0
 987              		@ link register save eliminated.
 520:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCEN;
 988              		.loc 1 520 5 view .LVU244
 989              		.loc 1 520 26 is_stmt 0 view .LVU245
 990 0000 0368     		ldr	r3, [r0]
 991 0002 43F40053 		orr	r3, r3, #8192
 992 0006 0360     		str	r3, [r0]
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 993              		.loc 1 521 1 view .LVU246
 994 0008 7047     		bx	lr
 995              		.cfi_endproc
 996              	.LFE137:
 998              		.section	.text.spi_crc_off,"ax",%progbits
 999              		.align	1
 1000              		.global	spi_crc_off
 1001              		.syntax unified
 1002              		.thumb
 1003              		.thumb_func
 1004              		.fpu fpv4-sp-d16
 1006              	spi_crc_off:
 1007              	.LVL83:
 1008              	.LFB138:
 522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 523:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      turn off CRC function 
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_crc_off(uint32_t spi_periph)
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1009              		.loc 1 530 1 is_stmt 1 view -0
 1010              		.cfi_startproc
 1011              		@ args = 0, pretend = 0, frame = 0
 1012              		@ frame_needed = 0, uses_anonymous_args = 0
 1013              		@ link register save eliminated.
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_CRCEN);
 1014              		.loc 1 531 5 view .LVU248
 1015              		.loc 1 531 26 is_stmt 0 view .LVU249
 1016 0000 0368     		ldr	r3, [r0]
 1017 0002 23F40053 		bic	r3, r3, #8192
 1018 0006 0360     		str	r3, [r0]
 532:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
ARM GAS  /tmp/ccdvvfLV.s 			page 28


 1019              		.loc 1 532 1 view .LVU250
 1020 0008 7047     		bx	lr
 1021              		.cfi_endproc
 1022              	.LFE138:
 1024              		.section	.text.spi_crc_next,"ax",%progbits
 1025              		.align	1
 1026              		.global	spi_crc_next
 1027              		.syntax unified
 1028              		.thumb
 1029              		.thumb_func
 1030              		.fpu fpv4-sp-d16
 1032              	spi_crc_next:
 1033              	.LVL84:
 1034              	.LFB139:
 533:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 535:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      SPI next data is CRC value
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 537:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 539:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_crc_next(uint32_t spi_periph)
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1035              		.loc 1 541 1 is_stmt 1 view -0
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 0
 1038              		@ frame_needed = 0, uses_anonymous_args = 0
 1039              		@ link register save eliminated.
 542:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCNT;
 1040              		.loc 1 542 5 view .LVU252
 1041              		.loc 1 542 26 is_stmt 0 view .LVU253
 1042 0000 0368     		ldr	r3, [r0]
 1043 0002 43F48053 		orr	r3, r3, #4096
 1044 0006 0360     		str	r3, [r0]
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1045              		.loc 1 543 1 view .LVU254
 1046 0008 7047     		bx	lr
 1047              		.cfi_endproc
 1048              	.LFE139:
 1050              		.section	.text.spi_crc_get,"ax",%progbits
 1051              		.align	1
 1052              		.global	spi_crc_get
 1053              		.syntax unified
 1054              		.thumb
 1055              		.thumb_func
 1056              		.fpu fpv4-sp-d16
 1058              	spi_crc_get:
 1059              	.LVL85:
 1060              	.LFB140:
 544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 546:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      get SPI CRC send value or receive value
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  crc: SPI crc value
 549:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_CRC_TX: get transmit crc value
 551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_CRC_RX: get receive crc value
ARM GAS  /tmp/ccdvvfLV.s 			page 29


 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 553:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     16-bit CRC value
 554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 555:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** uint16_t spi_crc_get(uint32_t spi_periph,uint8_t crc)
 556:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1061              		.loc 1 556 1 is_stmt 1 view -0
 1062              		.cfi_startproc
 1063              		@ args = 0, pretend = 0, frame = 0
 1064              		@ frame_needed = 0, uses_anonymous_args = 0
 1065              		@ link register save eliminated.
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     if(SPI_CRC_TX == crc){
 1066              		.loc 1 557 5 view .LVU256
 1067              		.loc 1 557 7 is_stmt 0 view .LVU257
 1068 0000 11B9     		cbnz	r1, .L61
 558:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         return ((uint16_t)(SPI_TCRC(spi_periph)));
 1069              		.loc 1 558 9 is_stmt 1 view .LVU258
 1070              		.loc 1 558 28 is_stmt 0 view .LVU259
 1071 0002 8069     		ldr	r0, [r0, #24]
 1072              	.LVL86:
 1073              		.loc 1 558 17 view .LVU260
 1074 0004 80B2     		uxth	r0, r0
 1075 0006 7047     		bx	lr
 1076              	.LVL87:
 1077              	.L61:
 559:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 560:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         return ((uint16_t)(SPI_RCRC(spi_periph)));
 1078              		.loc 1 560 9 is_stmt 1 view .LVU261
 1079              		.loc 1 560 28 is_stmt 0 view .LVU262
 1080 0008 4069     		ldr	r0, [r0, #20]
 1081              	.LVL88:
 1082              		.loc 1 560 17 view .LVU263
 1083 000a 80B2     		uxth	r0, r0
 561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 562:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1084              		.loc 1 562 1 view .LVU264
 1085 000c 7047     		bx	lr
 1086              		.cfi_endproc
 1087              	.LFE140:
 1089              		.section	.text.spi_ti_mode_enable,"ax",%progbits
 1090              		.align	1
 1091              		.global	spi_ti_mode_enable
 1092              		.syntax unified
 1093              		.thumb
 1094              		.thumb_func
 1095              		.fpu fpv4-sp-d16
 1097              	spi_ti_mode_enable:
 1098              	.LVL89:
 1099              	.LFB141:
 563:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 564:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 565:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      enable SPI TI mode
 566:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 567:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 568:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 569:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 570:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_ti_mode_enable(uint32_t spi_periph)
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
ARM GAS  /tmp/ccdvvfLV.s 			page 30


 1100              		.loc 1 571 1 is_stmt 1 view -0
 1101              		.cfi_startproc
 1102              		@ args = 0, pretend = 0, frame = 0
 1103              		@ frame_needed = 0, uses_anonymous_args = 0
 1104              		@ link register save eliminated.
 572:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_TMOD;
 1105              		.loc 1 572 5 view .LVU266
 1106              		.loc 1 572 26 is_stmt 0 view .LVU267
 1107 0000 4368     		ldr	r3, [r0, #4]
 1108 0002 43F01003 		orr	r3, r3, #16
 1109 0006 4360     		str	r3, [r0, #4]
 573:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1110              		.loc 1 573 1 view .LVU268
 1111 0008 7047     		bx	lr
 1112              		.cfi_endproc
 1113              	.LFE141:
 1115              		.section	.text.spi_ti_mode_disable,"ax",%progbits
 1116              		.align	1
 1117              		.global	spi_ti_mode_disable
 1118              		.syntax unified
 1119              		.thumb
 1120              		.thumb_func
 1121              		.fpu fpv4-sp-d16
 1123              	spi_ti_mode_disable:
 1124              	.LVL90:
 1125              	.LFB142:
 574:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 575:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 576:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      disable SPI TI mode
 577:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 579:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 580:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_ti_mode_disable(uint32_t spi_periph)
 582:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1126              		.loc 1 582 1 is_stmt 1 view -0
 1127              		.cfi_startproc
 1128              		@ args = 0, pretend = 0, frame = 0
 1129              		@ frame_needed = 0, uses_anonymous_args = 0
 1130              		@ link register save eliminated.
 583:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_TMOD);
 1131              		.loc 1 583 5 view .LVU270
 1132              		.loc 1 583 26 is_stmt 0 view .LVU271
 1133 0000 4368     		ldr	r3, [r0, #4]
 1134 0002 23F01003 		bic	r3, r3, #16
 1135 0006 4360     		str	r3, [r0, #4]
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1136              		.loc 1 584 1 view .LVU272
 1137 0008 7047     		bx	lr
 1138              		.cfi_endproc
 1139              	.LFE142:
 1141              		.section	.text.spi_nssp_mode_enable,"ax",%progbits
 1142              		.align	1
 1143              		.global	spi_nssp_mode_enable
 1144              		.syntax unified
 1145              		.thumb
 1146              		.thumb_func
ARM GAS  /tmp/ccdvvfLV.s 			page 31


 1147              		.fpu fpv4-sp-d16
 1149              	spi_nssp_mode_enable:
 1150              	.LVL91:
 1151              	.LFB143:
 585:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 586:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 587:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      enable SPI NSS pulse mode
 588:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 591:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 592:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_nssp_mode_enable(uint32_t spi_periph)
 593:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1152              		.loc 1 593 1 is_stmt 1 view -0
 1153              		.cfi_startproc
 1154              		@ args = 0, pretend = 0, frame = 0
 1155              		@ frame_needed = 0, uses_anonymous_args = 0
 1156              		@ link register save eliminated.
 594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_NSSP;
 1157              		.loc 1 594 5 view .LVU274
 1158              		.loc 1 594 26 is_stmt 0 view .LVU275
 1159 0000 4368     		ldr	r3, [r0, #4]
 1160 0002 43F00803 		orr	r3, r3, #8
 1161 0006 4360     		str	r3, [r0, #4]
 595:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1162              		.loc 1 595 1 view .LVU276
 1163 0008 7047     		bx	lr
 1164              		.cfi_endproc
 1165              	.LFE143:
 1167              		.section	.text.spi_nssp_mode_disable,"ax",%progbits
 1168              		.align	1
 1169              		.global	spi_nssp_mode_disable
 1170              		.syntax unified
 1171              		.thumb
 1172              		.thumb_func
 1173              		.fpu fpv4-sp-d16
 1175              	spi_nssp_mode_disable:
 1176              	.LVL92:
 1177              	.LFB144:
 596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      disable SPI NSS pulse mode
 599:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 600:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 601:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 602:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 603:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_nssp_mode_disable(uint32_t spi_periph)
 604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1178              		.loc 1 604 1 is_stmt 1 view -0
 1179              		.cfi_startproc
 1180              		@ args = 0, pretend = 0, frame = 0
 1181              		@ frame_needed = 0, uses_anonymous_args = 0
 1182              		@ link register save eliminated.
 605:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_NSSP);
 1183              		.loc 1 605 5 view .LVU278
 1184              		.loc 1 605 26 is_stmt 0 view .LVU279
 1185 0000 4368     		ldr	r3, [r0, #4]
ARM GAS  /tmp/ccdvvfLV.s 			page 32


 1186 0002 23F00803 		bic	r3, r3, #8
 1187 0006 4360     		str	r3, [r0, #4]
 606:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1188              		.loc 1 606 1 view .LVU280
 1189 0008 7047     		bx	lr
 1190              		.cfi_endproc
 1191              	.LFE144:
 1193              		.section	.text.qspi_enable,"ax",%progbits
 1194              		.align	1
 1195              		.global	qspi_enable
 1196              		.syntax unified
 1197              		.thumb
 1198              		.thumb_func
 1199              		.fpu fpv4-sp-d16
 1201              	qspi_enable:
 1202              	.LVL93:
 1203              	.LFB145:
 607:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 609:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      enable quad wire SPI
 610:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(only x=0)
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 613:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 614:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void qspi_enable(uint32_t spi_periph)
 615:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1204              		.loc 1 615 1 is_stmt 1 view -0
 1205              		.cfi_startproc
 1206              		@ args = 0, pretend = 0, frame = 0
 1207              		@ frame_needed = 0, uses_anonymous_args = 0
 1208              		@ link register save eliminated.
 616:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_QCTL(spi_periph) |= (uint32_t)SPI_QCTL_QMOD;
 1209              		.loc 1 616 5 view .LVU282
 1210              		.loc 1 616 26 is_stmt 0 view .LVU283
 1211 0000 D0F88030 		ldr	r3, [r0, #128]
 1212 0004 43F00103 		orr	r3, r3, #1
 1213 0008 C0F88030 		str	r3, [r0, #128]
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1214              		.loc 1 617 1 view .LVU284
 1215 000c 7047     		bx	lr
 1216              		.cfi_endproc
 1217              	.LFE145:
 1219              		.section	.text.qspi_disable,"ax",%progbits
 1220              		.align	1
 1221              		.global	qspi_disable
 1222              		.syntax unified
 1223              		.thumb
 1224              		.thumb_func
 1225              		.fpu fpv4-sp-d16
 1227              	qspi_disable:
 1228              	.LVL94:
 1229              	.LFB146:
 618:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 619:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 620:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      disable quad wire SPI 
 621:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(only x=0)
 622:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
ARM GAS  /tmp/ccdvvfLV.s 			page 33


 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 625:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void qspi_disable(uint32_t spi_periph)
 626:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1230              		.loc 1 626 1 is_stmt 1 view -0
 1231              		.cfi_startproc
 1232              		@ args = 0, pretend = 0, frame = 0
 1233              		@ frame_needed = 0, uses_anonymous_args = 0
 1234              		@ link register save eliminated.
 627:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_QCTL(spi_periph) &= (uint32_t)(~SPI_QCTL_QMOD);
 1235              		.loc 1 627 5 view .LVU286
 1236              		.loc 1 627 26 is_stmt 0 view .LVU287
 1237 0000 D0F88030 		ldr	r3, [r0, #128]
 1238 0004 23F00103 		bic	r3, r3, #1
 1239 0008 C0F88030 		str	r3, [r0, #128]
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1240              		.loc 1 628 1 view .LVU288
 1241 000c 7047     		bx	lr
 1242              		.cfi_endproc
 1243              	.LFE146:
 1245              		.section	.text.qspi_write_enable,"ax",%progbits
 1246              		.align	1
 1247              		.global	qspi_write_enable
 1248              		.syntax unified
 1249              		.thumb
 1250              		.thumb_func
 1251              		.fpu fpv4-sp-d16
 1253              	qspi_write_enable:
 1254              	.LVL95:
 1255              	.LFB147:
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 631:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      enable quad wire SPI write 
 632:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(only x=0)
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 636:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void qspi_write_enable(uint32_t spi_periph)
 637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1256              		.loc 1 637 1 is_stmt 1 view -0
 1257              		.cfi_startproc
 1258              		@ args = 0, pretend = 0, frame = 0
 1259              		@ frame_needed = 0, uses_anonymous_args = 0
 1260              		@ link register save eliminated.
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_QCTL(spi_periph) &= (uint32_t)(~SPI_QCTL_QRD);
 1261              		.loc 1 638 5 view .LVU290
 1262              		.loc 1 638 26 is_stmt 0 view .LVU291
 1263 0000 D0F88030 		ldr	r3, [r0, #128]
 1264 0004 23F00203 		bic	r3, r3, #2
 1265 0008 C0F88030 		str	r3, [r0, #128]
 639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1266              		.loc 1 639 1 view .LVU292
 1267 000c 7047     		bx	lr
 1268              		.cfi_endproc
 1269              	.LFE147:
 1271              		.section	.text.qspi_read_enable,"ax",%progbits
 1272              		.align	1
ARM GAS  /tmp/ccdvvfLV.s 			page 34


 1273              		.global	qspi_read_enable
 1274              		.syntax unified
 1275              		.thumb
 1276              		.thumb_func
 1277              		.fpu fpv4-sp-d16
 1279              	qspi_read_enable:
 1280              	.LVL96:
 1281              	.LFB148:
 640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 641:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      enable quad wire SPI read 
 643:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(only x=0)
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 645:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 647:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void qspi_read_enable(uint32_t spi_periph)
 648:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1282              		.loc 1 648 1 is_stmt 1 view -0
 1283              		.cfi_startproc
 1284              		@ args = 0, pretend = 0, frame = 0
 1285              		@ frame_needed = 0, uses_anonymous_args = 0
 1286              		@ link register save eliminated.
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_QCTL(spi_periph) |= (uint32_t)SPI_QCTL_QRD;
 1287              		.loc 1 649 5 view .LVU294
 1288              		.loc 1 649 26 is_stmt 0 view .LVU295
 1289 0000 D0F88030 		ldr	r3, [r0, #128]
 1290 0004 43F00203 		orr	r3, r3, #2
 1291 0008 C0F88030 		str	r3, [r0, #128]
 650:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1292              		.loc 1 650 1 view .LVU296
 1293 000c 7047     		bx	lr
 1294              		.cfi_endproc
 1295              	.LFE148:
 1297              		.section	.text.qspi_io23_output_enable,"ax",%progbits
 1298              		.align	1
 1299              		.global	qspi_io23_output_enable
 1300              		.syntax unified
 1301              		.thumb
 1302              		.thumb_func
 1303              		.fpu fpv4-sp-d16
 1305              	qspi_io23_output_enable:
 1306              	.LVL97:
 1307              	.LFB149:
 651:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 652:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      enable SPI_IO2 and SPI_IO3 pin output 
 654:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(only x=0)
 655:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 658:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void qspi_io23_output_enable(uint32_t spi_periph)
 659:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1308              		.loc 1 659 1 is_stmt 1 view -0
 1309              		.cfi_startproc
 1310              		@ args = 0, pretend = 0, frame = 0
 1311              		@ frame_needed = 0, uses_anonymous_args = 0
 1312              		@ link register save eliminated.
ARM GAS  /tmp/ccdvvfLV.s 			page 35


 660:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_QCTL(spi_periph) |= (uint32_t)SPI_QCTL_IO23_DRV;
 1313              		.loc 1 660 5 view .LVU298
 1314              		.loc 1 660 26 is_stmt 0 view .LVU299
 1315 0000 D0F88030 		ldr	r3, [r0, #128]
 1316 0004 43F00403 		orr	r3, r3, #4
 1317 0008 C0F88030 		str	r3, [r0, #128]
 661:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1318              		.loc 1 661 1 view .LVU300
 1319 000c 7047     		bx	lr
 1320              		.cfi_endproc
 1321              	.LFE149:
 1323              		.section	.text.qspi_io23_output_disable,"ax",%progbits
 1324              		.align	1
 1325              		.global	qspi_io23_output_disable
 1326              		.syntax unified
 1327              		.thumb
 1328              		.thumb_func
 1329              		.fpu fpv4-sp-d16
 1331              	qspi_io23_output_disable:
 1332              	.LVL98:
 1333              	.LFB150:
 662:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****  /*!
 664:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      disable SPI_IO2 and SPI_IO3 pin output 
 665:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(only x=0)
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 667:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 668:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 669:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void qspi_io23_output_disable(uint32_t spi_periph)
 670:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1334              		.loc 1 670 1 is_stmt 1 view -0
 1335              		.cfi_startproc
 1336              		@ args = 0, pretend = 0, frame = 0
 1337              		@ frame_needed = 0, uses_anonymous_args = 0
 1338              		@ link register save eliminated.
 671:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_QCTL(spi_periph) &= (uint32_t)(~SPI_QCTL_IO23_DRV);
 1339              		.loc 1 671 5 view .LVU302
 1340              		.loc 1 671 26 is_stmt 0 view .LVU303
 1341 0000 D0F88030 		ldr	r3, [r0, #128]
 1342 0004 23F00403 		bic	r3, r3, #4
 1343 0008 C0F88030 		str	r3, [r0, #128]
 672:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1344              		.loc 1 672 1 view .LVU304
 1345 000c 7047     		bx	lr
 1346              		.cfi_endproc
 1347              	.LFE150:
 1349              		.section	.text.spi_i2s_interrupt_enable,"ax",%progbits
 1350              		.align	1
 1351              		.global	spi_i2s_interrupt_enable
 1352              		.syntax unified
 1353              		.thumb
 1354              		.thumb_func
 1355              		.fpu fpv4-sp-d16
 1357              	spi_i2s_interrupt_enable:
 1358              	.LVL99:
 1359              	.LFB151:
 673:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
ARM GAS  /tmp/ccdvvfLV.s 			page 36


 674:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 675:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      enable SPI and I2S interrupt 
 676:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 677:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt
 678:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 679:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 680:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 681:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error,configuration error,reception overrun error,
 682:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                                    transmission underrun error and format error interrupt
 683:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 684:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 685:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_i2s_interrupt_enable(uint32_t spi_periph, uint8_t interrupt)
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1360              		.loc 1 687 1 is_stmt 1 view -0
 1361              		.cfi_startproc
 1362              		@ args = 0, pretend = 0, frame = 0
 1363              		@ frame_needed = 0, uses_anonymous_args = 0
 1364              		@ link register save eliminated.
 688:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     switch(interrupt){
 1365              		.loc 1 688 5 view .LVU306
 1366 0000 0129     		cmp	r1, #1
 1367 0002 08D0     		beq	.L74
 1368 0004 0229     		cmp	r1, #2
 1369 0006 0BD0     		beq	.L75
 1370 0008 01B1     		cbz	r1, .L77
 1371              	.L73:
 689:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI_I2S_INT_TBE:
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_TBEIE;
 692:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 693:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 694:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI_I2S_INT_RBNE:
 695:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_RBNEIE;
 696:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 697:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S error */
 698:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI_I2S_INT_ERR:
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_ERRIE;
 700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 701:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     default:
 702:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 703:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 704:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1372              		.loc 1 704 1 is_stmt 0 view .LVU307
 1373 000a 7047     		bx	lr
 1374              	.L77:
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1375              		.loc 1 691 9 is_stmt 1 view .LVU308
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1376              		.loc 1 691 30 is_stmt 0 view .LVU309
 1377 000c 4368     		ldr	r3, [r0, #4]
 1378 000e 43F08003 		orr	r3, r3, #128
 1379 0012 4360     		str	r3, [r0, #4]
 692:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 1380              		.loc 1 692 9 is_stmt 1 view .LVU310
 1381 0014 7047     		bx	lr
 1382              	.L74:
ARM GAS  /tmp/ccdvvfLV.s 			page 37


 695:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1383              		.loc 1 695 9 view .LVU311
 695:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1384              		.loc 1 695 30 is_stmt 0 view .LVU312
 1385 0016 4368     		ldr	r3, [r0, #4]
 1386 0018 43F04003 		orr	r3, r3, #64
 1387 001c 4360     		str	r3, [r0, #4]
 696:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S error */
 1388              		.loc 1 696 9 is_stmt 1 view .LVU313
 1389 001e 7047     		bx	lr
 1390              	.L75:
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1391              		.loc 1 699 9 view .LVU314
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1392              		.loc 1 699 30 is_stmt 0 view .LVU315
 1393 0020 4368     		ldr	r3, [r0, #4]
 1394 0022 43F02003 		orr	r3, r3, #32
 1395 0026 4360     		str	r3, [r0, #4]
 700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     default:
 1396              		.loc 1 700 9 is_stmt 1 view .LVU316
 1397              		.loc 1 704 1 is_stmt 0 view .LVU317
 1398 0028 EFE7     		b	.L73
 1399              		.cfi_endproc
 1400              	.LFE151:
 1402              		.section	.text.spi_i2s_interrupt_disable,"ax",%progbits
 1403              		.align	1
 1404              		.global	spi_i2s_interrupt_disable
 1405              		.syntax unified
 1406              		.thumb
 1407              		.thumb_func
 1408              		.fpu fpv4-sp-d16
 1410              	spi_i2s_interrupt_disable:
 1411              	.LVL100:
 1412              	.LFB152:
 705:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 706:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 707:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      disable SPI and I2S interrupt 
 708:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 709:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error,configuration error,reception overrun error,
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                                    transmission underrun error and format error interrupt
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 716:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 717:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 718:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_i2s_interrupt_disable(uint32_t spi_periph, uint8_t interrupt)
 719:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1413              		.loc 1 719 1 is_stmt 1 view -0
 1414              		.cfi_startproc
 1415              		@ args = 0, pretend = 0, frame = 0
 1416              		@ frame_needed = 0, uses_anonymous_args = 0
 1417              		@ link register save eliminated.
 720:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     switch(interrupt){
 1418              		.loc 1 720 5 view .LVU319
 1419 0000 0129     		cmp	r1, #1
ARM GAS  /tmp/ccdvvfLV.s 			page 38


 1420 0002 08D0     		beq	.L79
 1421 0004 0229     		cmp	r1, #2
 1422 0006 0BD0     		beq	.L80
 1423 0008 01B1     		cbz	r1, .L82
 1424              	.L78:
 721:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 722:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI_I2S_INT_TBE:
 723:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_TBEIE);
 724:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 725:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 726:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI_I2S_INT_RBNE:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_RBNEIE);
 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S error */
 730:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI_I2S_INT_ERR:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_ERRIE);
 732:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     default:
 734:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 735:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 736:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1425              		.loc 1 736 1 is_stmt 0 view .LVU320
 1426 000a 7047     		bx	lr
 1427              	.L82:
 723:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1428              		.loc 1 723 9 is_stmt 1 view .LVU321
 723:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1429              		.loc 1 723 30 is_stmt 0 view .LVU322
 1430 000c 4368     		ldr	r3, [r0, #4]
 1431 000e 23F08003 		bic	r3, r3, #128
 1432 0012 4360     		str	r3, [r0, #4]
 724:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 1433              		.loc 1 724 9 is_stmt 1 view .LVU323
 1434 0014 7047     		bx	lr
 1435              	.L79:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1436              		.loc 1 727 9 view .LVU324
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1437              		.loc 1 727 30 is_stmt 0 view .LVU325
 1438 0016 4368     		ldr	r3, [r0, #4]
 1439 0018 23F04003 		bic	r3, r3, #64
 1440 001c 4360     		str	r3, [r0, #4]
 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S error */
 1441              		.loc 1 728 9 is_stmt 1 view .LVU326
 1442 001e 7047     		bx	lr
 1443              	.L80:
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1444              		.loc 1 731 9 view .LVU327
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1445              		.loc 1 731 30 is_stmt 0 view .LVU328
 1446 0020 4368     		ldr	r3, [r0, #4]
 1447 0022 23F02003 		bic	r3, r3, #32
 1448 0026 4360     		str	r3, [r0, #4]
 732:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     default:
 1449              		.loc 1 732 9 is_stmt 1 view .LVU329
 1450              		.loc 1 736 1 is_stmt 0 view .LVU330
 1451 0028 EFE7     		b	.L78
ARM GAS  /tmp/ccdvvfLV.s 			page 39


 1452              		.cfi_endproc
 1453              	.LFE152:
 1455              		.section	.text.spi_i2s_interrupt_flag_get,"ax",%progbits
 1456              		.align	1
 1457              		.global	spi_i2s_interrupt_flag_get
 1458              		.syntax unified
 1459              		.thumb
 1460              		.thumb_func
 1461              		.fpu fpv4-sp-d16
 1463              	spi_i2s_interrupt_flag_get:
 1464              	.LVL101:
 1465              	.LFB153:
 737:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 738:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 739:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      get SPI and I2S interrupt flag status
 740:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 741:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt flag status
 742:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 only one parameter can be selected which is shown as below:
 743:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_I2S_INT_FLAG_TBE: transmit buffer empty interrupt flag
 744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_I2S_INT_FLAG_RBNE: receive buffer not empty interrupt flag
 745:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_I2S_INT_FLAG_RXORERR: overrun interrupt flag
 746:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_INT_FLAG_CONFERR: config error interrupt flag
 747:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_INT_FLAG_CRCERR: CRC error interrupt flag
 748:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_INT_FLAG_TXURERR: underrun error interrupt flag
 749:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_I2S_INT_FLAG_FERR: format error interrupt flag
 750:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 751:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     FlagStatus: SET or RESET
 752:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 753:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** FlagStatus spi_i2s_interrupt_flag_get(uint32_t spi_periph, uint8_t interrupt)
 754:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1466              		.loc 1 754 1 is_stmt 1 view -0
 1467              		.cfi_startproc
 1468              		@ args = 0, pretend = 0, frame = 0
 1469              		@ frame_needed = 0, uses_anonymous_args = 0
 1470              		@ link register save eliminated.
 755:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     uint32_t reg1 = SPI_STAT(spi_periph);
 1471              		.loc 1 755 5 view .LVU332
 1472              		.loc 1 755 14 is_stmt 0 view .LVU333
 1473 0000 8368     		ldr	r3, [r0, #8]
 1474              	.LVL102:
 756:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     uint32_t reg2 = SPI_CTL1(spi_periph);
 1475              		.loc 1 756 5 is_stmt 1 view .LVU334
 1476              		.loc 1 756 14 is_stmt 0 view .LVU335
 1477 0002 4068     		ldr	r0, [r0, #4]
 1478              	.LVL103:
 757:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 758:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     switch(interrupt){
 1479              		.loc 1 758 5 is_stmt 1 view .LVU336
 1480 0004 0629     		cmp	r1, #6
 1481 0006 09D8     		bhi	.L84
 1482 0008 DFE801F0 		tbb	[pc, r1]
 1483              	.L86:
 1484 000c 04       		.byte	(.L92-.L86)/2
 1485 000d 0D       		.byte	(.L91-.L86)/2
 1486 000e 12       		.byte	(.L90-.L86)/2
 1487 000f 17       		.byte	(.L89-.L86)/2
 1488 0010 1C       		.byte	(.L88-.L86)/2
ARM GAS  /tmp/ccdvvfLV.s 			page 40


 1489 0011 21       		.byte	(.L87-.L86)/2
 1490 0012 26       		.byte	(.L85-.L86)/2
 1491 0013 00       		.p2align 1
 1492              	.L92:
 759:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 760:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI_I2S_INT_FLAG_TBE:
 761:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg1 = reg1 & SPI_STAT_TBE;
 1493              		.loc 1 761 9 view .LVU337
 1494              		.loc 1 761 14 is_stmt 0 view .LVU338
 1495 0014 03F00203 		and	r3, r3, #2
 1496              	.LVL104:
 762:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_TBEIE;
 1497              		.loc 1 762 9 is_stmt 1 view .LVU339
 1498              		.loc 1 762 14 is_stmt 0 view .LVU340
 1499 0018 00F08000 		and	r0, r0, #128
 1500              	.LVL105:
 763:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1501              		.loc 1 763 9 is_stmt 1 view .LVU341
 1502              	.L84:
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 765:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI_I2S_INT_FLAG_RBNE:
 766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg1 = reg1 & SPI_STAT_RBNE;
 767:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 769:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S overrun interrupt */
 770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI_I2S_INT_FLAG_RXORERR:
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg1 = reg1 & SPI_STAT_RXORERR;
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 773:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 774:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI config error interrupt */
 775:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI_INT_FLAG_CONFERR:
 776:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg1 = reg1 & SPI_STAT_CONFERR;
 777:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 778:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 779:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI CRC error interrupt */
 780:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI_INT_FLAG_CRCERR:
 781:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg1 = reg1 & SPI_STAT_CRCERR;
 782:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 783:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 784:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* I2S underrun error interrupt */
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case I2S_INT_FLAG_TXURERR:
 786:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg1 = reg1 & SPI_STAT_TXURERR;
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 788:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 789:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S format error interrupt */
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     case SPI_I2S_INT_FLAG_FERR:
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg1 = reg1 & SPI_STAT_FERR;
 792:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 794:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     default:
 795:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 796:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 797:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* get SPI/I2S interrupt flag status */
 798:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     if((0U != reg1) && (0U != reg2)){
 1503              		.loc 1 798 5 view .LVU342
 1504              		.loc 1 798 7 is_stmt 0 view .LVU343
 1505 001c 0BB3     		cbz	r3, .L94
ARM GAS  /tmp/ccdvvfLV.s 			page 41


 799:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         return SET;
 800:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 801:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         return RESET;
 1506              		.loc 1 801 16 discriminator 1 view .LVU344
 1507 001e 0038     		subs	r0, r0, #0
 1508              		.loc 1 801 16 discriminator 1 view .LVU345
 1509 0020 18BF     		it	ne
 1510 0022 0120     		movne	r0, #1
 1511              	.LVL106:
 1512              		.loc 1 801 16 discriminator 1 view .LVU346
 1513 0024 7047     		bx	lr
 1514              	.LVL107:
 1515              	.L91:
 766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 1516              		.loc 1 766 9 is_stmt 1 view .LVU347
 766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 1517              		.loc 1 766 14 is_stmt 0 view .LVU348
 1518 0026 03F00103 		and	r3, r3, #1
 1519              	.LVL108:
 767:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1520              		.loc 1 767 9 is_stmt 1 view .LVU349
 767:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1521              		.loc 1 767 14 is_stmt 0 view .LVU350
 1522 002a 00F04000 		and	r0, r0, #64
 1523              	.LVL109:
 768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S overrun interrupt */
 1524              		.loc 1 768 9 is_stmt 1 view .LVU351
 1525 002e F5E7     		b	.L84
 1526              	.L90:
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1527              		.loc 1 771 9 view .LVU352
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1528              		.loc 1 771 14 is_stmt 0 view .LVU353
 1529 0030 03F04003 		and	r3, r3, #64
 1530              	.LVL110:
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1531              		.loc 1 772 9 is_stmt 1 view .LVU354
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1532              		.loc 1 772 14 is_stmt 0 view .LVU355
 1533 0034 00F02000 		and	r0, r0, #32
 1534              	.LVL111:
 773:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI config error interrupt */
 1535              		.loc 1 773 9 is_stmt 1 view .LVU356
 1536 0038 F0E7     		b	.L84
 1537              	.L89:
 776:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1538              		.loc 1 776 9 view .LVU357
 776:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1539              		.loc 1 776 14 is_stmt 0 view .LVU358
 1540 003a 03F02003 		and	r3, r3, #32
 1541              	.LVL112:
 777:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1542              		.loc 1 777 9 is_stmt 1 view .LVU359
 777:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1543              		.loc 1 777 14 is_stmt 0 view .LVU360
 1544 003e 00F02000 		and	r0, r0, #32
 1545              	.LVL113:
ARM GAS  /tmp/ccdvvfLV.s 			page 42


 778:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI CRC error interrupt */
 1546              		.loc 1 778 9 is_stmt 1 view .LVU361
 1547 0042 EBE7     		b	.L84
 1548              	.L88:
 781:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1549              		.loc 1 781 9 view .LVU362
 781:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1550              		.loc 1 781 14 is_stmt 0 view .LVU363
 1551 0044 03F01003 		and	r3, r3, #16
 1552              	.LVL114:
 782:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1553              		.loc 1 782 9 is_stmt 1 view .LVU364
 782:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1554              		.loc 1 782 14 is_stmt 0 view .LVU365
 1555 0048 00F02000 		and	r0, r0, #32
 1556              	.LVL115:
 783:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* I2S underrun error interrupt */
 1557              		.loc 1 783 9 is_stmt 1 view .LVU366
 1558 004c E6E7     		b	.L84
 1559              	.L87:
 786:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1560              		.loc 1 786 9 view .LVU367
 786:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1561              		.loc 1 786 14 is_stmt 0 view .LVU368
 1562 004e 03F00803 		and	r3, r3, #8
 1563              	.LVL116:
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1564              		.loc 1 787 9 is_stmt 1 view .LVU369
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1565              		.loc 1 787 14 is_stmt 0 view .LVU370
 1566 0052 00F02000 		and	r0, r0, #32
 1567              	.LVL117:
 788:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     /* SPI/I2S format error interrupt */
 1568              		.loc 1 788 9 is_stmt 1 view .LVU371
 1569 0056 E1E7     		b	.L84
 1570              	.L85:
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1571              		.loc 1 791 9 view .LVU372
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1572              		.loc 1 791 14 is_stmt 0 view .LVU373
 1573 0058 03F48073 		and	r3, r3, #256
 1574              	.LVL118:
 792:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1575              		.loc 1 792 9 is_stmt 1 view .LVU374
 792:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         break;
 1576              		.loc 1 792 14 is_stmt 0 view .LVU375
 1577 005c 00F02000 		and	r0, r0, #32
 1578              	.LVL119:
 793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     default:
 1579              		.loc 1 793 9 is_stmt 1 view .LVU376
 1580 0060 DCE7     		b	.L84
 1581              	.L94:
 1582              		.loc 1 801 16 is_stmt 0 view .LVU377
 1583 0062 0020     		movs	r0, #0
 1584              	.LVL120:
 802:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 803:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
ARM GAS  /tmp/ccdvvfLV.s 			page 43


 1585              		.loc 1 803 1 view .LVU378
 1586 0064 7047     		bx	lr
 1587              		.cfi_endproc
 1588              	.LFE153:
 1590              		.section	.text.spi_i2s_flag_get,"ax",%progbits
 1591              		.align	1
 1592              		.global	spi_i2s_flag_get
 1593              		.syntax unified
 1594              		.thumb
 1595              		.thumb_func
 1596              		.fpu fpv4-sp-d16
 1598              	spi_i2s_flag_get:
 1599              	.LVL121:
 1600              	.LFB154:
 804:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 805:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 806:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      get SPI and I2S flag status
 807:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 808:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  flag: SPI/I2S flag status
 809:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****                 one or more parameters can be selected which are shown as below:
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_FLAG_TBE: transmit buffer empty flag
 811:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_FLAG_RBNE: receive buffer not empty flag
 812:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_FLAG_TRANS: transmit on-going flag
 813:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_FLAG_RXORERR: receive overrun error flag
 814:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_FLAG_CONFERR: mode config error flag
 815:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_FLAG_CRCERR: CRC error flag
 816:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        SPI_FLAG_FERR: format error interrupt flag
 817:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_FLAG_TBE: transmit buffer empty flag
 818:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_FLAG_RBNE: receive buffer not empty flag
 819:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_FLAG_TRANS: transmit on-going flag
 820:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_FLAG_RXORERR: overrun error flag
 821:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_FLAG_TXURERR: underrun error flag
 822:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_FLAG_CH: channel side flag
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****       \arg        I2S_FLAG_FERR: format error interrupt flag
 824:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 825:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     FlagStatus: SET or RESET
 826:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 827:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** FlagStatus spi_i2s_flag_get(uint32_t spi_periph, uint32_t flag)
 828:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1601              		.loc 1 828 1 is_stmt 1 view -0
 1602              		.cfi_startproc
 1603              		@ args = 0, pretend = 0, frame = 0
 1604              		@ frame_needed = 0, uses_anonymous_args = 0
 1605              		@ link register save eliminated.
 829:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     if(RESET != (SPI_STAT(spi_periph) & flag)){
 1606              		.loc 1 829 5 view .LVU380
 1607              		.loc 1 829 18 is_stmt 0 view .LVU381
 1608 0000 8368     		ldr	r3, [r0, #8]
 1609              		.loc 1 829 7 view .LVU382
 1610 0002 0B42     		tst	r3, r1
 830:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         return SET;
 831:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }else{
 832:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****         return RESET;
 833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     }
 834:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1611              		.loc 1 834 1 view .LVU383
 1612 0004 14BF     		ite	ne
ARM GAS  /tmp/ccdvvfLV.s 			page 44


 1613 0006 0120     		movne	r0, #1
 1614              	.LVL122:
 1615              		.loc 1 834 1 view .LVU384
 1616 0008 0020     		moveq	r0, #0
 1617 000a 7047     		bx	lr
 1618              		.cfi_endproc
 1619              	.LFE154:
 1621              		.section	.text.spi_crc_error_clear,"ax",%progbits
 1622              		.align	1
 1623              		.global	spi_crc_error_clear
 1624              		.syntax unified
 1625              		.thumb
 1626              		.thumb_func
 1627              		.fpu fpv4-sp-d16
 1629              	spi_crc_error_clear:
 1630              	.LVL123:
 1631              	.LFB155:
 835:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** 
 836:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** /*!
 837:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \brief      clear SPI CRC error flag status
 838:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 839:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \param[out] none
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     \retval     none
 841:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** */
 842:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** void spi_crc_error_clear(uint32_t spi_periph)
 843:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** {
 1632              		.loc 1 843 1 is_stmt 1 view -0
 1633              		.cfi_startproc
 1634              		@ args = 0, pretend = 0, frame = 0
 1635              		@ frame_needed = 0, uses_anonymous_args = 0
 1636              		@ link register save eliminated.
 844:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c ****     SPI_STAT(spi_periph) &= (uint32_t)(~SPI_FLAG_CRCERR);
 1637              		.loc 1 844 5 view .LVU386
 1638              		.loc 1 844 26 is_stmt 0 view .LVU387
 1639 0000 8368     		ldr	r3, [r0, #8]
 1640 0002 23F01003 		bic	r3, r3, #16
 1641 0006 8360     		str	r3, [r0, #8]
 845:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_spi.c **** }
 1642              		.loc 1 845 1 view .LVU388
 1643 0008 7047     		bx	lr
 1644              		.cfi_endproc
 1645              	.LFE155:
 1647              		.text
 1648              	.Letext0:
 1649              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1650              		.file 3 "../../../../Firmware/CMSIS/GD/GD32E10x/Include/gd32e10x.h"
 1651              		.file 4 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_rcu.h"
 1652              		.file 5 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_spi.h"
ARM GAS  /tmp/ccdvvfLV.s 			page 45


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32e10x_spi.c
     /tmp/ccdvvfLV.s:18     .text.spi_i2s_deinit:0000000000000000 $t
     /tmp/ccdvvfLV.s:26     .text.spi_i2s_deinit:0000000000000000 spi_i2s_deinit
     /tmp/ccdvvfLV.s:99     .text.spi_i2s_deinit:0000000000000050 $d
     /tmp/ccdvvfLV.s:104    .text.spi_struct_para_init:0000000000000000 $t
     /tmp/ccdvvfLV.s:111    .text.spi_struct_para_init:0000000000000000 spi_struct_para_init
     /tmp/ccdvvfLV.s:144    .text.spi_init:0000000000000000 $t
     /tmp/ccdvvfLV.s:151    .text.spi_init:0000000000000000 spi_init
     /tmp/ccdvvfLV.s:218    .text.spi_enable:0000000000000000 $t
     /tmp/ccdvvfLV.s:225    .text.spi_enable:0000000000000000 spi_enable
     /tmp/ccdvvfLV.s:244    .text.spi_disable:0000000000000000 $t
     /tmp/ccdvvfLV.s:251    .text.spi_disable:0000000000000000 spi_disable
     /tmp/ccdvvfLV.s:270    .text.i2s_init:0000000000000000 $t
     /tmp/ccdvvfLV.s:277    .text.i2s_init:0000000000000000 i2s_init
     /tmp/ccdvvfLV.s:326    .text.i2s_psc_config:0000000000000000 $t
     /tmp/ccdvvfLV.s:333    .text.i2s_psc_config:0000000000000000 i2s_psc_config
     /tmp/ccdvvfLV.s:565    .text.i2s_psc_config:00000000000000cc $d
     /tmp/ccdvvfLV.s:574    .text.i2s_enable:0000000000000000 $t
     /tmp/ccdvvfLV.s:581    .text.i2s_enable:0000000000000000 i2s_enable
     /tmp/ccdvvfLV.s:600    .text.i2s_disable:0000000000000000 $t
     /tmp/ccdvvfLV.s:607    .text.i2s_disable:0000000000000000 i2s_disable
     /tmp/ccdvvfLV.s:626    .text.spi_nss_output_enable:0000000000000000 $t
     /tmp/ccdvvfLV.s:633    .text.spi_nss_output_enable:0000000000000000 spi_nss_output_enable
     /tmp/ccdvvfLV.s:652    .text.spi_nss_output_disable:0000000000000000 $t
     /tmp/ccdvvfLV.s:659    .text.spi_nss_output_disable:0000000000000000 spi_nss_output_disable
     /tmp/ccdvvfLV.s:678    .text.spi_nss_internal_high:0000000000000000 $t
     /tmp/ccdvvfLV.s:685    .text.spi_nss_internal_high:0000000000000000 spi_nss_internal_high
     /tmp/ccdvvfLV.s:704    .text.spi_nss_internal_low:0000000000000000 $t
     /tmp/ccdvvfLV.s:711    .text.spi_nss_internal_low:0000000000000000 spi_nss_internal_low
     /tmp/ccdvvfLV.s:730    .text.spi_dma_enable:0000000000000000 $t
     /tmp/ccdvvfLV.s:737    .text.spi_dma_enable:0000000000000000 spi_dma_enable
     /tmp/ccdvvfLV.s:766    .text.spi_dma_disable:0000000000000000 $t
     /tmp/ccdvvfLV.s:773    .text.spi_dma_disable:0000000000000000 spi_dma_disable
     /tmp/ccdvvfLV.s:802    .text.spi_i2s_data_frame_format_config:0000000000000000 $t
     /tmp/ccdvvfLV.s:809    .text.spi_i2s_data_frame_format_config:0000000000000000 spi_i2s_data_frame_format_config
     /tmp/ccdvvfLV.s:835    .text.spi_i2s_data_transmit:0000000000000000 $t
     /tmp/ccdvvfLV.s:842    .text.spi_i2s_data_transmit:0000000000000000 spi_i2s_data_transmit
     /tmp/ccdvvfLV.s:859    .text.spi_i2s_data_receive:0000000000000000 $t
     /tmp/ccdvvfLV.s:866    .text.spi_i2s_data_receive:0000000000000000 spi_i2s_data_receive
     /tmp/ccdvvfLV.s:885    .text.spi_bidirectional_transfer_config:0000000000000000 $t
     /tmp/ccdvvfLV.s:892    .text.spi_bidirectional_transfer_config:0000000000000000 spi_bidirectional_transfer_config
     /tmp/ccdvvfLV.s:918    .text.spi_crc_polynomial_set:0000000000000000 $t
     /tmp/ccdvvfLV.s:925    .text.spi_crc_polynomial_set:0000000000000000 spi_crc_polynomial_set
     /tmp/ccdvvfLV.s:947    .text.spi_crc_polynomial_get:0000000000000000 $t
     /tmp/ccdvvfLV.s:954    .text.spi_crc_polynomial_get:0000000000000000 spi_crc_polynomial_get
     /tmp/ccdvvfLV.s:973    .text.spi_crc_on:0000000000000000 $t
     /tmp/ccdvvfLV.s:980    .text.spi_crc_on:0000000000000000 spi_crc_on
     /tmp/ccdvvfLV.s:999    .text.spi_crc_off:0000000000000000 $t
     /tmp/ccdvvfLV.s:1006   .text.spi_crc_off:0000000000000000 spi_crc_off
     /tmp/ccdvvfLV.s:1025   .text.spi_crc_next:0000000000000000 $t
     /tmp/ccdvvfLV.s:1032   .text.spi_crc_next:0000000000000000 spi_crc_next
     /tmp/ccdvvfLV.s:1051   .text.spi_crc_get:0000000000000000 $t
     /tmp/ccdvvfLV.s:1058   .text.spi_crc_get:0000000000000000 spi_crc_get
     /tmp/ccdvvfLV.s:1090   .text.spi_ti_mode_enable:0000000000000000 $t
     /tmp/ccdvvfLV.s:1097   .text.spi_ti_mode_enable:0000000000000000 spi_ti_mode_enable
     /tmp/ccdvvfLV.s:1116   .text.spi_ti_mode_disable:0000000000000000 $t
ARM GAS  /tmp/ccdvvfLV.s 			page 46


     /tmp/ccdvvfLV.s:1123   .text.spi_ti_mode_disable:0000000000000000 spi_ti_mode_disable
     /tmp/ccdvvfLV.s:1142   .text.spi_nssp_mode_enable:0000000000000000 $t
     /tmp/ccdvvfLV.s:1149   .text.spi_nssp_mode_enable:0000000000000000 spi_nssp_mode_enable
     /tmp/ccdvvfLV.s:1168   .text.spi_nssp_mode_disable:0000000000000000 $t
     /tmp/ccdvvfLV.s:1175   .text.spi_nssp_mode_disable:0000000000000000 spi_nssp_mode_disable
     /tmp/ccdvvfLV.s:1194   .text.qspi_enable:0000000000000000 $t
     /tmp/ccdvvfLV.s:1201   .text.qspi_enable:0000000000000000 qspi_enable
     /tmp/ccdvvfLV.s:1220   .text.qspi_disable:0000000000000000 $t
     /tmp/ccdvvfLV.s:1227   .text.qspi_disable:0000000000000000 qspi_disable
     /tmp/ccdvvfLV.s:1246   .text.qspi_write_enable:0000000000000000 $t
     /tmp/ccdvvfLV.s:1253   .text.qspi_write_enable:0000000000000000 qspi_write_enable
     /tmp/ccdvvfLV.s:1272   .text.qspi_read_enable:0000000000000000 $t
     /tmp/ccdvvfLV.s:1279   .text.qspi_read_enable:0000000000000000 qspi_read_enable
     /tmp/ccdvvfLV.s:1298   .text.qspi_io23_output_enable:0000000000000000 $t
     /tmp/ccdvvfLV.s:1305   .text.qspi_io23_output_enable:0000000000000000 qspi_io23_output_enable
     /tmp/ccdvvfLV.s:1324   .text.qspi_io23_output_disable:0000000000000000 $t
     /tmp/ccdvvfLV.s:1331   .text.qspi_io23_output_disable:0000000000000000 qspi_io23_output_disable
     /tmp/ccdvvfLV.s:1350   .text.spi_i2s_interrupt_enable:0000000000000000 $t
     /tmp/ccdvvfLV.s:1357   .text.spi_i2s_interrupt_enable:0000000000000000 spi_i2s_interrupt_enable
     /tmp/ccdvvfLV.s:1403   .text.spi_i2s_interrupt_disable:0000000000000000 $t
     /tmp/ccdvvfLV.s:1410   .text.spi_i2s_interrupt_disable:0000000000000000 spi_i2s_interrupt_disable
     /tmp/ccdvvfLV.s:1456   .text.spi_i2s_interrupt_flag_get:0000000000000000 $t
     /tmp/ccdvvfLV.s:1463   .text.spi_i2s_interrupt_flag_get:0000000000000000 spi_i2s_interrupt_flag_get
     /tmp/ccdvvfLV.s:1484   .text.spi_i2s_interrupt_flag_get:000000000000000c $d
     /tmp/ccdvvfLV.s:1591   .text.spi_i2s_flag_get:0000000000000000 $t
     /tmp/ccdvvfLV.s:1598   .text.spi_i2s_flag_get:0000000000000000 spi_i2s_flag_get
     /tmp/ccdvvfLV.s:1622   .text.spi_crc_error_clear:0000000000000000 $t
     /tmp/ccdvvfLV.s:1629   .text.spi_crc_error_clear:0000000000000000 spi_crc_error_clear
     /tmp/ccdvvfLV.s:1491   .text.spi_i2s_interrupt_flag_get:0000000000000013 $d
     /tmp/ccdvvfLV.s:1491   .text.spi_i2s_interrupt_flag_get:0000000000000014 $t

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
