// Seed: 3605675403
module module_0;
  assign id_1 = 1 || 1;
endmodule : id_2
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always begin
    id_19 = 1;
    if (!id_4#(
            .id_16(id_25 / 1),
            .id_12(&""),
            .id_25(1'b0),
            .id_25(id_9)
        ))
      $display;
    else force id_3[1] = 1;
  end
  wire id_27;
  wire id_28;
  wire id_29, id_30;
  assign id_19   = 1;
  module_0();
  assign id_8[1] = 1 & "";
  assign id_10   = 1 | 1;
  wire id_31, id_32, id_33;
endmodule
