vhdl work "D:\Designs\DCSE\FPGA Prototyping\Tema4\stop_watch.vhd"
