--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16304 paths analyzed, 1230 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.813ns.
--------------------------------------------------------------------------------

Paths for end point c1/rs (SLICE_X50Y104.F4), 89 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/data_index_2 (FF)
  Destination:          c1/rs (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.765ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.213 - 0.221)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/data_index_2 to c1/rs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y102.YQ     Tcko                  0.652   c1/data_index<3>
                                                       c1/data_index_2
    SLICE_X38Y96.G1      net (fanout=66)       2.637   c1/data_index<2>
    SLICE_X38Y96.Y       Tilo                  0.759   N264
                                                       c1/Mrom__mux0000191
    SLICE_X39Y98.F3      net (fanout=1)        0.349   c1/Mrom__mux000019
    SLICE_X39Y98.F5      Tif5                  0.875   c1/Mrom__mux0000211_5_f6
                                                       c1/Mrom__mux0000211_7
                                                       c1/Mrom__mux0000211_6_f5
    SLICE_X39Y98.FXINA   net (fanout=1)        0.000   c1/Mrom__mux0000211_6_f5
    SLICE_X39Y98.Y       Tif6y                 0.521   c1/Mrom__mux0000211_5_f6
                                                       c1/Mrom__mux0000211_5_f6
    SLICE_X47Y102.F2     net (fanout=1)        1.040   c1/Mrom__mux0000211_5_f6
    SLICE_X47Y102.X      Tilo                  0.704   c1/rs_mux0000233
                                                       c1/rs_mux0000233
    SLICE_X51Y105.F3     net (fanout=1)        0.609   c1/rs_mux0000233
    SLICE_X51Y105.X      Tilo                  0.704   N78
                                                       c1/rs_mux0000267_SW0
    SLICE_X50Y104.F4     net (fanout=1)        0.023   N78
    SLICE_X50Y104.CLK    Tfck                  0.892   c1/rs
                                                       c1/rs_mux0000267
                                                       c1/rs
    -------------------------------------------------  ---------------------------
    Total                                      9.765ns (5.107ns logic, 4.658ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/data_index_2 (FF)
  Destination:          c1/rs (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.724ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.213 - 0.221)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/data_index_2 to c1/rs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y102.YQ     Tcko                  0.652   c1/data_index<3>
                                                       c1/data_index_2
    SLICE_X38Y97.F1      net (fanout=66)       2.632   c1/data_index<2>
    SLICE_X38Y97.X       Tilo                  0.759   c1/Mrom__mux000013
                                                       c1/Mrom__mux000013
    SLICE_X39Y99.G4      net (fanout=1)        0.313   c1/Mrom__mux000013
    SLICE_X39Y99.F5      Tif5                  0.875   c1/Mrom__mux0000211_7_f5
                                                       c1/Mrom__mux0000211_9
                                                       c1/Mrom__mux0000211_7_f5
    SLICE_X39Y98.FXINB   net (fanout=1)        0.000   c1/Mrom__mux0000211_7_f5
    SLICE_X39Y98.Y       Tif6y                 0.521   c1/Mrom__mux0000211_5_f6
                                                       c1/Mrom__mux0000211_5_f6
    SLICE_X47Y102.F2     net (fanout=1)        1.040   c1/Mrom__mux0000211_5_f6
    SLICE_X47Y102.X      Tilo                  0.704   c1/rs_mux0000233
                                                       c1/rs_mux0000233
    SLICE_X51Y105.F3     net (fanout=1)        0.609   c1/rs_mux0000233
    SLICE_X51Y105.X      Tilo                  0.704   N78
                                                       c1/rs_mux0000267_SW0
    SLICE_X50Y104.F4     net (fanout=1)        0.023   N78
    SLICE_X50Y104.CLK    Tfck                  0.892   c1/rs
                                                       c1/rs_mux0000267
                                                       c1/rs
    -------------------------------------------------  ---------------------------
    Total                                      9.724ns (5.107ns logic, 4.617ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/data_index_2 (FF)
  Destination:          c1/rs (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.611ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.213 - 0.221)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/data_index_2 to c1/rs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y102.YQ     Tcko                  0.652   c1/data_index<3>
                                                       c1/data_index_2
    SLICE_X41Y99.F1      net (fanout=66)       2.459   c1/data_index<2>
    SLICE_X41Y99.X       Tilo                  0.704   c1/N29
                                                       c1/Mrom_data_byte_rom0001121
    SLICE_X39Y98.F2      net (fanout=1)        0.428   c1/N29
    SLICE_X39Y98.F5      Tif5                  0.875   c1/Mrom__mux0000211_5_f6
                                                       c1/Mrom__mux0000211_7
                                                       c1/Mrom__mux0000211_6_f5
    SLICE_X39Y98.FXINA   net (fanout=1)        0.000   c1/Mrom__mux0000211_6_f5
    SLICE_X39Y98.Y       Tif6y                 0.521   c1/Mrom__mux0000211_5_f6
                                                       c1/Mrom__mux0000211_5_f6
    SLICE_X47Y102.F2     net (fanout=1)        1.040   c1/Mrom__mux0000211_5_f6
    SLICE_X47Y102.X      Tilo                  0.704   c1/rs_mux0000233
                                                       c1/rs_mux0000233
    SLICE_X51Y105.F3     net (fanout=1)        0.609   c1/rs_mux0000233
    SLICE_X51Y105.X      Tilo                  0.704   N78
                                                       c1/rs_mux0000267_SW0
    SLICE_X50Y104.F4     net (fanout=1)        0.023   N78
    SLICE_X50Y104.CLK    Tfck                  0.892   c1/rs
                                                       c1/rs_mux0000267
                                                       c1/rs
    -------------------------------------------------  ---------------------------
    Total                                      9.611ns (5.052ns logic, 4.559ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point c1/w0_index_12 (SLICE_X58Y113.G3), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_5 (FF)
  Destination:          c1/w0_index_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.602ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.027 - 0.037)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_5 to c1/w0_index_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y109.XQ     Tcko                  0.592   c1/w0_index<5>
                                                       c1/w0_index_5
    SLICE_X54Y116.G4     net (fanout=5)        1.571   c1/w0_index<5>
    SLICE_X54Y116.Y      Tilo                  0.759   c1/state_cmp_eq0006
                                                       c1/state_cmp_eq00031_SW0
    SLICE_X54Y116.F3     net (fanout=2)        0.893   N48
    SLICE_X54Y116.X      Tilo                  0.759   c1/state_cmp_eq0006
                                                       c1/state_cmp_eq00061
    SLICE_X54Y113.F1     net (fanout=3)        0.376   c1/state_cmp_eq0006
    SLICE_X54Y113.X      Tilo                  0.759   N90
                                                       c1/w0_index_mux0000<0>143_SW0_SW0
    SLICE_X54Y115.G3     net (fanout=2)        0.294   N90
    SLICE_X54Y115.Y      Tilo                  0.759   c1/w0_index<20>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X58Y113.G3     net (fanout=13)       1.948   c1/N12
    SLICE_X58Y113.CLK    Tgck                  0.892   c1/w0_index<13>
                                                       c1/w0_index_mux0000<12>1
                                                       c1/w0_index_12
    -------------------------------------------------  ---------------------------
    Total                                      9.602ns (4.520ns logic, 5.082ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_2 (FF)
  Destination:          c1/w0_index_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.568ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_2 to c1/w0_index_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y108.YQ     Tcko                  0.652   c1/w0_index<3>
                                                       c1/w0_index_2
    SLICE_X57Y115.G4     net (fanout=3)        0.936   c1/w0_index<2>
    SLICE_X57Y115.COUT   Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<3>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X57Y116.CIN    net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X57Y116.XB     Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X56Y114.F3     net (fanout=8)        1.042   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X56Y114.X      Tilo                  0.759   c1/state_cmp_eq0002
                                                       c1/state_cmp_eq0002
    SLICE_X55Y115.F3     net (fanout=3)        0.365   c1/state_cmp_eq0002
    SLICE_X55Y115.X      Tilo                  0.704   c1/w0_index_mux0000<0>110
                                                       c1/w0_index_mux0000<0>110
    SLICE_X54Y115.G4     net (fanout=2)        0.106   c1/w0_index_mux0000<0>110
    SLICE_X54Y115.Y      Tilo                  0.759   c1/w0_index<20>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X58Y113.G3     net (fanout=13)       1.948   c1/N12
    SLICE_X58Y113.CLK    Tgck                  0.892   c1/w0_index<13>
                                                       c1/w0_index_mux0000<12>1
                                                       c1/w0_index_12
    -------------------------------------------------  ---------------------------
    Total                                      9.568ns (5.171ns logic, 4.397ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd37 (FF)
  Destination:          c1/w0_index_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.504ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.027 - 0.045)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd37 to c1/w0_index_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y114.YQ     Tcko                  0.587   c1/state_FSM_FFd38
                                                       c1/state_FSM_FFd37
    SLICE_X53Y106.F4     net (fanout=4)        0.916   c1/state_FSM_FFd37
    SLICE_X53Y106.X      Tilo                  0.704   c1/reset_mux0000111118
                                                       c1/reset_mux0000111118
    SLICE_X54Y106.F2     net (fanout=1)        0.398   c1/reset_mux0000111118
    SLICE_X54Y106.X      Tilo                  0.759   c1/N67
                                                       c1/reset_mux00001111114
    SLICE_X54Y113.G4     net (fanout=3)        0.680   c1/N67
    SLICE_X54Y113.Y      Tilo                  0.759   N90
                                                       c1/w0_index_or00011
    SLICE_X54Y113.F3     net (fanout=6)        0.049   c1/w0_index_or0001
    SLICE_X54Y113.X      Tilo                  0.759   N90
                                                       c1/w0_index_mux0000<0>143_SW0_SW0
    SLICE_X54Y115.G3     net (fanout=2)        0.294   N90
    SLICE_X54Y115.Y      Tilo                  0.759   c1/w0_index<20>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X58Y113.G3     net (fanout=13)       1.948   c1/N12
    SLICE_X58Y113.CLK    Tgck                  0.892   c1/w0_index<13>
                                                       c1/w0_index_mux0000<12>1
                                                       c1/w0_index_12
    -------------------------------------------------  ---------------------------
    Total                                      9.504ns (5.219ns logic, 4.285ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point c1/w0_index_10 (SLICE_X58Y112.G1), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_5 (FF)
  Destination:          c1/w0_index_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.425ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.027 - 0.037)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_5 to c1/w0_index_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y109.XQ     Tcko                  0.592   c1/w0_index<5>
                                                       c1/w0_index_5
    SLICE_X54Y116.G4     net (fanout=5)        1.571   c1/w0_index<5>
    SLICE_X54Y116.Y      Tilo                  0.759   c1/state_cmp_eq0006
                                                       c1/state_cmp_eq00031_SW0
    SLICE_X54Y116.F3     net (fanout=2)        0.893   N48
    SLICE_X54Y116.X      Tilo                  0.759   c1/state_cmp_eq0006
                                                       c1/state_cmp_eq00061
    SLICE_X54Y113.F1     net (fanout=3)        0.376   c1/state_cmp_eq0006
    SLICE_X54Y113.X      Tilo                  0.759   N90
                                                       c1/w0_index_mux0000<0>143_SW0_SW0
    SLICE_X54Y115.G3     net (fanout=2)        0.294   N90
    SLICE_X54Y115.Y      Tilo                  0.759   c1/w0_index<20>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X58Y112.G1     net (fanout=13)       1.771   c1/N12
    SLICE_X58Y112.CLK    Tgck                  0.892   c1/w0_index<11>
                                                       c1/w0_index_mux0000<10>1
                                                       c1/w0_index_10
    -------------------------------------------------  ---------------------------
    Total                                      9.425ns (4.520ns logic, 4.905ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/w0_index_2 (FF)
  Destination:          c1/w0_index_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.391ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/w0_index_2 to c1/w0_index_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y108.YQ     Tcko                  0.652   c1/w0_index<3>
                                                       c1/w0_index_2
    SLICE_X57Y115.G4     net (fanout=3)        0.936   c1/w0_index<2>
    SLICE_X57Y115.COUT   Topcyg                1.001   c1/state_cmp_eq00001_wg_cy<3>
                                                       c1/state_cmp_eq00001_wg_lut<3>
                                                       c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X57Y116.CIN    net (fanout=1)        0.000   c1/state_cmp_eq00001_wg_cy<3>
    SLICE_X57Y116.XB     Tcinxb                0.404   c1/state_cmp_eq00001_wg_cy<4>
                                                       c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X56Y114.F3     net (fanout=8)        1.042   c1/state_cmp_eq00001_wg_cy<4>
    SLICE_X56Y114.X      Tilo                  0.759   c1/state_cmp_eq0002
                                                       c1/state_cmp_eq0002
    SLICE_X55Y115.F3     net (fanout=3)        0.365   c1/state_cmp_eq0002
    SLICE_X55Y115.X      Tilo                  0.704   c1/w0_index_mux0000<0>110
                                                       c1/w0_index_mux0000<0>110
    SLICE_X54Y115.G4     net (fanout=2)        0.106   c1/w0_index_mux0000<0>110
    SLICE_X54Y115.Y      Tilo                  0.759   c1/w0_index<20>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X58Y112.G1     net (fanout=13)       1.771   c1/N12
    SLICE_X58Y112.CLK    Tgck                  0.892   c1/w0_index<11>
                                                       c1/w0_index_mux0000<10>1
                                                       c1/w0_index_10
    -------------------------------------------------  ---------------------------
    Total                                      9.391ns (5.171ns logic, 4.220ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/state_FSM_FFd37 (FF)
  Destination:          c1/w0_index_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.327ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.027 - 0.045)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/state_FSM_FFd37 to c1/w0_index_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y114.YQ     Tcko                  0.587   c1/state_FSM_FFd38
                                                       c1/state_FSM_FFd37
    SLICE_X53Y106.F4     net (fanout=4)        0.916   c1/state_FSM_FFd37
    SLICE_X53Y106.X      Tilo                  0.704   c1/reset_mux0000111118
                                                       c1/reset_mux0000111118
    SLICE_X54Y106.F2     net (fanout=1)        0.398   c1/reset_mux0000111118
    SLICE_X54Y106.X      Tilo                  0.759   c1/N67
                                                       c1/reset_mux00001111114
    SLICE_X54Y113.G4     net (fanout=3)        0.680   c1/N67
    SLICE_X54Y113.Y      Tilo                  0.759   N90
                                                       c1/w0_index_or00011
    SLICE_X54Y113.F3     net (fanout=6)        0.049   c1/w0_index_or0001
    SLICE_X54Y113.X      Tilo                  0.759   N90
                                                       c1/w0_index_mux0000<0>143_SW0_SW0
    SLICE_X54Y115.G3     net (fanout=2)        0.294   N90
    SLICE_X54Y115.Y      Tilo                  0.759   c1/w0_index<20>
                                                       c1/w0_index_mux0000<0>145
    SLICE_X58Y112.G1     net (fanout=13)       1.771   c1/N12
    SLICE_X58Y112.CLK    Tgck                  0.892   c1/w0_index<11>
                                                       c1/w0_index_mux0000<10>1
                                                       c1/w0_index_10
    -------------------------------------------------  ---------------------------
    Total                                      9.327ns (5.219ns logic, 4.108ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point i_0 (SLICE_X63Y99.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_0 (FF)
  Destination:          i_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.035ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_0 to i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y99.YQ      Tcko                  0.470   i<0>
                                                       i_0
    SLICE_X63Y99.BY      net (fanout=2)        0.430   i<0>
    SLICE_X63Y99.CLK     Tckdi       (-Th)    -0.135   i<0>
                                                       i_0
    -------------------------------------------------  ---------------------------
    Total                                      1.035ns (0.605ns logic, 0.430ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd30 (SLICE_X51Y61.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd31 (FF)
  Destination:          state_FSM_FFd30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.054ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.063 - 0.057)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_FSM_FFd31 to state_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y61.YQ      Tcko                  0.470   state_FSM_FFd32
                                                       state_FSM_FFd31
    SLICE_X51Y61.BY      net (fanout=4)        0.449   state_FSM_FFd31
    SLICE_X51Y61.CLK     Tckdi       (-Th)    -0.135   state_FSM_FFd30
                                                       state_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (0.605ns logic, 0.449ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point clk25 (SLICE_X60Y99.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk25 (FF)
  Destination:          clk25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.056ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk25 to clk25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y99.YQ      Tcko                  0.522   clk251
                                                       clk25
    SLICE_X60Y99.BY      net (fanout=2)        0.382   clk251
    SLICE_X60Y99.CLK     Tckdi       (-Th)    -0.152   clk251
                                                       clk25
    -------------------------------------------------  ---------------------------
    Total                                      1.056ns (0.674ns logic, 0.382ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: w4dcmcnt<7>/SR
  Logical resource: w4dcmcnt_7/SR
  Location pin: SLICE_X76Y68.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: w4dcmcnt<7>/SR
  Logical resource: w4dcmcnt_7/SR
  Location pin: SLICE_X76Y68.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: w4dcmcnt<7>/SR
  Logical resource: w4dcmcnt_6/SR
  Location pin: SLICE_X76Y68.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 680 paths analyzed, 344 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.383ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_6 (SLICE_X78Y21.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_6 (FF)
  Requirement:          10.417ns
  Data Path Delay:      4.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 falling at 10.416ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y46.YQ      Tcko                  0.587   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X78Y21.G1      net (fanout=13)       2.663   inst_ov7670capt1/latched_href
    SLICE_X78Y21.CLK     Tgck                  0.892   inst_ov7670capt1/d_latch<7>
                                                       inst_ov7670capt1/d_latch_mux0001<6>1
                                                       inst_ov7670capt1/d_latch_6
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.479ns logic, 2.663ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_7 (SLICE_X78Y21.F1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_7 (FF)
  Requirement:          10.417ns
  Data Path Delay:      4.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 falling at 10.416ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y46.YQ      Tcko                  0.587   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X78Y21.F1      net (fanout=13)       2.658   inst_ov7670capt1/latched_href
    SLICE_X78Y21.CLK     Tfck                  0.892   inst_ov7670capt1/d_latch<7>
                                                       inst_ov7670capt1/d_latch_mux0001<7>1
                                                       inst_ov7670capt1/d_latch_7
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (1.479ns logic, 2.658ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_5 (SLICE_X58Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          10.417ns
  Data Path Delay:      4.106ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.093 - 0.111)
  Source Clock:         ov7670_pclk1buf1 falling at 10.416ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y38.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X60Y35.G4      net (fanout=16)       1.317   inst_ov7670capt1/latched_vsync
    SLICE_X60Y35.Y       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y36.CE      net (fanout=8)        0.888   inst_ov7670capt1/address_not0001
    SLICE_X58Y36.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (1.901ns logic, 2.205ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.639ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1buf1 rising at 0.000ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y35.XQ      Tcko                  0.592   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X60Y35.G2      net (fanout=17)       0.845   inst_ov7670capt1/we_reg
    SLICE_X60Y35.Y       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y36.CE      net (fanout=8)        0.888   inst_ov7670capt1/address_not0001
    SLICE_X58Y36.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (1.906ns logic, 1.733ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y6.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_5 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.116 - 0.080)
  Source Clock:         ov7670_pclk1buf1 rising at 20.833ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_5 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y44.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<5>
                                                       inst_ov7670capt1/d_latch_5
    RAMB16_X1Y6.DIA1     net (fanout=2)        0.760   inst_ov7670capt1/d_latch<5>
    RAMB16_X1Y6.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.348ns logic, 0.760ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y6.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_4 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.116 - 0.080)
  Source Clock:         ov7670_pclk1buf1 rising at 20.833ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_4 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y44.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<5>
                                                       inst_ov7670capt1/d_latch_4
    RAMB16_X1Y6.DIA0     net (fanout=2)        0.869   inst_ov7670capt1/d_latch<4>
    RAMB16_X1Y6.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.396ns logic, 0.869ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y4.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_1 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.108 - 0.068)
  Source Clock:         ov7670_pclk1buf1 rising at 20.833ns
  Destination Clock:    ov7670_pclk1buf1 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_1 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y28.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<1>
                                                       inst_ov7670capt1/d_latch_1
    RAMB16_X1Y4.DIA1     net (fanout=3)        0.956   inst_ov7670capt1/d_latch<1>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.348ns logic, 0.956ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20.833 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/we_reg/SR
  Logical resource: inst_ov7670capt1/we_reg/SR
  Location pin: SLICE_X60Y35.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/we_reg/SR
  Logical resource: inst_ov7670capt1/we_reg/SR
  Location pin: SLICE_X60Y35.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 17.641ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_vsync/SR
  Logical resource: inst_ov7670capt1/latched_vsync/SR
  Location pin: SLICE_X71Y38.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.813|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.087|    4.192|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16984 paths, 0 nets, and 3386 connections

Design statistics:
   Minimum period:   9.813ns{1}   (Maximum frequency: 101.906MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 12 18:23:14 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



