# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5.mpf
# Loading project lab5
# Compile of lab5_top.v was successful.
vsim -gui work.lab5_check_1
# vsim -gui work.lab5_check_1 
# Start time: 10:31:43 on Aug 01,2020
# Loading work.lab5_check_1
# Loading work.regfile_tb
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.shifter_tb
# Loading work.shifter
# Loading work.ALU_tb
# Loading work.ALU
# ** Warning: (vsim-3008) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(10): [CNNODP] - Component name (DUT) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_1 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-3043) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(10): Unresolved reference to 'DUT' in T1.DUT.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_1 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Warning: (vsim-3008) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(19): [CNNODP] - Component name (DUT) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_1 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-3043) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(19): Unresolved reference to 'DUT' in T2.DUT.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_1 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Warning: (vsim-3008) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(25): [CNNODP] - Component name (DUT) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_1 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-3043) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(25): Unresolved reference to 'DUT' in T3.DUT.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_1 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# Error loading design
# End time: 10:31:44 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 3, Warnings: 3
# Compile of lab5_autograder_check.v was successful.
# Compile of lab5_top.v was successful.
# Compile of lab5_top_tb.sv was successful.
# Compile of regfile.v was successful.
# Compile of regfile_tb.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of shifter_tb.v was successful.
# Compile of shifter.v was successful.
# Compile of datapath.v was successful.
# Compile of datapath_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.lab5_check_1
# vsim -gui work.lab5_check_1 
# Start time: 10:40:31 on Aug 01,2020
# Loading work.lab5_check_1
# Loading work.regfile_tb
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.shifter_tb
# Loading work.shifter
# Loading work.ALU_tb
# Loading work.ALU
# ** Warning: (vsim-3008) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(19): [CNNODP] - Component name (DUT) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_1 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-3043) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(19): Unresolved reference to 'DUT' in T2.DUT.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_1 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# Error loading design
# End time: 10:40:32 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of shifter_tb.v was successful.
restart -f
# No Design Loaded!
vsim -gui work.lab5_check_1
# vsim -gui work.lab5_check_1 
# Start time: 10:42:06 on Aug 01,2020
# Loading work.lab5_check_1
# Loading work.regfile_tb
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.shifter_tb
# Loading work.shifter
# Loading work.ALU_tb
# Loading work.ALU
add wave -position end sim:/lab5_check_1/*
run -all
# REG: 0 0 0000000000000101 000 1 xxx xxxxxxxxxxxxxxxx
# SFT: 0 1111000011001111 xx xxxxxxxxxxxxxxxx
# ALU: 0 xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xx xxxxxxxxxxxxxxxx x
# Do nothing: shift = 2'b00
# Adding 5 and 7
# ALU: 0 0000000000000101 0000000000000111 00 xxxxxxxxxxxxxxxx x
# SFT: 0 1111000011001111 00 xxxxxxxxxxxxxxxx
# REG: 0 1 0000000000000101 000 1 xxx xxxxxxxxxxxxxxxx
# SFT: 0 1111000011001111 00 1111000011001111
# ALU: 0 0000000000000101 0000000000000111 00 0000000000001100 x
# ALU: 0 0000000000000101 0000000000000111 00 0000000000001100 0
# Writing 5 to R0
# B shifted left 1-bit, least significant bit is zero. shift = 2'b01
# SUBTRACTing 3 from 10
# ALU: 0 0000000000001010 0000000000000011 01 0000000000001100 0
# SFT: 0 1111000011001111 01 1111000011001111
# REG: 0 0 0000000000000111 001 1 xxx xxxxxxxxxxxxxxxx
# SFT: 0 1111000011001111 01 1110000110011110
# ALU: 0 0000000000001010 0000000000000011 01 0000000000000111 0
# B shifted right 1-bit, most significant bit, MSB, is 0. shift = 2'b10
# ANDing 15 = 0b001111 and 60 = 0b111100
# ALU: 0 0000000000001111 0000000000111100 10 0000000000000111 0
# SFT: 0 1111000011001111 10 1110000110011110
# REG: 0 1 0000000000000111 001 1 xxx xxxxxxxxxxxxxxxx
# SFT: 0 1111000011001111 10 0111100001100111
# ALU: 0 0000000000001111 0000000000111100 10 0000000000001100 0
# Writing 7 to R1
# B shifted right 1-bit, MSB is copy of B[15]. shift = 2'b11
# Finding the inverse of 16'b0000_0000_1111_1111
# ALU: 0 0000000000001111 0000000011111111 11 0000000000001100 0
# SFT: 0 1111000011001111 11 0111100001100111
# REG: 0 0 0000000000001100 111 1 xxx xxxxxxxxxxxxxxxx
# SFT: 0 1111000011001111 11 1111100001100111
# ALU: 0 0000000000001111 0000000011111111 11 1111111100000000 0
# *ALL THE TESTS HAVE BEEN PASSED*
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN211/programs/lab5/shifter_tb.v(54)
#    Time: 25 ps  Iteration: 0  Instance: /lab5_check_1/T2
# Break in Module shifter_tb at C:/Users/herei/Desktop/CPEN211/programs/lab5/shifter_tb.v line 54
quit -sim
# End time: 10:42:51 on Aug 01,2020, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
vsim -gui work.lab5_check_2
# vsim -gui work.lab5_check_2 
# Start time: 10:43:03 on Aug 01,2020
# Loading work.lab5_check_2
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.shifter
# Loading work.ALU
add wave -position end sim:/lab5_check_2/*
run -all
# CHECK #2 DONE: Your register file, shifter and ALU appear compatible with the
# autograder. ** NOTE ** You must also manually verify you had no simulation
# warnings (above) and that you have no inferred latches (e.g., using Quartus).
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(123)
#    Time: 10 ps  Iteration: 0  Instance: /lab5_check_2
# Break in Module lab5_check_2 at C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v line 123
quit -sim
vsim -gui work.lab5_check_3
# End time: 10:44:22 on Aug 01,2020, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim -gui work.lab5_check_3 
# Start time: 10:44:22 on Aug 01,2020
# Loading work.lab5_check_3
# Loading work.datapath
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.ALU
# Loading work.shifter
# Loading work.Mux2a
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(171): This or another usage of 'DUT.REGFILE.R0' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(172): This or another usage of 'DUT.REGFILE.R1' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(173): This or another usage of 'DUT.REGFILE.R2' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(174): This or another usage of 'DUT.REGFILE.R3' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(175): This or another usage of 'DUT.REGFILE.R4' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(176): This or another usage of 'DUT.REGFILE.R5' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(177): This or another usage of 'DUT.REGFILE.R6' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(178): This or another usage of 'DUT.REGFILE.R7' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# Error loading design
# End time: 10:44:23 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
restart -f
# No Design Loaded!
vsim -gui work.lab5_check_3
# vsim -gui work.lab5_check_3 
# Start time: 10:57:30 on Aug 01,2020
# Loading work.lab5_check_3
# Loading work.datapath
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.ALU
# Loading work.shifter
# Loading work.Mux2a
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(171): This or another usage of 'DUT.REGFILE.R0' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(172): This or another usage of 'DUT.REGFILE.R1' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(173): This or another usage of 'DUT.REGFILE.R2' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(174): This or another usage of 'DUT.REGFILE.R3' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(175): This or another usage of 'DUT.REGFILE.R4' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(176): This or another usage of 'DUT.REGFILE.R5' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(177): This or another usage of 'DUT.REGFILE.R6' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# ** Error: (vsim-8220) C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(178): This or another usage of 'DUT.REGFILE.R7' inconsistent with 'module' object.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_check_3 File: C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v
# Error loading design
# End time: 10:57:31 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
# Compile of lab5_autograder_check.v was successful.
# Compile of lab5_top.v was successful.
# Compile of lab5_top_tb.sv was successful.
# Compile of regfile.v was successful.
# Compile of regfile_tb.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of shifter_tb.v was successful.
# Compile of shifter.v was successful.
# Compile of datapath.v was successful.
# Compile of datapath_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.lab5_check_3
# vsim -gui work.lab5_check_3 
# Start time: 10:57:52 on Aug 01,2020
# Loading work.lab5_check_3
# Loading work.datapath
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
# Loading work.ALU
# Loading work.shifter
# Loading work.Mux2a
run -all
# CHECK #3 DONE: Your datapath appears to be compatibile with the autograder.
# ** NOTE ** You must manually verify you had no simulation warnings
# (above) and that you have no inferred latches (e.g., using Quartus).
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v(297)
#    Time: 70 ps  Iteration: 0  Instance: /lab5_check_3
# Break in Module lab5_check_3 at C:/Users/herei/Desktop/CPEN211/programs/lab5/lab5_autograder_check.v line 297
quit -sim
# End time: 10:58:31 on Aug 01,2020, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
vsim -gui work.regfile_tb
# vsim -gui work.regfile_tb 
# Start time: 10:58:47 on Aug 01,2020
# Loading work.regfile_tb
# Loading work.regfile
# Loading work.Dec
# Loading work.vDFFE
# Loading work.Mux8
add wave -position end sim:/regfile_tb/*
run -all
# Writing 5 to R0
# Writing 7 to R1
# Writing 12 to R7
# Not writing 3 to R1
# *ALL THE TESTS HAVE BEEN PASSED*
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN211/programs/lab5/regfile_tb.v(125)
#    Time: 70 ps  Iteration: 0  Instance: /regfile_tb
# Break in Module regfile_tb at C:/Users/herei/Desktop/CPEN211/programs/lab5/regfile_tb.v line 125
quit -sim
# End time: 10:59:23 on Aug 01,2020, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
vsim -gui work.shifter_tb
# vsim -gui work.shifter_tb 
# Start time: 11:00:02 on Aug 01,2020
# Loading work.shifter_tb
# Loading work.shifter
run -all
# Do nothing: shift = 2'b00
# B shifted left 1-bit, least significant bit is zero. shift = 2'b01
# B shifted right 1-bit, most significant bit, MSB, is 0. shift = 2'b10
# B shifted right 1-bit, MSB is copy of B[15]. shift = 2'b11
# *ALL THE TESTS HAVE BEEN PASSED*
# ** Note: $stop    : C:/Users/herei/Desktop/CPEN211/programs/lab5/shifter_tb.v(54)
#    Time: 25 ps  Iteration: 0  Instance: /shifter_tb
# Break in Module shifter_tb at C:/Users/herei/Desktop/CPEN211/programs/lab5/shifter_tb.v line 54
