
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.172374                       # Number of seconds simulated
sim_ticks                                172373521500                       # Number of ticks simulated
final_tick                               172373521500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 271339                       # Simulator instruction rate (inst/s)
host_op_rate                                   271341                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              215864321                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671140                       # Number of bytes of host memory used
host_seconds                                   798.53                       # Real time elapsed on the host
sim_insts                                   216671620                       # Number of instructions simulated
sim_ops                                     216672764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           21952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           10432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              34944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        21952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21952                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 546                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             127351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              60520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         14851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                202723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        127351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           127351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            127351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             60520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        14851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               202723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       546                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  34944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   34944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  172373429000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   546                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           98                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.530612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.036986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.352185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           23     23.47%     23.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           34     34.69%     58.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           10     10.20%     68.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10     10.20%     78.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      3.06%     81.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      3.06%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      3.06%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      3.06%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      9.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           98                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10350250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                20587750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2730000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18956.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37706.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      437                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  315702250.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   499800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2284800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4149600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               158880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         8444550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2882880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      41361668040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            41383404630                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.079822                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         172363855250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       283000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 172337982000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7507750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       7933500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     18509250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   278460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   129030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1613640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3092250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               286560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         8593320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3218400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      41361856740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            41382141600                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.072495                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         172365927750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       630000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 172338768000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      8380750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5591000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     18845750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                62194389                       # Number of BP lookups
system.cpu.branchPred.condPredicted          62193714                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3386246                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             62089123                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                62087701                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.997710                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     213                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             102                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              102                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert       367485                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        344747044                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1780366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      458687908                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    62194389                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           62087914                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     339548375                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6772852                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  288                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          501                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 152983913                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   209                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          344715956                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.330631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.225220                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                119643391     34.71%     34.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 92404085     26.81%     61.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 31719734      9.20%     70.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                100948746     29.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            344715956                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.180406                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.330506                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 45007242                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             165424488                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  85845651                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              45052315                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3386260                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             50105777                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   170                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              363567002                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2029                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                3386260                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 61780323                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               113648113                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3459                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 100844195                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              65053606                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              345337447                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   591                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              55157283                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   1186                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                5                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           419037978                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             596601477                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        455968672                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups              123                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             263339031                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                155698947                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 60                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             38                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  93281231                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            117297901                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            20211396                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          21813684                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  341951083                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  38                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 289633428                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           5105148                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       125278356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    128146347                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     344715956                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.840209                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.787551                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           133841539     38.83%     38.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           137118749     39.78%     78.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            68752370     19.94%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5003253      1.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  45      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       344715956                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     549      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv               261836065     92.27%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     92.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               21927227      7.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   588      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 3      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             108738599     37.54%     37.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             20000005      6.91%     44.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              23385787      8.07%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   13      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  10      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            117297750     40.50%     93.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            20211237      6.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              289633428                       # Type of FU issued
system.cpu.iq.rate                           0.840133                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   283764433                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.979736                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1212852187                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         467229540                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    276226933                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              573397745                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         55242425                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     47297094                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses      3313424                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      6876919                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            49                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3386260                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                13543475                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    37                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           341951134                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             117297901                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             20211396                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 37                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    37                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            169                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3333377                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        52723                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3386100                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             281247137                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             112297550                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           8386291                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            13                       # number of nop insts executed
system.cpu.iew.exec_refs                    132508710                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 33439636                       # Number of branches executed
system.cpu.iew.exec_stores                   20211160                       # Number of stores executed
system.cpu.iew.exec_rate                     0.815807                       # Inst execution rate
system.cpu.iew.wb_sent                      276246958                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     276227014                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 220822870                       # num instructions producing a value
system.cpu.iew.wb_consumers                 316523229                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.801245                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.697651                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       121891881                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3386080                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    327786221                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.661019                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.380043                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    202573354     61.80%     61.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     93492127     28.52%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13386744      4.08%     94.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10052746      3.07%     97.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          147      0.00%     97.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          128      0.00%     97.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           42      0.00%     97.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           32      0.00%     97.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8280901      2.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    327786221                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            216671621                       # Number of instructions committed
system.cpu.commit.committedOps              216672765                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       83335284                       # Number of memory references committed
system.cpu.commit.loads                      70000807                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                   30001089                       # Number of branches committed
system.cpu.commit.vec_insts                        80                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 186672175                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   98                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         93337424     43.08%     43.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        20000004      9.23%     52.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         20000003      9.23%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              13      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             10      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        70000807     32.31%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13334477      6.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         216672765                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8280901                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    658069823                       # The number of ROB reads
system.cpu.rob.rob_writes                   694059029                       # The number of ROB writes
system.cpu.timesIdled                             269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           31088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   216671620                       # Number of Instructions Simulated
system.cpu.committedOps                     216672764                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.591104                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.591104                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.628494                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.628494                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                359666504                       # number of integer regfile reads
system.cpu.int_regfile_writes               222596501                       # number of integer regfile writes
system.cpu.vec_regfile_reads                      108                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      53                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 100316751                       # number of cc regfile reads
system.cpu.cc_regfile_writes                105257013                       # number of cc regfile writes
system.cpu.misc_regfile_reads               315228550                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     35                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse           181.991426                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            70388944                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               198                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          355499.717172                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   181.991426                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.177726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.177726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.192383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         140779334                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        140779334                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     57054930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        57054930                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     13333980                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13333980                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      70388910                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         70388910                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     70388910                       # number of overall hits
system.cpu.dcache.overall_hits::total        70388910                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           141                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          480                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          480                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          621                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            621                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          621                       # number of overall misses
system.cpu.dcache.overall_misses::total           621                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10526000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10526000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     24195467                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24195467                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       262000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       262000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     34721467                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34721467                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     34721467                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34721467                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     57055071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     57055071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     13334460                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13334460                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     70389531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     70389531                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     70389531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     70389531                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000036                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.150000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 74652.482270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74652.482270                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 50407.222917                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50407.222917                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 87333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 87333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55912.185185                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55912.185185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55912.185185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55912.185185                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2545                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.973684                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          379                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          379                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          424                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          424                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          424                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           96                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           96                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          197                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          197                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          197                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          197                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8013500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8013500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      6591467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6591467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        70000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        70000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     14604967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14604967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     14604967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14604967                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83473.958333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83473.958333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65262.049505                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65262.049505                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74136.888325                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74136.888325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74136.888325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74136.888325                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                52                       # number of replacements
system.cpu.icache.tags.tagsinuse           261.985908                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           152983474                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          440874.564841                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   261.985908                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.511691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.511691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          295                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.576172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         305968169                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        305968169                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    152983474                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       152983474                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     152983474                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        152983474                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    152983474                       # number of overall hits
system.cpu.icache.overall_hits::total       152983474                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           437                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          437                       # number of overall misses
system.cpu.icache.overall_misses::total           437                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     32154989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32154989                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     32154989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32154989                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     32154989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32154989                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    152983911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    152983911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    152983911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    152983911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    152983911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    152983911                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73581.210526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73581.210526                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 73581.210526                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73581.210526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 73581.210526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73581.210526                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11786                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               105                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   112.247619                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           52                       # number of writebacks
system.cpu.icache.writebacks::total                52                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           89                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           89                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          348                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          348                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     27312491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27312491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     27312491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27312491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     27312491                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27312491                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78484.169540                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78484.169540                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78484.169540                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78484.169540                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78484.169540                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78484.169540                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              226                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 244                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    28                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    30.997923                       # Cycle average of tags in use
system.l2.tags.total_refs                           1                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        54                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.018519                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       23.997947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     6.999977                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000946                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000214                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.001434                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4867                       # Number of tag accesses
system.l2.tags.data_accesses                     4867                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           51                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               51                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    29                       # number of demand (read+write) hits
system.l2.demand_hits::total                       33                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    4                       # number of overall hits
system.l2.overall_hits::cpu.data                   29                       # number of overall hits
system.l2.overall_hits::total                      33                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               77                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  77                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           344                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              344                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              92                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 344                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 169                       # number of demand (read+write) misses
system.l2.demand_misses::total                    513                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                344                       # number of overall misses
system.l2.overall_misses::cpu.data                169                       # number of overall misses
system.l2.overall_misses::total                   513                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      6324500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6324500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     26932500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26932500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      7837000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7837000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      26932500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      14161500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         41094000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     26932500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     14161500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        41094000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           51                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           51                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           96                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            96                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               348                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  546                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              348                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 546                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.754902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.754902                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.988506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988506                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.958333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.958333                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.988506                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.853535                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.939560                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.988506                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.853535                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.939560                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82136.363636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82136.363636                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78292.151163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78292.151163                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85184.782609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85184.782609                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78292.151163                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83795.857988                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80105.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78292.151163                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83795.857988                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80105.263158                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           61                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             61                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           76                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             76                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          344                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          344                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           87                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               507                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              568                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2921345                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2921345                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      5853500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5853500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     24874500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24874500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      6998500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6998500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     24874500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     12852000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     37726500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     24874500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     12852000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2921345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     40647845                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.745098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.745098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.988506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.906250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.906250                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.988506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.823232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.928571                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.988506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.823232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.040293                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 47890.901639                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 47890.901639                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77019.736842                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77019.736842                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72309.593023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72309.593023                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 80442.528736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80442.528736                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72309.593023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78846.625767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74411.242604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72309.593023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78846.625767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 47890.901639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71563.107394                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           546                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                470                       # Transaction distribution
system.membus.trans_dist::ReadExReq                76                       # Transaction distribution
system.membus.trans_dist::ReadExResp               76                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           470                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        34944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   34944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 546                       # Request fanout histogram
system.membus.reqLayer0.occupancy              666867                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2890500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          599                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 172373521500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           53                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             102                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           348                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           96                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        12736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  38272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              79                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              625                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.230106                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    590     94.40%     94.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     35      5.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                625                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             352500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            520500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            297998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
