{
  "DESIGN_NAME": "udcounter",
  "VERILOG_FILES": [
    "src/udcounter.v"
  ],

  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 5.0,

  "FP_CORE_UTIL": 40,
  "PL_TARGET_DENSITY": 0.6,

  "SYNTH_STRATEGY": "AREA 0",
  "MAX_FANOUT_CONSTRAINT": 10
}

