{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607250902120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607250902127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 17:35:02 2020 " "Processing started: Sun Dec 06 17:35:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607250902127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607250902127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off harvardcpu -c harvardcpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off harvardcpu -c harvardcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607250902127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607250902502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607250902503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "D:/harvardcpu/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607250911543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607250911543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harvardcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file harvardcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 harvardcpu " "Found entity 1: harvardcpu" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607250911545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607250911545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/harvardcpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607250911547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607250911547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryint.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryint.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryint " "Found entity 1: memoryint" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607250911548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607250911548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607250911550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607250911550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmemint.v 1 1 " "Found 1 design units, including 1 entities, in source file progmemint.v" { { "Info" "ISGN_ENTITY_NAME" "1 progmemint " "Found entity 1: progmemint" {  } { { "progmemint.v" "" { Text "D:/harvardcpu/progmemint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607250911552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607250911552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file programmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 programmemory " "Found entity 1: programmemory" {  } { { "programmemory.v" "" { Text "D:/harvardcpu/programmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607250911554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607250911554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607250911555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607250911555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/harvardcpu/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607250911557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607250911557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_program cpu_tb.v(9) " "Verilog HDL Implicit Net warning at cpu_tb.v(9): created implicit net for \"data_program\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607250911557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_memory cpu_tb.v(10) " "Verilog HDL Implicit Net warning at cpu_tb.v(10): created implicit net for \"addr_memory\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607250911557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_program cpu_tb.v(10) " "Verilog HDL Implicit Net warning at cpu_tb.v(10): created implicit net for \"addr_program\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607250911557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmd_memory cpu_tb.v(10) " "Verilog HDL Implicit Net warning at cpu_tb.v(10): created implicit net for \"cmd_memory\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607250911558 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_memory cpu_tb.v(12) " "Verilog HDL Implicit Net warning at cpu_tb.v(12): created implicit net for \"data_memory\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607250911558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "harvardcpu " "Elaborating entity \"harvardcpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607250911583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cu:controlunit " "Elaborating entity \"cu\" for hierarchy \"cu:controlunit\"" {  } { { "harvardcpu.v" "controlunit" { Text "D:/harvardcpu/harvardcpu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607250911584 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "temp_in2 0 cu.v(29) " "Net \"temp_in2\" at cu.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "cu.v" "" { Text "D:/harvardcpu/cu.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607250911587 "|harvardcpu|cu:controlunit"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1607250911587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:arithmeticlogicunit " "Elaborating entity \"alu\" for hierarchy \"alu:arithmeticlogicunit\"" {  } { { "harvardcpu.v" "arithmeticlogicunit" { Text "D:/harvardcpu/harvardcpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607250911588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryint memoryint:memoryinterface " "Elaborating entity \"memoryint\" for hierarchy \"memoryint:memoryinterface\"" {  } { { "harvardcpu.v" "memoryinterface" { Text "D:/harvardcpu/harvardcpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607250911589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:datamem " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:datamem\"" {  } { { "harvardcpu.v" "datamem" { Text "D:/harvardcpu/harvardcpu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607250911590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datamemory.v(20) " "Verilog HDL assignment warning at datamemory.v(20): truncated value with size 8 to match size of target (1)" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607250911591 "|harvardcpu|datamemory:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datamemory.v(28) " "Verilog HDL assignment warning at datamemory.v(28): truncated value with size 8 to match size of target (1)" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607250911591 "|harvardcpu|datamemory:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datamemory.v(29) " "Verilog HDL assignment warning at datamemory.v(29): truncated value with size 8 to match size of target (1)" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607250911591 "|harvardcpu|datamemory:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datamemory.v(30) " "Verilog HDL assignment warning at datamemory.v(30): truncated value with size 8 to match size of target (1)" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607250911591 "|harvardcpu|datamemory:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datamemory.v(31) " "Verilog HDL assignment warning at datamemory.v(31): truncated value with size 8 to match size of target (1)" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607250911591 "|harvardcpu|datamemory:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datamemory.v(32) " "Verilog HDL assignment warning at datamemory.v(32): truncated value with size 8 to match size of target (1)" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607250911591 "|harvardcpu|datamemory:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmemint progmemint:programinterface " "Elaborating entity \"progmemint\" for hierarchy \"progmemint:programinterface\"" {  } { { "harvardcpu.v" "programinterface" { Text "D:/harvardcpu/harvardcpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607250911592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programmemory programmemory:progmem " "Elaborating entity \"programmemory\" for hierarchy \"programmemory:progmem\"" {  } { { "harvardcpu.v" "progmem" { Text "D:/harvardcpu/harvardcpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607250911593 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pm.data_a 0 programmemory.v(6) " "Net \"pm.data_a\" at programmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "programmemory.v" "" { Text "D:/harvardcpu/programmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607250911594 "|harvardcpu|programmemory:progmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pm.waddr_a 0 programmemory.v(6) " "Net \"pm.waddr_a\" at programmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "programmemory.v" "" { Text "D:/harvardcpu/programmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607250911594 "|harvardcpu|programmemory:progmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pm.we_a 0 programmemory.v(6) " "Net \"pm.we_a\" at programmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "programmemory.v" "" { Text "D:/harvardcpu/programmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607250911594 "|harvardcpu|programmemory:progmem"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[7\] " "Net \"ins_alu\[7\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[7\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[6\] " "Net \"ins_alu\[6\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[6\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[5\] " "Net \"ins_alu\[5\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[5\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[4\] " "Net \"ins_alu\[4\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[4\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[3\] " "Net \"ins_alu\[3\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[3\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[2\] " "Net \"ins_alu\[2\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[2\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[1\] " "Net \"ins_alu\[1\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[1\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[0\] " "Net \"ins_alu\[0\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[0\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[7\] " "Net \"commandmemory\[7\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[7\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[6\] " "Net \"commandmemory\[6\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[6\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[5\] " "Net \"commandmemory\[5\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[5\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[4\] " "Net \"commandmemory\[4\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[4\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[3\] " "Net \"commandmemory\[3\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[3\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[2\] " "Net \"commandmemory\[2\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[2\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[1\] " "Net \"commandmemory\[1\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[1\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[0\] " "Net \"commandmemory\[0\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[0\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607250911755 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1607250911755 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datamemory:datamem\|dm " "RAM logic \"datamemory:datamem\|dm\" is uninferred due to inappropriate RAM size" {  } { { "datamemory.v" "dm" { Text "D:/harvardcpu/datamemory.v" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1607250912579 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cu:controlunit\|gpr " "RAM logic \"cu:controlunit\|gpr\" is uninferred due to inappropriate RAM size" {  } { { "cu.v" "gpr" { Text "D:/harvardcpu/cu.v" 30 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1607250912579 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1607250912579 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/harvardcpu/db/harvardcpu.ram0_datamemory_1d545f57.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/harvardcpu/db/harvardcpu.ram0_datamemory_1d545f57.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607250912621 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607250912810 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[0\] GND pin " "The pin \"data_memory\[0\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607250912863 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[1\] GND pin " "The pin \"data_memory\[1\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607250912863 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[2\] GND pin " "The pin \"data_memory\[2\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607250912863 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[3\] GND pin " "The pin \"data_memory\[3\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607250912863 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[4\] GND pin " "The pin \"data_memory\[4\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607250912863 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[5\] GND pin " "The pin \"data_memory\[5\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607250912863 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[6\] GND pin " "The pin \"data_memory\[6\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607250912863 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[7\] GND pin " "The pin \"data_memory\[7\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607250912863 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1607250912863 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[0\] data_memory\[0\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[0\]\" to the node \"data_memory\[0\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607250912864 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[1\] data_memory\[1\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[1\]\" to the node \"data_memory\[1\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607250912864 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[2\] data_memory\[2\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[2\]\" to the node \"data_memory\[2\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607250912864 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[3\] data_memory\[3\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[3\]\" to the node \"data_memory\[3\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607250912864 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[4\] data_memory\[4\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[4\]\" to the node \"data_memory\[4\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607250912864 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[5\] data_memory\[5\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[5\]\" to the node \"data_memory\[5\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607250912864 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[6\] data_memory\[6\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[6\]\" to the node \"data_memory\[6\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607250912864 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[7\] data_memory\[7\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[7\]\" to the node \"data_memory\[7\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607250912864 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1607250912864 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[0\] GND " "Pin \"addr_memory\[0\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|addr_memory[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[1\] GND " "Pin \"addr_memory\[1\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|addr_memory[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[2\] GND " "Pin \"addr_memory\[2\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|addr_memory[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[3\] GND " "Pin \"addr_memory\[3\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|addr_memory[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[4\] GND " "Pin \"addr_memory\[4\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|addr_memory[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[5\] GND " "Pin \"addr_memory\[5\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|addr_memory[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[6\] GND " "Pin \"addr_memory\[6\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|addr_memory[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[7\] GND " "Pin \"addr_memory\[7\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|addr_memory[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[0\] GND " "Pin \"cmd_memory\[0\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|cmd_memory[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[1\] GND " "Pin \"cmd_memory\[1\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|cmd_memory[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[2\] GND " "Pin \"cmd_memory\[2\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|cmd_memory[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[3\] GND " "Pin \"cmd_memory\[3\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|cmd_memory[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[4\] GND " "Pin \"cmd_memory\[4\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|cmd_memory[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[5\] GND " "Pin \"cmd_memory\[5\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|cmd_memory[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[6\] GND " "Pin \"cmd_memory\[6\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|cmd_memory[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[7\] GND " "Pin \"cmd_memory\[7\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607250912872 "|harvardcpu|cmd_memory[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607250912872 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607250913109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607250913543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607250913543 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607250914155 "|harvardcpu|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[0\] " "No output dependent on input pin \"data_program\[0\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607250914155 "|harvardcpu|data_program[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[1\] " "No output dependent on input pin \"data_program\[1\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607250914155 "|harvardcpu|data_program[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[2\] " "No output dependent on input pin \"data_program\[2\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607250914155 "|harvardcpu|data_program[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[3\] " "No output dependent on input pin \"data_program\[3\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607250914155 "|harvardcpu|data_program[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[4\] " "No output dependent on input pin \"data_program\[4\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607250914155 "|harvardcpu|data_program[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[5\] " "No output dependent on input pin \"data_program\[5\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607250914155 "|harvardcpu|data_program[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[6\] " "No output dependent on input pin \"data_program\[6\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607250914155 "|harvardcpu|data_program[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[7\] " "No output dependent on input pin \"data_program\[7\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607250914155 "|harvardcpu|data_program[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607250914155 "|harvardcpu|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607250914155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607250914157 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607250914157 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1607250914157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607250914157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607250914175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 17:35:14 2020 " "Processing ended: Sun Dec 06 17:35:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607250914175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607250914175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607250914175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607250914175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607250916710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607250916717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 17:35:16 2020 " "Processing started: Sun Dec 06 17:35:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607250916717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607250916717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off harvardcpu -c harvardcpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off harvardcpu -c harvardcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607250916717 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607250916801 ""}
{ "Info" "0" "" "Project  = harvardcpu" {  } {  } 0 0 "Project  = harvardcpu" 0 0 "Fitter" 0 0 1607250916802 ""}
{ "Info" "0" "" "Revision = harvardcpu" {  } {  } 0 0 "Revision = harvardcpu" 0 0 "Fitter" 0 0 1607250916802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607250916920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607250916920 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "harvardcpu 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"harvardcpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607250916927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607250916972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607250916972 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607250917502 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607250917943 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607250918737 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1607250919088 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1607250927646 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607250927851 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607250927947 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607250927949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607250927949 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607250927949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607250927952 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607250927952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607250927952 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1607250927952 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607250927952 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607250927981 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "harvardcpu.sdc " "Synopsys Design Constraints File file not found: 'harvardcpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607250935487 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607250935492 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1607250935492 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1607250935493 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1607250935501 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1607250935501 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607250935501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607250935563 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1607250935688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607250936854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607250937318 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607250937748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607250937748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607250939384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "D:/harvardcpu/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607250944882 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607250944882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607250945129 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1607250945129 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607250945129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607250945134 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607250947216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607250947267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607250947824 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607250947825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607250948661 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607250951944 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_memory\[0\] a permanently enabled " "Pin data_memory\[0\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { data_memory[0] } } } { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/harvardcpu/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1607250952407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_memory\[1\] a permanently enabled " "Pin data_memory\[1\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { data_memory[1] } } } { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/harvardcpu/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1607250952407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_memory\[2\] a permanently enabled " "Pin data_memory\[2\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { data_memory[2] } } } { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/harvardcpu/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1607250952407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_memory\[3\] a permanently enabled " "Pin data_memory\[3\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { data_memory[3] } } } { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/harvardcpu/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1607250952407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_memory\[4\] a permanently enabled " "Pin data_memory\[4\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { data_memory[4] } } } { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/harvardcpu/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1607250952407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_memory\[5\] a permanently enabled " "Pin data_memory\[5\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { data_memory[5] } } } { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/harvardcpu/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1607250952407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_memory\[6\] a permanently enabled " "Pin data_memory\[6\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { data_memory[6] } } } { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/harvardcpu/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1607250952407 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "data_memory\[7\] a permanently enabled " "Pin data_memory\[7\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { data_memory[7] } } } { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/harvardcpu/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1607250952407 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1607250952407 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/harvardcpu/output_files/harvardcpu.fit.smsg " "Generated suppressed messages file D:/harvardcpu/output_files/harvardcpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607250952637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6675 " "Peak virtual memory: 6675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607250953262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 17:35:53 2020 " "Processing ended: Sun Dec 06 17:35:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607250953262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607250953262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607250953262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607250953262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607250955380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607250955386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 17:35:55 2020 " "Processing started: Sun Dec 06 17:35:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607250955386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607250955386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off harvardcpu -c harvardcpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off harvardcpu -c harvardcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607250955386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607250956093 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607250963595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607250964256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 17:36:04 2020 " "Processing ended: Sun Dec 06 17:36:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607250964256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607250964256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607250964256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607250964256 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607250965232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607250965943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607250965949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 17:36:05 2020 " "Processing started: Sun Dec 06 17:36:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607250965949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607250965949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta harvardcpu -c harvardcpu " "Command: quartus_sta harvardcpu -c harvardcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607250965949 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1607250966038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607250966676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607250966676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607250966721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607250966721 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "harvardcpu.sdc " "Synopsys Design Constraints File file not found: 'harvardcpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1607250967310 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607250967310 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1607250967310 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1607250967311 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1607250967311 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1607250967311 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607250967325 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1607250967357 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607250967359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250967367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250967383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250967387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250967390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250967394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250967398 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607250967402 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607250967450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607250968888 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607250968974 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1607250968974 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1607250968974 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1607250968974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250968976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250968982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250968987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250968994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250968998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250969001 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607250969005 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607250969267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607250970151 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607250970192 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1607250970193 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1607250970193 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1607250970193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250970195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250970199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250970201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250970203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250970204 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607250970206 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607250970350 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1607250970350 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1607250970350 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1607250970350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250970353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250970357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250970359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250970362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607250970364 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607250971909 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607250971909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5150 " "Peak virtual memory: 5150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607250971951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 17:36:11 2020 " "Processing ended: Sun Dec 06 17:36:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607250971951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607250971951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607250971951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607250971951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1607250973379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607250973385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 17:36:13 2020 " "Processing started: Sun Dec 06 17:36:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607250973385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607250973385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off harvardcpu -c harvardcpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off harvardcpu -c harvardcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607250973385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1607250974268 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1607250974295 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "harvardcpu.vo D:/harvardcpu/simulation/modelsim/ simulation " "Generated file harvardcpu.vo in folder \"D:/harvardcpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1607250974402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607250974447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 17:36:14 2020 " "Processing ended: Sun Dec 06 17:36:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607250974447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607250974447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607250974447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607250974447 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus Prime Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607250975123 ""}
