<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>kernel_nlp_slr0</TopModelName>
        <TargetClockPeriod>4.55</TargetClockPeriod>
        <ClockUncertainty>1.23</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.594</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>57411</Best-caseLatency>
            <Average-caseLatency>57947</Average-caseLatency>
            <Worst-caseLatency>58483</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.261 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.263 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.266 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>55556</min>
                    <max>56628</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>55556</Interval-min>
            <Interval-max>56628</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1193</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>383</BRAM_18K>
            <DSP>1937</DSP>
            <FF>353360</FF>
            <LUT>274952</LUT>
            <URAM>48</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WSTRB</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWADDR</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWLEN</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWSIZE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWBURST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWLOCK</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWCACHE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWPROT</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWQOS</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWREGION</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WDATA</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WSTRB</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WLAST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARADDR</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARLEN</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARSIZE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARBURST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARLOCK</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARCACHE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARPROT</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARQOS</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARREGION</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RDATA</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RLAST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RRESP</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BRESP</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWADDR</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWLEN</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWSIZE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWBURST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWLOCK</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWCACHE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWPROT</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWQOS</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWREGION</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WDATA</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WSTRB</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WLAST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARADDR</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARLEN</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARSIZE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARBURST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARLOCK</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARCACHE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARPROT</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARQOS</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARREGION</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RDATA</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RLAST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RRESP</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BRESP</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWVALID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWREADY</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWADDR</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWLEN</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWSIZE</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWBURST</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWLOCK</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWCACHE</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWPROT</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWQOS</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWREGION</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_AWUSER</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WVALID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WREADY</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WDATA</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WSTRB</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WLAST</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_WUSER</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARVALID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARREADY</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARADDR</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARLEN</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARSIZE</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARBURST</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARLOCK</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARCACHE</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARPROT</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARQOS</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARREGION</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_ARUSER</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RVALID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RREADY</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RDATA</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RLAST</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RUSER</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_RRESP</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_BVALID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_BREADY</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_BRESP</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_BID</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task2_BUSER</name>
            <Object>kernel_vD_for_task2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWADDR</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWLEN</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWSIZE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWBURST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWLOCK</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWCACHE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWPROT</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWQOS</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWREGION</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_AWUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WDATA</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WSTRB</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WLAST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_WUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARADDR</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARLEN</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARSIZE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARBURST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARLOCK</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARCACHE</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARPROT</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARQOS</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARREGION</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_ARUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RDATA</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RLAST</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_RRESP</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BVALID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BREADY</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BRESP</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BID</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vtmp_for_task1_BUSER</name>
            <Object>kernel_vtmp_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>kernel_nlp_slr0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc12_U0</InstName>
                    <ModuleName>entry_proc12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>234</ID>
                </Instance>
                <Instance>
                    <InstName>load_vC_for_task3_U0</InstName>
                    <ModuleName>load_vC_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>247</ID>
                    <BindInstances>add_ln12_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vD_for_task2_U0</InstName>
                    <ModuleName>load_vD_for_task2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>255</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_vD_for_task2_Pipeline_VITIS_LOOP_47_1_fu_75</InstName>
                            <ModuleName>load_vD_for_task2_Pipeline_VITIS_LOOP_47_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>75</ID>
                            <BindInstances>add_ln47_fu_90_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>load_vA_for_task1_U0</InstName>
                    <ModuleName>load_vA_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>264</ID>
                    <BindInstances>add_ln82_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vB_for_task1_U0</InstName>
                    <ModuleName>load_vB_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>272</ID>
                    <BindInstances>add_ln117_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FT0_level0_U0</InstName>
                    <ModuleName>FT0_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>280</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_B_FT0_fu_706</InstName>
                            <ModuleName>read_B_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>706</ID>
                            <BindInstances>add_ln529_1_fu_2092_p2 add_ln529_fu_2109_p2 add_ln530_fu_2685_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_read_A_FT0_fu_968</InstName>
                            <ModuleName>read_A_FT0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>968</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_A_FT0_Pipeline_VITIS_LOOP_601_1_VITIS_LOOP_602_2_fu_60</InstName>
                                    <ModuleName>read_A_FT0_Pipeline_VITIS_LOOP_601_1_VITIS_LOOP_602_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>add_ln601_1_fu_858_p2 add_ln601_fu_875_p2 add_ln602_fu_1249_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_FT0_level1_fu_1008</InstName>
                            <ModuleName>FT0_level1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1008</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_FT0_level1_fu_1362</InstName>
                                    <ModuleName>compute_FT0_level1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1362</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc11_U0</InstName>
                                            <ModuleName>entry_proc11</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3168</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>task1_intra_U0</InstName>
                                            <ModuleName>task1_intra</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3684</ID>
                                            <BindInstances>add_ln471_fu_6842_p2 fmul_32ns_32ns_32_4_max_dsp_1_U742 fmul_32ns_32ns_32_4_max_dsp_1_U742 fmul_32ns_32ns_32_4_max_dsp_1_U743 fmul_32ns_32ns_32_4_max_dsp_1_U743 fmul_32ns_32ns_32_4_max_dsp_1_U744 fmul_32ns_32ns_32_4_max_dsp_1_U744 fmul_32ns_32ns_32_4_max_dsp_1_U745 fmul_32ns_32ns_32_4_max_dsp_1_U745 fadd_32ns_32ns_32_5_full_dsp_1_U571 fadd_32ns_32ns_32_5_full_dsp_1_U572 fadd_32ns_32ns_32_5_full_dsp_1_U651 fadd_32ns_32ns_32_4_no_dsp_1_U699 fmul_32ns_32ns_32_4_max_dsp_1_U746 fmul_32ns_32ns_32_4_max_dsp_1_U747 fmul_32ns_32ns_32_4_max_dsp_1_U748 fmul_32ns_32ns_32_4_max_dsp_1_U749 fadd_32ns_32ns_32_5_full_dsp_1_U573 fadd_32ns_32ns_32_5_full_dsp_1_U574 fadd_32ns_32ns_32_5_full_dsp_1_U652 fadd_32ns_32ns_32_4_no_dsp_1_U700 fmul_32ns_32ns_32_4_max_dsp_1_U750 fmul_32ns_32ns_32_4_max_dsp_1_U751 fmul_32ns_32ns_32_4_max_dsp_1_U752 fmul_32ns_32ns_32_4_max_dsp_1_U753 fadd_32ns_32ns_32_5_full_dsp_1_U575 fadd_32ns_32ns_32_5_full_dsp_1_U576 fadd_32ns_32ns_32_5_full_dsp_1_U653 fadd_32ns_32ns_32_4_no_dsp_1_U701 fmul_32ns_32ns_32_4_max_dsp_1_U754 fmul_32ns_32ns_32_4_max_dsp_1_U755 fmul_32ns_32ns_32_4_max_dsp_1_U756 fmul_32ns_32ns_32_4_max_dsp_1_U757 fadd_32ns_32ns_32_5_full_dsp_1_U577 fadd_32ns_32ns_32_5_full_dsp_1_U578 fadd_32ns_32ns_32_5_full_dsp_1_U654 fadd_32ns_32ns_32_4_no_dsp_1_U702 fmul_32ns_32ns_32_4_max_dsp_1_U758 fmul_32ns_32ns_32_4_max_dsp_1_U759 fmul_32ns_32ns_32_4_max_dsp_1_U760 fmul_32ns_32ns_32_4_max_dsp_1_U761 fadd_32ns_32ns_32_5_full_dsp_1_U579 fadd_32ns_32ns_32_5_full_dsp_1_U580 fadd_32ns_32ns_32_5_full_dsp_1_U655 fadd_32ns_32ns_32_4_no_dsp_1_U703 fmul_32ns_32ns_32_4_max_dsp_1_U762 fmul_32ns_32ns_32_4_max_dsp_1_U763 fmul_32ns_32ns_32_4_max_dsp_1_U764 fmul_32ns_32ns_32_4_max_dsp_1_U765 fadd_32ns_32ns_32_5_full_dsp_1_U581 fadd_32ns_32ns_32_5_full_dsp_1_U582 fadd_32ns_32ns_32_5_full_dsp_1_U656 fadd_32ns_32ns_32_4_no_dsp_1_U704 fmul_32ns_32ns_32_4_max_dsp_1_U766 fmul_32ns_32ns_32_4_max_dsp_1_U767 fmul_32ns_32ns_32_4_max_dsp_1_U768 fmul_32ns_32ns_32_4_max_dsp_1_U769 fadd_32ns_32ns_32_5_full_dsp_1_U583 fadd_32ns_32ns_32_5_full_dsp_1_U584 fadd_32ns_32ns_32_5_full_dsp_1_U657 fadd_32ns_32ns_32_4_no_dsp_1_U705 fmul_32ns_32ns_32_4_max_dsp_1_U770 fmul_32ns_32ns_32_4_max_dsp_1_U771 fmul_32ns_32ns_32_4_max_dsp_1_U772 fmul_32ns_32ns_32_4_max_dsp_1_U773 fadd_32ns_32ns_32_5_full_dsp_1_U585 fadd_32ns_32ns_32_5_full_dsp_1_U586 fadd_32ns_32ns_32_5_full_dsp_1_U658 fadd_32ns_32ns_32_4_no_dsp_1_U706 fmul_32ns_32ns_32_4_max_dsp_1_U774 fmul_32ns_32ns_32_4_max_dsp_1_U775 fmul_32ns_32ns_32_4_max_dsp_1_U776 fmul_32ns_32ns_32_4_max_dsp_1_U777 fadd_32ns_32ns_32_5_full_dsp_1_U587 fadd_32ns_32ns_32_5_full_dsp_1_U588 fadd_32ns_32ns_32_5_full_dsp_1_U659 fadd_32ns_32ns_32_4_no_dsp_1_U707 fmul_32ns_32ns_32_4_max_dsp_1_U778 fmul_32ns_32ns_32_4_max_dsp_1_U779 fmul_32ns_32ns_32_4_max_dsp_1_U780 fmul_32ns_32ns_32_4_max_dsp_1_U781 fadd_32ns_32ns_32_5_full_dsp_1_U589 fadd_32ns_32ns_32_5_full_dsp_1_U590 fadd_32ns_32ns_32_5_full_dsp_1_U660 fadd_32ns_32ns_32_4_no_dsp_1_U708 fmul_32ns_32ns_32_4_max_dsp_1_U782 fmul_32ns_32ns_32_4_max_dsp_1_U783 fmul_32ns_32ns_32_4_max_dsp_1_U784 fmul_32ns_32ns_32_4_max_dsp_1_U785 fadd_32ns_32ns_32_5_full_dsp_1_U591 fadd_32ns_32ns_32_5_full_dsp_1_U592 fadd_32ns_32ns_32_5_full_dsp_1_U661 fadd_32ns_32ns_32_4_no_dsp_1_U709 fmul_32ns_32ns_32_4_max_dsp_1_U786 fmul_32ns_32ns_32_4_max_dsp_1_U787 fmul_32ns_32ns_32_4_max_dsp_1_U788 fmul_32ns_32ns_32_4_max_dsp_1_U789 fadd_32ns_32ns_32_5_full_dsp_1_U593 fadd_32ns_32ns_32_5_full_dsp_1_U594 fadd_32ns_32ns_32_5_full_dsp_1_U662 fadd_32ns_32ns_32_4_no_dsp_1_U710 fmul_32ns_32ns_32_4_max_dsp_1_U790 fmul_32ns_32ns_32_4_max_dsp_1_U791 fmul_32ns_32ns_32_4_max_dsp_1_U792 fmul_32ns_32ns_32_4_max_dsp_1_U793 fadd_32ns_32ns_32_5_full_dsp_1_U595 fadd_32ns_32ns_32_5_full_dsp_1_U596 fadd_32ns_32ns_32_5_full_dsp_1_U663 fadd_32ns_32ns_32_4_no_dsp_1_U711 fmul_32ns_32ns_32_4_max_dsp_1_U794 fmul_32ns_32ns_32_4_max_dsp_1_U795 fmul_32ns_32ns_32_4_max_dsp_1_U796 fmul_32ns_32ns_32_4_max_dsp_1_U797 fadd_32ns_32ns_32_5_full_dsp_1_U597 fadd_32ns_32ns_32_5_full_dsp_1_U598 fadd_32ns_32ns_32_5_full_dsp_1_U664 fadd_32ns_32ns_32_4_no_dsp_1_U712 fmul_32ns_32ns_32_4_max_dsp_1_U798 fmul_32ns_32ns_32_4_max_dsp_1_U799 fmul_32ns_32ns_32_4_max_dsp_1_U800 fmul_32ns_32ns_32_4_max_dsp_1_U801 fadd_32ns_32ns_32_5_full_dsp_1_U599 fadd_32ns_32ns_32_5_full_dsp_1_U600 fadd_32ns_32ns_32_5_full_dsp_1_U665 fadd_32ns_32ns_32_4_no_dsp_1_U713 fmul_32ns_32ns_32_4_max_dsp_1_U802 fmul_32ns_32ns_32_4_max_dsp_1_U803 fmul_32ns_32ns_32_4_max_dsp_1_U804 fmul_32ns_32ns_32_4_max_dsp_1_U805 fadd_32ns_32ns_32_5_full_dsp_1_U601 fadd_32ns_32ns_32_5_full_dsp_1_U602 fadd_32ns_32ns_32_5_full_dsp_1_U666 fadd_32ns_32ns_32_4_no_dsp_1_U714 fmul_32ns_32ns_32_4_max_dsp_1_U806 fmul_32ns_32ns_32_4_max_dsp_1_U807 fmul_32ns_32ns_32_4_max_dsp_1_U808 fmul_32ns_32ns_32_4_max_dsp_1_U809 fadd_32ns_32ns_32_5_full_dsp_1_U603 fadd_32ns_32ns_32_5_full_dsp_1_U604 fadd_32ns_32ns_32_5_full_dsp_1_U667 fadd_32ns_32ns_32_4_no_dsp_1_U715 fmul_32ns_32ns_32_4_max_dsp_1_U810 fmul_32ns_32ns_32_4_max_dsp_1_U811 fmul_32ns_32ns_32_4_max_dsp_1_U812 fmul_32ns_32ns_32_4_max_dsp_1_U813 fadd_32ns_32ns_32_5_full_dsp_1_U605 fadd_32ns_32ns_32_5_full_dsp_1_U606 fadd_32ns_32ns_32_5_full_dsp_1_U668 fadd_32ns_32ns_32_4_no_dsp_1_U716 fmul_32ns_32ns_32_4_max_dsp_1_U814 fmul_32ns_32ns_32_4_max_dsp_1_U815 fmul_32ns_32ns_32_4_max_dsp_1_U816 fmul_32ns_32ns_32_4_max_dsp_1_U817 fadd_32ns_32ns_32_5_full_dsp_1_U607 fadd_32ns_32ns_32_5_full_dsp_1_U608 fadd_32ns_32ns_32_5_full_dsp_1_U669 fadd_32ns_32ns_32_4_no_dsp_1_U717 fmul_32ns_32ns_32_4_max_dsp_1_U818 fmul_32ns_32ns_32_4_max_dsp_1_U819 fmul_32ns_32ns_32_4_max_dsp_1_U820 fmul_32ns_32ns_32_4_max_dsp_1_U821 fadd_32ns_32ns_32_5_full_dsp_1_U609 fadd_32ns_32ns_32_5_full_dsp_1_U610 fadd_32ns_32ns_32_5_full_dsp_1_U670 fadd_32ns_32ns_32_4_no_dsp_1_U718 fmul_32ns_32ns_32_4_max_dsp_1_U822 fmul_32ns_32ns_32_4_max_dsp_1_U823 fmul_32ns_32ns_32_4_max_dsp_1_U824 fmul_32ns_32ns_32_4_max_dsp_1_U825 fadd_32ns_32ns_32_5_full_dsp_1_U611 fadd_32ns_32ns_32_5_full_dsp_1_U612 fadd_32ns_32ns_32_5_full_dsp_1_U671 fadd_32ns_32ns_32_4_no_dsp_1_U719 fmul_32ns_32ns_32_4_max_dsp_1_U826 fmul_32ns_32ns_32_4_max_dsp_1_U827 fmul_32ns_32ns_32_4_max_dsp_1_U828 fmul_32ns_32ns_32_4_max_dsp_1_U829 fadd_32ns_32ns_32_5_full_dsp_1_U613 fadd_32ns_32ns_32_5_full_dsp_1_U614 fadd_32ns_32ns_32_5_full_dsp_1_U672 fadd_32ns_32ns_32_4_no_dsp_1_U720 fmul_32ns_32ns_32_4_max_dsp_1_U830 fmul_32ns_32ns_32_4_max_dsp_1_U831 fmul_32ns_32ns_32_4_max_dsp_1_U832 fmul_32ns_32ns_32_4_max_dsp_1_U833 fadd_32ns_32ns_32_5_full_dsp_1_U615 fadd_32ns_32ns_32_5_full_dsp_1_U616 fadd_32ns_32ns_32_5_full_dsp_1_U673 fadd_32ns_32ns_32_4_no_dsp_1_U721 fmul_32ns_32ns_32_4_max_dsp_1_U834 fmul_32ns_32ns_32_4_max_dsp_1_U835 fmul_32ns_32ns_32_4_max_dsp_1_U836 fmul_32ns_32ns_32_4_max_dsp_1_U837 fadd_32ns_32ns_32_5_full_dsp_1_U617 fadd_32ns_32ns_32_5_full_dsp_1_U618 fadd_32ns_32ns_32_5_full_dsp_1_U674 fadd_32ns_32ns_32_4_no_dsp_1_U722 fmul_32ns_32ns_32_4_max_dsp_1_U838 fmul_32ns_32ns_32_4_max_dsp_1_U839 fmul_32ns_32ns_32_4_max_dsp_1_U840 fmul_32ns_32ns_32_4_max_dsp_1_U841 fadd_32ns_32ns_32_5_full_dsp_1_U619 fadd_32ns_32ns_32_5_full_dsp_1_U620 fadd_32ns_32ns_32_5_full_dsp_1_U675 fadd_32ns_32ns_32_4_no_dsp_1_U723 fmul_32ns_32ns_32_4_max_dsp_1_U842 fmul_32ns_32ns_32_4_max_dsp_1_U843 fmul_32ns_32ns_32_4_max_dsp_1_U844 fmul_32ns_32ns_32_4_max_dsp_1_U845 fadd_32ns_32ns_32_5_full_dsp_1_U621 fadd_32ns_32ns_32_5_full_dsp_1_U622 fadd_32ns_32ns_32_5_full_dsp_1_U676 fadd_32ns_32ns_32_4_no_dsp_1_U724 fmul_32ns_32ns_32_4_max_dsp_1_U846 fmul_32ns_32ns_32_4_max_dsp_1_U847 fmul_32ns_32ns_32_4_max_dsp_1_U848 fmul_32ns_32ns_32_4_max_dsp_1_U849 fadd_32ns_32ns_32_5_full_dsp_1_U623 fadd_32ns_32ns_32_5_full_dsp_1_U624 fadd_32ns_32ns_32_5_full_dsp_1_U677 fadd_32ns_32ns_32_4_no_dsp_1_U725 fmul_32ns_32ns_32_4_max_dsp_1_U850 fmul_32ns_32ns_32_4_max_dsp_1_U851 fmul_32ns_32ns_32_4_max_dsp_1_U852 fmul_32ns_32ns_32_4_max_dsp_1_U853 fadd_32ns_32ns_32_5_full_dsp_1_U625 fadd_32ns_32ns_32_5_full_dsp_1_U626 fadd_32ns_32ns_32_5_full_dsp_1_U678 fadd_32ns_32ns_32_4_no_dsp_1_U726 fmul_32ns_32ns_32_4_max_dsp_1_U854 fmul_32ns_32ns_32_4_max_dsp_1_U855 fmul_32ns_32ns_32_4_max_dsp_1_U856 fmul_32ns_32ns_32_4_max_dsp_1_U857 fadd_32ns_32ns_32_5_full_dsp_1_U627 fadd_32ns_32ns_32_5_full_dsp_1_U628 fadd_32ns_32ns_32_5_full_dsp_1_U679 fadd_32ns_32ns_32_4_no_dsp_1_U727 fmul_32ns_32ns_32_4_max_dsp_1_U858 fmul_32ns_32ns_32_4_max_dsp_1_U859 fmul_32ns_32ns_32_4_max_dsp_1_U860 fmul_32ns_32ns_32_4_max_dsp_1_U861 fadd_32ns_32ns_32_5_full_dsp_1_U629 fadd_32ns_32ns_32_5_full_dsp_1_U630 fadd_32ns_32ns_32_5_full_dsp_1_U680 fadd_32ns_32ns_32_4_no_dsp_1_U728 fmul_32ns_32ns_32_4_max_dsp_1_U862 fmul_32ns_32ns_32_4_max_dsp_1_U863 fmul_32ns_32ns_32_4_max_dsp_1_U864 fmul_32ns_32ns_32_4_max_dsp_1_U865 fadd_32ns_32ns_32_5_full_dsp_1_U631 fadd_32ns_32ns_32_5_full_dsp_1_U632 fadd_32ns_32ns_32_5_full_dsp_1_U681 fadd_32ns_32ns_32_4_no_dsp_1_U729 fmul_32ns_32ns_32_4_max_dsp_1_U866 fmul_32ns_32ns_32_4_max_dsp_1_U867 fmul_32ns_32ns_32_4_max_dsp_1_U868 fmul_32ns_32ns_32_4_max_dsp_1_U869 fadd_32ns_32ns_32_5_full_dsp_1_U633 fadd_32ns_32ns_32_5_full_dsp_1_U634 fadd_32ns_32ns_32_5_full_dsp_1_U682 fadd_32ns_32ns_32_4_no_dsp_1_U730 fmul_32ns_32ns_32_4_max_dsp_1_U746 fmul_32ns_32ns_32_4_max_dsp_1_U870 fmul_32ns_32ns_32_4_max_dsp_1_U747 fmul_32ns_32ns_32_4_max_dsp_1_U871 fmul_32ns_32ns_32_4_max_dsp_1_U748 fmul_32ns_32ns_32_4_max_dsp_1_U872 fmul_32ns_32ns_32_4_max_dsp_1_U749 fmul_32ns_32ns_32_4_max_dsp_1_U873 fadd_32ns_32ns_32_5_full_dsp_1_U635 fadd_32ns_32ns_32_5_full_dsp_1_U636 fadd_32ns_32ns_32_5_full_dsp_1_U683 fadd_32ns_32ns_32_4_no_dsp_1_U731 fmul_32ns_32ns_32_4_max_dsp_1_U874 fmul_32ns_32ns_32_4_max_dsp_1_U875 fmul_32ns_32ns_32_4_max_dsp_1_U876 fmul_32ns_32ns_32_4_max_dsp_1_U877 fadd_32ns_32ns_32_5_full_dsp_1_U637 fadd_32ns_32ns_32_5_full_dsp_1_U638 fadd_32ns_32ns_32_5_full_dsp_1_U684 fadd_32ns_32ns_32_4_no_dsp_1_U732 fmul_32ns_32ns_32_4_max_dsp_1_U878 fmul_32ns_32ns_32_4_max_dsp_1_U879 fmul_32ns_32ns_32_4_max_dsp_1_U880 fmul_32ns_32ns_32_4_max_dsp_1_U881 fadd_32ns_32ns_32_5_full_dsp_1_U639 fadd_32ns_32ns_32_5_full_dsp_1_U640 fadd_32ns_32ns_32_5_full_dsp_1_U685 fadd_32ns_32ns_32_4_no_dsp_1_U733 fmul_32ns_32ns_32_4_max_dsp_1_U882 fmul_32ns_32ns_32_4_max_dsp_1_U883 fmul_32ns_32ns_32_4_max_dsp_1_U884 fmul_32ns_32ns_32_4_max_dsp_1_U885 fadd_32ns_32ns_32_5_full_dsp_1_U641 fadd_32ns_32ns_32_5_full_dsp_1_U642 fadd_32ns_32ns_32_5_full_dsp_1_U686 fadd_32ns_32ns_32_4_no_dsp_1_U734 fmul_32ns_32ns_32_4_max_dsp_1_U886 fmul_32ns_32ns_32_4_max_dsp_1_U887 fmul_32ns_32ns_32_4_max_dsp_1_U888 fmul_32ns_32ns_32_4_max_dsp_1_U889 fadd_32ns_32ns_32_5_full_dsp_1_U643 fadd_32ns_32ns_32_5_full_dsp_1_U644 fadd_32ns_32ns_32_5_full_dsp_1_U687 fadd_32ns_32ns_32_4_no_dsp_1_U735 fmul_32ns_32ns_32_4_max_dsp_1_U890 fmul_32ns_32ns_32_4_max_dsp_1_U891 fmul_32ns_32ns_32_4_max_dsp_1_U892 fmul_32ns_32ns_32_4_max_dsp_1_U893 fadd_32ns_32ns_32_5_full_dsp_1_U645 fadd_32ns_32ns_32_5_full_dsp_1_U646 fadd_32ns_32ns_32_5_full_dsp_1_U688 fadd_32ns_32ns_32_4_no_dsp_1_U736 fmul_32ns_32ns_32_4_max_dsp_1_U894 fmul_32ns_32ns_32_4_max_dsp_1_U895 fmul_32ns_32ns_32_4_max_dsp_1_U896 fmul_32ns_32ns_32_4_max_dsp_1_U897 fadd_32ns_32ns_32_5_full_dsp_1_U647 fadd_32ns_32ns_32_5_full_dsp_1_U648 fadd_32ns_32ns_32_5_full_dsp_1_U689 fadd_32ns_32ns_32_4_no_dsp_1_U737 fmul_32ns_32ns_32_4_max_dsp_1_U898 fmul_32ns_32ns_32_4_max_dsp_1_U899 fmul_32ns_32ns_32_4_max_dsp_1_U900 fmul_32ns_32ns_32_4_max_dsp_1_U901 fadd_32ns_32ns_32_5_full_dsp_1_U649 fadd_32ns_32ns_32_5_full_dsp_1_U650 fadd_32ns_32ns_32_5_full_dsp_1_U690 fadd_32ns_32ns_32_4_no_dsp_1_U738 fmul_32ns_32ns_32_4_max_dsp_1_U902 fmul_32ns_32ns_32_4_max_dsp_1_U903 fmul_32ns_32ns_32_4_max_dsp_1_U904 fmul_32ns_32ns_32_4_max_dsp_1_U905 fadd_32ns_32ns_32_5_full_dsp_1_U651 fadd_32ns_32ns_32_5_full_dsp_1_U652 fadd_32ns_32ns_32_5_full_dsp_1_U691 fadd_32ns_32ns_32_4_no_dsp_1_U739 fmul_32ns_32ns_32_4_max_dsp_1_U906 fmul_32ns_32ns_32_4_max_dsp_1_U907 fmul_32ns_32ns_32_4_max_dsp_1_U908 fmul_32ns_32ns_32_4_max_dsp_1_U909 fadd_32ns_32ns_32_5_full_dsp_1_U653 fadd_32ns_32ns_32_5_full_dsp_1_U654 fadd_32ns_32ns_32_5_full_dsp_1_U692 fadd_32ns_32ns_32_4_no_dsp_1_U740 fmul_32ns_32ns_32_4_max_dsp_1_U910 fmul_32ns_32ns_32_4_max_dsp_1_U911 fmul_32ns_32ns_32_4_max_dsp_1_U912 fmul_32ns_32ns_32_4_max_dsp_1_U913 fadd_32ns_32ns_32_5_full_dsp_1_U655 fadd_32ns_32ns_32_5_full_dsp_1_U656 fadd_32ns_32ns_32_5_full_dsp_1_U693 fadd_32ns_32ns_32_4_no_dsp_1_U741 fmul_32ns_32ns_32_4_max_dsp_1_U914 fmul_32ns_32ns_32_4_max_dsp_1_U915 fmul_32ns_32ns_32_4_max_dsp_1_U916 fmul_32ns_32ns_32_4_max_dsp_1_U917 fadd_32ns_32ns_32_5_full_dsp_1_U657 fadd_32ns_32ns_32_5_full_dsp_1_U658 fadd_32ns_32ns_32_5_full_dsp_1_U694 fadd_32ns_32ns_32_4_no_dsp_1_U699 fmul_32ns_32ns_32_4_max_dsp_1_U742 fmul_32ns_32ns_32_4_max_dsp_1_U743 fmul_32ns_32ns_32_4_max_dsp_1_U744 fmul_32ns_32ns_32_4_max_dsp_1_U745 fadd_32ns_32ns_32_5_full_dsp_1_U571 fadd_32ns_32ns_32_5_full_dsp_1_U572 fadd_32ns_32ns_32_5_full_dsp_1_U659 fadd_32ns_32ns_32_4_no_dsp_1_U700 fmul_32ns_32ns_32_4_max_dsp_1_U746 fmul_32ns_32ns_32_4_max_dsp_1_U747 fmul_32ns_32ns_32_4_max_dsp_1_U748 fmul_32ns_32ns_32_4_max_dsp_1_U749 fadd_32ns_32ns_32_5_full_dsp_1_U573 fadd_32ns_32ns_32_5_full_dsp_1_U574 fadd_32ns_32ns_32_5_full_dsp_1_U660 fadd_32ns_32ns_32_4_no_dsp_1_U701 fmul_32ns_32ns_32_4_max_dsp_1_U750 fmul_32ns_32ns_32_4_max_dsp_1_U751 fmul_32ns_32ns_32_4_max_dsp_1_U752 fmul_32ns_32ns_32_4_max_dsp_1_U753 fadd_32ns_32ns_32_5_full_dsp_1_U575 fadd_32ns_32ns_32_5_full_dsp_1_U576 fadd_32ns_32ns_32_5_full_dsp_1_U661 fadd_32ns_32ns_32_4_no_dsp_1_U702 fmul_32ns_32ns_32_4_max_dsp_1_U754 fmul_32ns_32ns_32_4_max_dsp_1_U755 fmul_32ns_32ns_32_4_max_dsp_1_U756 fmul_32ns_32ns_32_4_max_dsp_1_U757 fadd_32ns_32ns_32_5_full_dsp_1_U577 fadd_32ns_32ns_32_5_full_dsp_1_U578 fadd_32ns_32ns_32_5_full_dsp_1_U662 fadd_32ns_32ns_32_4_no_dsp_1_U703 fmul_32ns_32ns_32_4_max_dsp_1_U758 fmul_32ns_32ns_32_4_max_dsp_1_U759 fmul_32ns_32ns_32_4_max_dsp_1_U760 fmul_32ns_32ns_32_4_max_dsp_1_U761 fadd_32ns_32ns_32_5_full_dsp_1_U579 fadd_32ns_32ns_32_5_full_dsp_1_U580 fadd_32ns_32ns_32_5_full_dsp_1_U663 fadd_32ns_32ns_32_4_no_dsp_1_U704 fmul_32ns_32ns_32_4_max_dsp_1_U762 fmul_32ns_32ns_32_4_max_dsp_1_U763 fmul_32ns_32ns_32_4_max_dsp_1_U764 fmul_32ns_32ns_32_4_max_dsp_1_U765 fadd_32ns_32ns_32_5_full_dsp_1_U581 fadd_32ns_32ns_32_5_full_dsp_1_U582 fadd_32ns_32ns_32_5_full_dsp_1_U664 fadd_32ns_32ns_32_4_no_dsp_1_U705 fmul_32ns_32ns_32_4_max_dsp_1_U766 fmul_32ns_32ns_32_4_max_dsp_1_U767 fmul_32ns_32ns_32_4_max_dsp_1_U768 fmul_32ns_32ns_32_4_max_dsp_1_U769 fadd_32ns_32ns_32_5_full_dsp_1_U583 fadd_32ns_32ns_32_5_full_dsp_1_U584 fadd_32ns_32ns_32_5_full_dsp_1_U665 fadd_32ns_32ns_32_4_no_dsp_1_U706 fmul_32ns_32ns_32_4_max_dsp_1_U770 fmul_32ns_32ns_32_4_max_dsp_1_U771 fmul_32ns_32ns_32_4_max_dsp_1_U772 fmul_32ns_32ns_32_4_max_dsp_1_U773 fadd_32ns_32ns_32_5_full_dsp_1_U585 fadd_32ns_32ns_32_5_full_dsp_1_U586 fadd_32ns_32ns_32_5_full_dsp_1_U666 fadd_32ns_32ns_32_4_no_dsp_1_U707 fmul_32ns_32ns_32_4_max_dsp_1_U774 fmul_32ns_32ns_32_4_max_dsp_1_U775 fmul_32ns_32ns_32_4_max_dsp_1_U776 fmul_32ns_32ns_32_4_max_dsp_1_U777 fadd_32ns_32ns_32_5_full_dsp_1_U587 fadd_32ns_32ns_32_5_full_dsp_1_U588 fadd_32ns_32ns_32_5_full_dsp_1_U667 fadd_32ns_32ns_32_4_no_dsp_1_U708 fmul_32ns_32ns_32_4_max_dsp_1_U778 fmul_32ns_32ns_32_4_max_dsp_1_U779 fmul_32ns_32ns_32_4_max_dsp_1_U780 fmul_32ns_32ns_32_4_max_dsp_1_U781 fadd_32ns_32ns_32_5_full_dsp_1_U589 fadd_32ns_32ns_32_5_full_dsp_1_U590 fadd_32ns_32ns_32_5_full_dsp_1_U668 fadd_32ns_32ns_32_4_no_dsp_1_U709 fmul_32ns_32ns_32_4_max_dsp_1_U782 fmul_32ns_32ns_32_4_max_dsp_1_U783 fmul_32ns_32ns_32_4_max_dsp_1_U784 fmul_32ns_32ns_32_4_max_dsp_1_U785 fadd_32ns_32ns_32_5_full_dsp_1_U591 fadd_32ns_32ns_32_5_full_dsp_1_U592 fadd_32ns_32ns_32_5_full_dsp_1_U669 fadd_32ns_32ns_32_4_no_dsp_1_U710 fmul_32ns_32ns_32_4_max_dsp_1_U786 fmul_32ns_32ns_32_4_max_dsp_1_U787 fmul_32ns_32ns_32_4_max_dsp_1_U788 fmul_32ns_32ns_32_4_max_dsp_1_U789 fadd_32ns_32ns_32_5_full_dsp_1_U593 fadd_32ns_32ns_32_5_full_dsp_1_U594 fadd_32ns_32ns_32_5_full_dsp_1_U670 fadd_32ns_32ns_32_4_no_dsp_1_U711 fmul_32ns_32ns_32_4_max_dsp_1_U790 fmul_32ns_32ns_32_4_max_dsp_1_U791 fmul_32ns_32ns_32_4_max_dsp_1_U792 fmul_32ns_32ns_32_4_max_dsp_1_U793 fadd_32ns_32ns_32_5_full_dsp_1_U595 fadd_32ns_32ns_32_5_full_dsp_1_U596 fadd_32ns_32ns_32_5_full_dsp_1_U671 fadd_32ns_32ns_32_4_no_dsp_1_U712 fmul_32ns_32ns_32_4_max_dsp_1_U794 fmul_32ns_32ns_32_4_max_dsp_1_U795 fmul_32ns_32ns_32_4_max_dsp_1_U796 fmul_32ns_32ns_32_4_max_dsp_1_U797 fadd_32ns_32ns_32_5_full_dsp_1_U597 fadd_32ns_32ns_32_5_full_dsp_1_U598 fadd_32ns_32ns_32_5_full_dsp_1_U672 fadd_32ns_32ns_32_4_no_dsp_1_U713 fmul_32ns_32ns_32_4_max_dsp_1_U798 fmul_32ns_32ns_32_4_max_dsp_1_U799 fmul_32ns_32ns_32_4_max_dsp_1_U800 fmul_32ns_32ns_32_4_max_dsp_1_U801 fadd_32ns_32ns_32_5_full_dsp_1_U599 fadd_32ns_32ns_32_5_full_dsp_1_U600 fadd_32ns_32ns_32_5_full_dsp_1_U673 fadd_32ns_32ns_32_4_no_dsp_1_U714 fmul_32ns_32ns_32_4_max_dsp_1_U802 fmul_32ns_32ns_32_4_max_dsp_1_U803 fmul_32ns_32ns_32_4_max_dsp_1_U804 fmul_32ns_32ns_32_4_max_dsp_1_U805 fadd_32ns_32ns_32_5_full_dsp_1_U601 fadd_32ns_32ns_32_5_full_dsp_1_U602 fadd_32ns_32ns_32_5_full_dsp_1_U674 fadd_32ns_32ns_32_4_no_dsp_1_U715 fmul_32ns_32ns_32_4_max_dsp_1_U806 fmul_32ns_32ns_32_4_max_dsp_1_U807 fmul_32ns_32ns_32_4_max_dsp_1_U808 fmul_32ns_32ns_32_4_max_dsp_1_U809 fadd_32ns_32ns_32_5_full_dsp_1_U603 fadd_32ns_32ns_32_5_full_dsp_1_U604 fadd_32ns_32ns_32_5_full_dsp_1_U675 fadd_32ns_32ns_32_4_no_dsp_1_U716 fmul_32ns_32ns_32_4_max_dsp_1_U810 fmul_32ns_32ns_32_4_max_dsp_1_U811 fmul_32ns_32ns_32_4_max_dsp_1_U812 fmul_32ns_32ns_32_4_max_dsp_1_U813 fadd_32ns_32ns_32_5_full_dsp_1_U605 fadd_32ns_32ns_32_5_full_dsp_1_U606 fadd_32ns_32ns_32_5_full_dsp_1_U676 fadd_32ns_32ns_32_4_no_dsp_1_U717 fmul_32ns_32ns_32_4_max_dsp_1_U814 fmul_32ns_32ns_32_4_max_dsp_1_U815 fmul_32ns_32ns_32_4_max_dsp_1_U816 fmul_32ns_32ns_32_4_max_dsp_1_U817 fadd_32ns_32ns_32_5_full_dsp_1_U607 fadd_32ns_32ns_32_5_full_dsp_1_U608 fadd_32ns_32ns_32_5_full_dsp_1_U677 fadd_32ns_32ns_32_4_no_dsp_1_U718 fmul_32ns_32ns_32_4_max_dsp_1_U818 fmul_32ns_32ns_32_4_max_dsp_1_U819 fmul_32ns_32ns_32_4_max_dsp_1_U820 fmul_32ns_32ns_32_4_max_dsp_1_U821 fadd_32ns_32ns_32_5_full_dsp_1_U609 fadd_32ns_32ns_32_5_full_dsp_1_U610 fadd_32ns_32ns_32_5_full_dsp_1_U678 fadd_32ns_32ns_32_4_no_dsp_1_U719 fmul_32ns_32ns_32_4_max_dsp_1_U750 fmul_32ns_32ns_32_4_max_dsp_1_U822 fmul_32ns_32ns_32_4_max_dsp_1_U751 fmul_32ns_32ns_32_4_max_dsp_1_U823 fmul_32ns_32ns_32_4_max_dsp_1_U752 fmul_32ns_32ns_32_4_max_dsp_1_U824 fmul_32ns_32ns_32_4_max_dsp_1_U753 fmul_32ns_32ns_32_4_max_dsp_1_U825 fadd_32ns_32ns_32_5_full_dsp_1_U611 fadd_32ns_32ns_32_5_full_dsp_1_U612 fadd_32ns_32ns_32_5_full_dsp_1_U679 fadd_32ns_32ns_32_4_no_dsp_1_U720 fmul_32ns_32ns_32_4_max_dsp_1_U826 fmul_32ns_32ns_32_4_max_dsp_1_U827 fmul_32ns_32ns_32_4_max_dsp_1_U828 fmul_32ns_32ns_32_4_max_dsp_1_U829 fadd_32ns_32ns_32_5_full_dsp_1_U613 fadd_32ns_32ns_32_5_full_dsp_1_U614 fadd_32ns_32ns_32_5_full_dsp_1_U680 fadd_32ns_32ns_32_4_no_dsp_1_U721 fmul_32ns_32ns_32_4_max_dsp_1_U830 fmul_32ns_32ns_32_4_max_dsp_1_U831 fmul_32ns_32ns_32_4_max_dsp_1_U832 fmul_32ns_32ns_32_4_max_dsp_1_U833 fadd_32ns_32ns_32_5_full_dsp_1_U615 fadd_32ns_32ns_32_5_full_dsp_1_U616 fadd_32ns_32ns_32_5_full_dsp_1_U681 fadd_32ns_32ns_32_4_no_dsp_1_U722 fmul_32ns_32ns_32_4_max_dsp_1_U834 fmul_32ns_32ns_32_4_max_dsp_1_U835 fmul_32ns_32ns_32_4_max_dsp_1_U836 fmul_32ns_32ns_32_4_max_dsp_1_U837 fadd_32ns_32ns_32_5_full_dsp_1_U617 fadd_32ns_32ns_32_5_full_dsp_1_U618 fadd_32ns_32ns_32_5_full_dsp_1_U682 fadd_32ns_32ns_32_4_no_dsp_1_U723 fmul_32ns_32ns_32_4_max_dsp_1_U838 fmul_32ns_32ns_32_4_max_dsp_1_U839 fmul_32ns_32ns_32_4_max_dsp_1_U840 fmul_32ns_32ns_32_4_max_dsp_1_U841 fadd_32ns_32ns_32_5_full_dsp_1_U619 fadd_32ns_32ns_32_5_full_dsp_1_U620 fadd_32ns_32ns_32_5_full_dsp_1_U683 fadd_32ns_32ns_32_4_no_dsp_1_U724 fmul_32ns_32ns_32_4_max_dsp_1_U842 fmul_32ns_32ns_32_4_max_dsp_1_U843 fmul_32ns_32ns_32_4_max_dsp_1_U844 fmul_32ns_32ns_32_4_max_dsp_1_U845 fadd_32ns_32ns_32_5_full_dsp_1_U621 fadd_32ns_32ns_32_5_full_dsp_1_U622 fadd_32ns_32ns_32_5_full_dsp_1_U684 fadd_32ns_32ns_32_4_no_dsp_1_U725 fmul_32ns_32ns_32_4_max_dsp_1_U846 fmul_32ns_32ns_32_4_max_dsp_1_U847 fmul_32ns_32ns_32_4_max_dsp_1_U848 fmul_32ns_32ns_32_4_max_dsp_1_U849 fadd_32ns_32ns_32_5_full_dsp_1_U623 fadd_32ns_32ns_32_5_full_dsp_1_U624 fadd_32ns_32ns_32_5_full_dsp_1_U685 fadd_32ns_32ns_32_4_no_dsp_1_U726 fmul_32ns_32ns_32_4_max_dsp_1_U850 fmul_32ns_32ns_32_4_max_dsp_1_U851 fmul_32ns_32ns_32_4_max_dsp_1_U852 fmul_32ns_32ns_32_4_max_dsp_1_U853 fadd_32ns_32ns_32_5_full_dsp_1_U625 fadd_32ns_32ns_32_5_full_dsp_1_U626 fadd_32ns_32ns_32_5_full_dsp_1_U686 fadd_32ns_32ns_32_4_no_dsp_1_U727 fmul_32ns_32ns_32_4_max_dsp_1_U854 fmul_32ns_32ns_32_4_max_dsp_1_U855 fmul_32ns_32ns_32_4_max_dsp_1_U856 fmul_32ns_32ns_32_4_max_dsp_1_U857 fadd_32ns_32ns_32_5_full_dsp_1_U627 fadd_32ns_32ns_32_5_full_dsp_1_U628 fadd_32ns_32ns_32_5_full_dsp_1_U687 fadd_32ns_32ns_32_4_no_dsp_1_U728 fmul_32ns_32ns_32_4_max_dsp_1_U858 fmul_32ns_32ns_32_4_max_dsp_1_U859 fmul_32ns_32ns_32_4_max_dsp_1_U860 fmul_32ns_32ns_32_4_max_dsp_1_U861 fadd_32ns_32ns_32_5_full_dsp_1_U629 fadd_32ns_32ns_32_5_full_dsp_1_U630 fadd_32ns_32ns_32_5_full_dsp_1_U688 fadd_32ns_32ns_32_4_no_dsp_1_U729 fmul_32ns_32ns_32_4_max_dsp_1_U862 fmul_32ns_32ns_32_4_max_dsp_1_U863 fmul_32ns_32ns_32_4_max_dsp_1_U864 fmul_32ns_32ns_32_4_max_dsp_1_U865 fadd_32ns_32ns_32_5_full_dsp_1_U631 fadd_32ns_32ns_32_5_full_dsp_1_U632 fadd_32ns_32ns_32_5_full_dsp_1_U689 fadd_32ns_32ns_32_4_no_dsp_1_U730 fmul_32ns_32ns_32_4_max_dsp_1_U866 fmul_32ns_32ns_32_4_max_dsp_1_U867 fmul_32ns_32ns_32_4_max_dsp_1_U868 fmul_32ns_32ns_32_4_max_dsp_1_U869 fadd_32ns_32ns_32_5_full_dsp_1_U633 fadd_32ns_32ns_32_5_full_dsp_1_U634 fadd_32ns_32ns_32_5_full_dsp_1_U690 fadd_32ns_32ns_32_4_no_dsp_1_U731 fmul_32ns_32ns_32_4_max_dsp_1_U870 fmul_32ns_32ns_32_4_max_dsp_1_U871 fmul_32ns_32ns_32_4_max_dsp_1_U872 fmul_32ns_32ns_32_4_max_dsp_1_U873 fadd_32ns_32ns_32_5_full_dsp_1_U635 fadd_32ns_32ns_32_5_full_dsp_1_U636 fadd_32ns_32ns_32_5_full_dsp_1_U691 fadd_32ns_32ns_32_4_no_dsp_1_U732 fmul_32ns_32ns_32_4_max_dsp_1_U874 fmul_32ns_32ns_32_4_max_dsp_1_U875 fmul_32ns_32ns_32_4_max_dsp_1_U876 fmul_32ns_32ns_32_4_max_dsp_1_U877 fadd_32ns_32ns_32_5_full_dsp_1_U637 fadd_32ns_32ns_32_5_full_dsp_1_U638 fadd_32ns_32ns_32_5_full_dsp_1_U692 fadd_32ns_32ns_32_4_no_dsp_1_U733 fmul_32ns_32ns_32_4_max_dsp_1_U878 fmul_32ns_32ns_32_4_max_dsp_1_U879 fmul_32ns_32ns_32_4_max_dsp_1_U880 fmul_32ns_32ns_32_4_max_dsp_1_U881 fadd_32ns_32ns_32_5_full_dsp_1_U639 fadd_32ns_32ns_32_5_full_dsp_1_U640 fadd_32ns_32ns_32_5_full_dsp_1_U693 fadd_32ns_32ns_32_4_no_dsp_1_U734 fmul_32ns_32ns_32_4_max_dsp_1_U882 fmul_32ns_32ns_32_4_max_dsp_1_U883 fmul_32ns_32ns_32_4_max_dsp_1_U884 fmul_32ns_32ns_32_4_max_dsp_1_U885 fadd_32ns_32ns_32_5_full_dsp_1_U641 fadd_32ns_32ns_32_5_full_dsp_1_U642 fadd_32ns_32ns_32_5_full_dsp_1_U694 fadd_32ns_32ns_32_4_no_dsp_1_U735 fmul_32ns_32ns_32_4_max_dsp_1_U886 fmul_32ns_32ns_32_4_max_dsp_1_U887 fmul_32ns_32ns_32_4_max_dsp_1_U888 fmul_32ns_32ns_32_4_max_dsp_1_U889 fadd_32ns_32ns_32_5_full_dsp_1_U643 fadd_32ns_32ns_32_5_full_dsp_1_U644 fadd_32ns_32ns_32_5_full_dsp_1_U695 fadd_32ns_32ns_32_4_no_dsp_1_U736 fmul_32ns_32ns_32_4_max_dsp_1_U890 fmul_32ns_32ns_32_4_max_dsp_1_U891 fmul_32ns_32ns_32_4_max_dsp_1_U892 fmul_32ns_32ns_32_4_max_dsp_1_U893 fadd_32ns_32ns_32_5_full_dsp_1_U645 fadd_32ns_32ns_32_5_full_dsp_1_U646 fadd_32ns_32ns_32_5_full_dsp_1_U696 fadd_32ns_32ns_32_4_no_dsp_1_U737 fmul_32ns_32ns_32_4_max_dsp_1_U894 fmul_32ns_32ns_32_4_max_dsp_1_U895 fmul_32ns_32ns_32_4_max_dsp_1_U896 fmul_32ns_32ns_32_4_max_dsp_1_U897 fadd_32ns_32ns_32_5_full_dsp_1_U647 fadd_32ns_32ns_32_5_full_dsp_1_U648 fadd_32ns_32ns_32_5_full_dsp_1_U697 fadd_32ns_32ns_32_4_no_dsp_1_U738 fmul_32ns_32ns_32_4_max_dsp_1_U898 fmul_32ns_32ns_32_4_max_dsp_1_U899 fmul_32ns_32ns_32_4_max_dsp_1_U900 fmul_32ns_32ns_32_4_max_dsp_1_U901 fadd_32ns_32ns_32_5_full_dsp_1_U649 fadd_32ns_32ns_32_5_full_dsp_1_U650 fadd_32ns_32ns_32_5_full_dsp_1_U698 fadd_32ns_32ns_32_4_no_dsp_1_U739 fmul_32ns_32ns_32_4_max_dsp_1_U902 fmul_32ns_32ns_32_4_max_dsp_1_U903 fmul_32ns_32ns_32_4_max_dsp_1_U904 fmul_32ns_32ns_32_4_max_dsp_1_U905 fadd_32ns_32ns_32_5_full_dsp_1_U651 fadd_32ns_32ns_32_5_full_dsp_1_U652 fadd_32ns_32ns_32_5_full_dsp_1_U659 fadd_32ns_32ns_32_4_no_dsp_1_U699 fmul_32ns_32ns_32_4_max_dsp_1_U906 fmul_32ns_32ns_32_4_max_dsp_1_U907 fmul_32ns_32ns_32_4_max_dsp_1_U908 fmul_32ns_32ns_32_4_max_dsp_1_U909 fadd_32ns_32ns_32_5_full_dsp_1_U653 fadd_32ns_32ns_32_5_full_dsp_1_U654 fadd_32ns_32ns_32_5_full_dsp_1_U660 fadd_32ns_32ns_32_4_no_dsp_1_U700 fmul_32ns_32ns_32_4_max_dsp_1_U910 fmul_32ns_32ns_32_4_max_dsp_1_U911 fmul_32ns_32ns_32_4_max_dsp_1_U912 fmul_32ns_32ns_32_4_max_dsp_1_U913 fadd_32ns_32ns_32_5_full_dsp_1_U655 fadd_32ns_32ns_32_5_full_dsp_1_U656 fadd_32ns_32ns_32_5_full_dsp_1_U661 fadd_32ns_32ns_32_4_no_dsp_1_U701 fmul_32ns_32ns_32_4_max_dsp_1_U914 fmul_32ns_32ns_32_4_max_dsp_1_U915 fmul_32ns_32ns_32_4_max_dsp_1_U916 fmul_32ns_32ns_32_4_max_dsp_1_U917 fadd_32ns_32ns_32_5_full_dsp_1_U657 fadd_32ns_32ns_32_5_full_dsp_1_U658 fadd_32ns_32ns_32_5_full_dsp_1_U662 fadd_32ns_32ns_32_4_no_dsp_1_U702 fmul_32ns_32ns_32_4_max_dsp_1_U758 fmul_32ns_32ns_32_4_max_dsp_1_U759 fmul_32ns_32ns_32_4_max_dsp_1_U760 fmul_32ns_32ns_32_4_max_dsp_1_U761 fadd_32ns_32ns_32_5_full_dsp_1_U571 fadd_32ns_32ns_32_5_full_dsp_1_U572 fadd_32ns_32ns_32_5_full_dsp_1_U663 fadd_32ns_32ns_32_4_no_dsp_1_U703 fmul_32ns_32ns_32_4_max_dsp_1_U762 fmul_32ns_32ns_32_4_max_dsp_1_U763 fmul_32ns_32ns_32_4_max_dsp_1_U764 fmul_32ns_32ns_32_4_max_dsp_1_U765 fadd_32ns_32ns_32_5_full_dsp_1_U573 fadd_32ns_32ns_32_5_full_dsp_1_U574 fadd_32ns_32ns_32_5_full_dsp_1_U664 fadd_32ns_32ns_32_4_no_dsp_1_U704 fmul_32ns_32ns_32_4_max_dsp_1_U766 fmul_32ns_32ns_32_4_max_dsp_1_U767 fmul_32ns_32ns_32_4_max_dsp_1_U768 fmul_32ns_32ns_32_4_max_dsp_1_U769 fadd_32ns_32ns_32_5_full_dsp_1_U575 fadd_32ns_32ns_32_5_full_dsp_1_U576 fadd_32ns_32ns_32_5_full_dsp_1_U665 fadd_32ns_32ns_32_4_no_dsp_1_U705 fmul_32ns_32ns_32_4_max_dsp_1_U770 fmul_32ns_32ns_32_4_max_dsp_1_U771 fmul_32ns_32ns_32_4_max_dsp_1_U772 fmul_32ns_32ns_32_4_max_dsp_1_U773 fadd_32ns_32ns_32_5_full_dsp_1_U577 fadd_32ns_32ns_32_5_full_dsp_1_U578 fadd_32ns_32ns_32_5_full_dsp_1_U666 fadd_32ns_32ns_32_4_no_dsp_1_U706 fmul_32ns_32ns_32_4_max_dsp_1_U774 fmul_32ns_32ns_32_4_max_dsp_1_U775 fmul_32ns_32ns_32_4_max_dsp_1_U776 fmul_32ns_32ns_32_4_max_dsp_1_U777 fadd_32ns_32ns_32_5_full_dsp_1_U579 fadd_32ns_32ns_32_5_full_dsp_1_U580 fadd_32ns_32ns_32_5_full_dsp_1_U667 fadd_32ns_32ns_32_4_no_dsp_1_U707 fmul_32ns_32ns_32_4_max_dsp_1_U778 fmul_32ns_32ns_32_4_max_dsp_1_U779 fmul_32ns_32ns_32_4_max_dsp_1_U780 fmul_32ns_32ns_32_4_max_dsp_1_U781 fadd_32ns_32ns_32_5_full_dsp_1_U581 fadd_32ns_32ns_32_5_full_dsp_1_U582 fadd_32ns_32ns_32_5_full_dsp_1_U668 fadd_32ns_32ns_32_4_no_dsp_1_U708 fmul_32ns_32ns_32_4_max_dsp_1_U782 fmul_32ns_32ns_32_4_max_dsp_1_U783 fmul_32ns_32ns_32_4_max_dsp_1_U784 fmul_32ns_32ns_32_4_max_dsp_1_U785 fadd_32ns_32ns_32_5_full_dsp_1_U583 fadd_32ns_32ns_32_5_full_dsp_1_U584 fadd_32ns_32ns_32_5_full_dsp_1_U669 fadd_32ns_32ns_32_4_no_dsp_1_U709 fmul_32ns_32ns_32_4_max_dsp_1_U786 fmul_32ns_32ns_32_4_max_dsp_1_U787 fmul_32ns_32ns_32_4_max_dsp_1_U788 fmul_32ns_32ns_32_4_max_dsp_1_U789 fadd_32ns_32ns_32_5_full_dsp_1_U585 fadd_32ns_32ns_32_5_full_dsp_1_U586 fadd_32ns_32ns_32_5_full_dsp_1_U670 fadd_32ns_32ns_32_4_no_dsp_1_U710 fmul_32ns_32ns_32_4_max_dsp_1_U754 fmul_32ns_32ns_32_4_max_dsp_1_U790 fmul_32ns_32ns_32_4_max_dsp_1_U755 fmul_32ns_32ns_32_4_max_dsp_1_U791 fmul_32ns_32ns_32_4_max_dsp_1_U756 fmul_32ns_32ns_32_4_max_dsp_1_U792 fmul_32ns_32ns_32_4_max_dsp_1_U757 fmul_32ns_32ns_32_4_max_dsp_1_U793 fadd_32ns_32ns_32_5_full_dsp_1_U587 fadd_32ns_32ns_32_5_full_dsp_1_U588 fadd_32ns_32ns_32_5_full_dsp_1_U671 fadd_32ns_32ns_32_4_no_dsp_1_U711 fmul_32ns_32ns_32_4_max_dsp_1_U794 fmul_32ns_32ns_32_4_max_dsp_1_U795 fmul_32ns_32ns_32_4_max_dsp_1_U796 fmul_32ns_32ns_32_4_max_dsp_1_U797 fadd_32ns_32ns_32_5_full_dsp_1_U589 fadd_32ns_32ns_32_5_full_dsp_1_U590 fadd_32ns_32ns_32_5_full_dsp_1_U672 fadd_32ns_32ns_32_4_no_dsp_1_U712 fmul_32ns_32ns_32_4_max_dsp_1_U798 fmul_32ns_32ns_32_4_max_dsp_1_U799 fmul_32ns_32ns_32_4_max_dsp_1_U800 fmul_32ns_32ns_32_4_max_dsp_1_U801 fadd_32ns_32ns_32_5_full_dsp_1_U591 fadd_32ns_32ns_32_5_full_dsp_1_U592 fadd_32ns_32ns_32_5_full_dsp_1_U673 fadd_32ns_32ns_32_4_no_dsp_1_U713 fmul_32ns_32ns_32_4_max_dsp_1_U802 fmul_32ns_32ns_32_4_max_dsp_1_U803 fmul_32ns_32ns_32_4_max_dsp_1_U804 fmul_32ns_32ns_32_4_max_dsp_1_U805 fadd_32ns_32ns_32_5_full_dsp_1_U593 fadd_32ns_32ns_32_5_full_dsp_1_U594 fadd_32ns_32ns_32_5_full_dsp_1_U674 fadd_32ns_32ns_32_4_no_dsp_1_U714 fmul_32ns_32ns_32_4_max_dsp_1_U806 fmul_32ns_32ns_32_4_max_dsp_1_U807 fmul_32ns_32ns_32_4_max_dsp_1_U808 fmul_32ns_32ns_32_4_max_dsp_1_U809 fadd_32ns_32ns_32_5_full_dsp_1_U595 fadd_32ns_32ns_32_5_full_dsp_1_U596 fadd_32ns_32ns_32_5_full_dsp_1_U675 fadd_32ns_32ns_32_4_no_dsp_1_U715 fmul_32ns_32ns_32_4_max_dsp_1_U810 fmul_32ns_32ns_32_4_max_dsp_1_U811 fmul_32ns_32ns_32_4_max_dsp_1_U812 fmul_32ns_32ns_32_4_max_dsp_1_U813 fadd_32ns_32ns_32_5_full_dsp_1_U597 fadd_32ns_32ns_32_5_full_dsp_1_U598 fadd_32ns_32ns_32_5_full_dsp_1_U676 fadd_32ns_32ns_32_4_no_dsp_1_U716 fmul_32ns_32ns_32_4_max_dsp_1_U814 fmul_32ns_32ns_32_4_max_dsp_1_U815 fmul_32ns_32ns_32_4_max_dsp_1_U816 fmul_32ns_32ns_32_4_max_dsp_1_U817 fadd_32ns_32ns_32_5_full_dsp_1_U599 fadd_32ns_32ns_32_5_full_dsp_1_U600 fadd_32ns_32ns_32_5_full_dsp_1_U677 fadd_32ns_32ns_32_4_no_dsp_1_U717 fmul_32ns_32ns_32_4_max_dsp_1_U818 fmul_32ns_32ns_32_4_max_dsp_1_U819 fmul_32ns_32ns_32_4_max_dsp_1_U820 fmul_32ns_32ns_32_4_max_dsp_1_U821 fadd_32ns_32ns_32_5_full_dsp_1_U601 fadd_32ns_32ns_32_5_full_dsp_1_U602 fadd_32ns_32ns_32_5_full_dsp_1_U678 fadd_32ns_32ns_32_4_no_dsp_1_U718 fmul_32ns_32ns_32_4_max_dsp_1_U822 fmul_32ns_32ns_32_4_max_dsp_1_U823 fmul_32ns_32ns_32_4_max_dsp_1_U824 fmul_32ns_32ns_32_4_max_dsp_1_U825 fadd_32ns_32ns_32_5_full_dsp_1_U603 fadd_32ns_32ns_32_5_full_dsp_1_U604 fadd_32ns_32ns_32_5_full_dsp_1_U679 fadd_32ns_32ns_32_4_no_dsp_1_U719 fmul_32ns_32ns_32_4_max_dsp_1_U826 fmul_32ns_32ns_32_4_max_dsp_1_U827 fmul_32ns_32ns_32_4_max_dsp_1_U828 fmul_32ns_32ns_32_4_max_dsp_1_U829 fadd_32ns_32ns_32_5_full_dsp_1_U605 fadd_32ns_32ns_32_5_full_dsp_1_U606 fadd_32ns_32ns_32_5_full_dsp_1_U680 fadd_32ns_32ns_32_4_no_dsp_1_U720 fmul_32ns_32ns_32_4_max_dsp_1_U830 fmul_32ns_32ns_32_4_max_dsp_1_U831 fmul_32ns_32ns_32_4_max_dsp_1_U832 fmul_32ns_32ns_32_4_max_dsp_1_U833 fadd_32ns_32ns_32_5_full_dsp_1_U607 fadd_32ns_32ns_32_5_full_dsp_1_U608 fadd_32ns_32ns_32_5_full_dsp_1_U681 fadd_32ns_32ns_32_4_no_dsp_1_U721 fmul_32ns_32ns_32_4_max_dsp_1_U834 fmul_32ns_32ns_32_4_max_dsp_1_U835 fmul_32ns_32ns_32_4_max_dsp_1_U836 fmul_32ns_32ns_32_4_max_dsp_1_U837 fadd_32ns_32ns_32_5_full_dsp_1_U609 fadd_32ns_32ns_32_5_full_dsp_1_U610 fadd_32ns_32ns_32_5_full_dsp_1_U682 fadd_32ns_32ns_32_4_no_dsp_1_U722 fmul_32ns_32ns_32_4_max_dsp_1_U838 fmul_32ns_32ns_32_4_max_dsp_1_U839 fmul_32ns_32ns_32_4_max_dsp_1_U840 fmul_32ns_32ns_32_4_max_dsp_1_U841 fadd_32ns_32ns_32_5_full_dsp_1_U611 fadd_32ns_32ns_32_5_full_dsp_1_U612 fadd_32ns_32ns_32_5_full_dsp_1_U683 fadd_32ns_32ns_32_4_no_dsp_1_U723 fmul_32ns_32ns_32_4_max_dsp_1_U842 fmul_32ns_32ns_32_4_max_dsp_1_U843 fmul_32ns_32ns_32_4_max_dsp_1_U844 fmul_32ns_32ns_32_4_max_dsp_1_U845 fadd_32ns_32ns_32_5_full_dsp_1_U613 fadd_32ns_32ns_32_5_full_dsp_1_U614 fadd_32ns_32ns_32_5_full_dsp_1_U684 fadd_32ns_32ns_32_4_no_dsp_1_U724 fmul_32ns_32ns_32_4_max_dsp_1_U846 fmul_32ns_32ns_32_4_max_dsp_1_U847 fmul_32ns_32ns_32_4_max_dsp_1_U848 fmul_32ns_32ns_32_4_max_dsp_1_U849 fadd_32ns_32ns_32_5_full_dsp_1_U615 fadd_32ns_32ns_32_5_full_dsp_1_U616 fadd_32ns_32ns_32_5_full_dsp_1_U685 fadd_32ns_32ns_32_4_no_dsp_1_U725 fmul_32ns_32ns_32_4_max_dsp_1_U850 fmul_32ns_32ns_32_4_max_dsp_1_U851 fmul_32ns_32ns_32_4_max_dsp_1_U852 fmul_32ns_32ns_32_4_max_dsp_1_U853 fadd_32ns_32ns_32_5_full_dsp_1_U617 fadd_32ns_32ns_32_5_full_dsp_1_U618 fadd_32ns_32ns_32_5_full_dsp_1_U686 fadd_32ns_32ns_32_4_no_dsp_1_U726 fmul_32ns_32ns_32_4_max_dsp_1_U854 fmul_32ns_32ns_32_4_max_dsp_1_U855 fmul_32ns_32ns_32_4_max_dsp_1_U856 fmul_32ns_32ns_32_4_max_dsp_1_U857 fadd_32ns_32ns_32_5_full_dsp_1_U619 fadd_32ns_32ns_32_5_full_dsp_1_U620 fadd_32ns_32ns_32_5_full_dsp_1_U687 fadd_32ns_32ns_32_4_no_dsp_1_U727 fmul_32ns_32ns_32_4_max_dsp_1_U858 fmul_32ns_32ns_32_4_max_dsp_1_U859 fmul_32ns_32ns_32_4_max_dsp_1_U860 fmul_32ns_32ns_32_4_max_dsp_1_U861 fadd_32ns_32ns_32_5_full_dsp_1_U621 fadd_32ns_32ns_32_5_full_dsp_1_U622 fadd_32ns_32ns_32_5_full_dsp_1_U688 fadd_32ns_32ns_32_4_no_dsp_1_U728 fmul_32ns_32ns_32_4_max_dsp_1_U862 fmul_32ns_32ns_32_4_max_dsp_1_U863 fmul_32ns_32ns_32_4_max_dsp_1_U864 fmul_32ns_32ns_32_4_max_dsp_1_U865 fadd_32ns_32ns_32_5_full_dsp_1_U623 fadd_32ns_32ns_32_5_full_dsp_1_U624 fadd_32ns_32ns_32_5_full_dsp_1_U689 fadd_32ns_32ns_32_4_no_dsp_1_U729 fmul_32ns_32ns_32_4_max_dsp_1_U866 fmul_32ns_32ns_32_4_max_dsp_1_U867 fmul_32ns_32ns_32_4_max_dsp_1_U868 fmul_32ns_32ns_32_4_max_dsp_1_U869 fadd_32ns_32ns_32_5_full_dsp_1_U625 fadd_32ns_32ns_32_5_full_dsp_1_U626 fadd_32ns_32ns_32_5_full_dsp_1_U690 fadd_32ns_32ns_32_4_no_dsp_1_U730 fmul_32ns_32ns_32_4_max_dsp_1_U870 fmul_32ns_32ns_32_4_max_dsp_1_U871 fmul_32ns_32ns_32_4_max_dsp_1_U872 fmul_32ns_32ns_32_4_max_dsp_1_U873 fadd_32ns_32ns_32_5_full_dsp_1_U627 fadd_32ns_32ns_32_5_full_dsp_1_U628 fadd_32ns_32ns_32_5_full_dsp_1_U691 fadd_32ns_32ns_32_4_no_dsp_1_U731 fmul_32ns_32ns_32_4_max_dsp_1_U874 fmul_32ns_32ns_32_4_max_dsp_1_U875 fmul_32ns_32ns_32_4_max_dsp_1_U876 fmul_32ns_32ns_32_4_max_dsp_1_U877 fadd_32ns_32ns_32_5_full_dsp_1_U629 fadd_32ns_32ns_32_5_full_dsp_1_U630 fadd_32ns_32ns_32_5_full_dsp_1_U692 fadd_32ns_32ns_32_4_no_dsp_1_U732 fmul_32ns_32ns_32_4_max_dsp_1_U878 fmul_32ns_32ns_32_4_max_dsp_1_U879 fmul_32ns_32ns_32_4_max_dsp_1_U880 fmul_32ns_32ns_32_4_max_dsp_1_U881 fadd_32ns_32ns_32_5_full_dsp_1_U631 fadd_32ns_32ns_32_5_full_dsp_1_U632 fadd_32ns_32ns_32_5_full_dsp_1_U693 fadd_32ns_32ns_32_4_no_dsp_1_U733 fmul_32ns_32ns_32_4_max_dsp_1_U882 fmul_32ns_32ns_32_4_max_dsp_1_U883 fmul_32ns_32ns_32_4_max_dsp_1_U884 fmul_32ns_32ns_32_4_max_dsp_1_U885 fadd_32ns_32ns_32_5_full_dsp_1_U633 fadd_32ns_32ns_32_5_full_dsp_1_U634 fadd_32ns_32ns_32_5_full_dsp_1_U694 fadd_32ns_32ns_32_4_no_dsp_1_U734 fmul_32ns_32ns_32_4_max_dsp_1_U886 fmul_32ns_32ns_32_4_max_dsp_1_U887 fmul_32ns_32ns_32_4_max_dsp_1_U888 fmul_32ns_32ns_32_4_max_dsp_1_U889 fadd_32ns_32ns_32_5_full_dsp_1_U635 fadd_32ns_32ns_32_5_full_dsp_1_U636 fadd_32ns_32ns_32_5_full_dsp_1_U695 fadd_32ns_32ns_32_4_no_dsp_1_U735 fmul_32ns_32ns_32_4_max_dsp_1_U890 fmul_32ns_32ns_32_4_max_dsp_1_U891 fmul_32ns_32ns_32_4_max_dsp_1_U892 fmul_32ns_32ns_32_4_max_dsp_1_U893 fadd_32ns_32ns_32_5_full_dsp_1_U637 fadd_32ns_32ns_32_5_full_dsp_1_U638 fadd_32ns_32ns_32_5_full_dsp_1_U696 fadd_32ns_32ns_32_4_no_dsp_1_U736 fmul_32ns_32ns_32_4_max_dsp_1_U894 fmul_32ns_32ns_32_4_max_dsp_1_U895 fmul_32ns_32ns_32_4_max_dsp_1_U896 fmul_32ns_32ns_32_4_max_dsp_1_U897 fadd_32ns_32ns_32_5_full_dsp_1_U639 fadd_32ns_32ns_32_5_full_dsp_1_U640 fadd_32ns_32ns_32_5_full_dsp_1_U697 fadd_32ns_32ns_32_4_no_dsp_1_U737 fmul_32ns_32ns_32_4_max_dsp_1_U898 fmul_32ns_32ns_32_4_max_dsp_1_U899 fmul_32ns_32ns_32_4_max_dsp_1_U900 fmul_32ns_32ns_32_4_max_dsp_1_U901 fadd_32ns_32ns_32_5_full_dsp_1_U641 fadd_32ns_32ns_32_5_full_dsp_1_U642 fadd_32ns_32ns_32_5_full_dsp_1_U698 fadd_32ns_32ns_32_4_no_dsp_1_U738 fmul_32ns_32ns_32_4_max_dsp_1_U902 fmul_32ns_32ns_32_4_max_dsp_1_U903 fmul_32ns_32ns_32_4_max_dsp_1_U904 fmul_32ns_32ns_32_4_max_dsp_1_U905 fadd_32ns_32ns_32_5_full_dsp_1_U643 fadd_32ns_32ns_32_5_full_dsp_1_U644 fadd_32ns_32ns_32_5_full_dsp_1_U695 fadd_32ns_32ns_32_4_no_dsp_1_U740 fmul_32ns_32ns_32_4_max_dsp_1_U906 fmul_32ns_32ns_32_4_max_dsp_1_U907 fmul_32ns_32ns_32_4_max_dsp_1_U908 fmul_32ns_32ns_32_4_max_dsp_1_U909 fadd_32ns_32ns_32_5_full_dsp_1_U645 fadd_32ns_32ns_32_5_full_dsp_1_U646 fadd_32ns_32ns_32_5_full_dsp_1_U696 fadd_32ns_32ns_32_4_no_dsp_1_U741 fmul_32ns_32ns_32_4_max_dsp_1_U910 fmul_32ns_32ns_32_4_max_dsp_1_U911 fmul_32ns_32ns_32_4_max_dsp_1_U912 fmul_32ns_32ns_32_4_max_dsp_1_U913 fadd_32ns_32ns_32_5_full_dsp_1_U647 fadd_32ns_32ns_32_5_full_dsp_1_U648 fadd_32ns_32ns_32_5_full_dsp_1_U697 fadd_32ns_32ns_32_4_no_dsp_1_U739 fmul_32ns_32ns_32_4_max_dsp_1_U914 fmul_32ns_32ns_32_4_max_dsp_1_U915 fmul_32ns_32ns_32_4_max_dsp_1_U916 fmul_32ns_32ns_32_4_max_dsp_1_U917 fadd_32ns_32ns_32_5_full_dsp_1_U649 fadd_32ns_32ns_32_5_full_dsp_1_U650 fadd_32ns_32ns_32_5_full_dsp_1_U698 fadd_32ns_32ns_32_4_no_dsp_1_U740</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_FT0_level1_Block_entry14_proc_U0</InstName>
                                            <ModuleName>compute_FT0_level1_Block_entry14_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4492</ID>
                                            <BindInstances>add_ln296_fu_18_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_tmp_FT0_2_U0</InstName>
                                            <ModuleName>write_tmp_FT0_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4498</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_tmp_FT0_2_Pipeline_VITIS_LOOP_1013_1_VITIS_LOOP_1014_2_fu_1066</InstName>
                                                    <ModuleName>write_tmp_FT0_2_Pipeline_VITIS_LOOP_1013_1_VITIS_LOOP_1014_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>1066</ID>
                                                    <BindInstances>add_ln1013_2_fu_1129_p2 add_ln1013_fu_1141_p2 add_ln1014_fu_2081_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_tmp_FT0_4_U0</InstName>
                                            <ModuleName>write_tmp_FT0_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4633</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_tmp_FT0_4_Pipeline_VITIS_LOOP_1013_1_VITIS_LOOP_1014_2_fu_1066</InstName>
                                                    <ModuleName>write_tmp_FT0_4_Pipeline_VITIS_LOOP_1013_1_VITIS_LOOP_1014_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>1066</ID>
                                                    <BindInstances>add_ln1013_1_fu_1129_p2 add_ln1013_fu_1141_p2 add_ln1014_fu_2081_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>tmp_1_0_0_val3_c_U tmp_1_0_0_val3_c12_U tmp_1_0_1_val5_c_U tmp_1_0_1_val5_c13_U tmp_1_0_2_val7_c_U tmp_1_0_2_val7_c14_U tmp_1_0_3_val9_c_U tmp_1_0_3_val9_c15_U tmp_1_0_4_val11_c_U tmp_1_0_4_val11_c16_U tmp_1_0_5_val13_c_U tmp_1_0_5_val13_c17_U tmp_1_0_6_val15_c_U tmp_1_0_6_val15_c18_U tmp_1_0_7_val17_c_U tmp_1_0_7_val17_c19_U tmp_1_0_8_val19_c_U tmp_1_0_8_val19_c20_U tmp_1_0_9_val21_c_U tmp_1_0_9_val21_c21_U tmp_1_0_10_val23_c_U tmp_1_0_10_val23_c22_U tmp_1_0_11_val25_c_U tmp_1_0_11_val25_c23_U tmp_1_0_12_val27_c_U tmp_1_0_12_val27_c24_U tmp_1_0_13_val29_c_U tmp_1_0_13_val29_c25_U tmp_1_0_14_val31_c_U tmp_1_0_14_val31_c26_U tmp_1_0_15_val33_c_U tmp_1_0_15_val33_c27_U tmp_1_0_16_val35_c_U tmp_1_0_16_val35_c28_U tmp_1_0_17_val37_c_U tmp_1_0_17_val37_c29_U tmp_1_0_18_val39_c_U tmp_1_0_18_val39_c30_U tmp_1_0_19_val41_c_U tmp_1_0_19_val41_c31_U tmp_1_0_20_val43_c_U tmp_1_0_20_val43_c32_U tmp_1_0_21_val45_c_U tmp_1_0_21_val45_c33_U tmp_1_0_22_val47_c_U tmp_1_0_22_val47_c34_U tmp_1_0_23_val49_c_U tmp_1_0_23_val49_c35_U tmp_1_0_24_val51_c_U tmp_1_0_24_val51_c36_U tmp_1_0_25_val53_c_U tmp_1_0_25_val53_c37_U tmp_1_0_26_val55_c_U tmp_1_0_26_val55_c38_U tmp_1_0_27_val57_c_U tmp_1_0_27_val57_c39_U tmp_1_0_28_val59_c_U tmp_1_0_28_val59_c40_U tmp_1_0_29_val61_c_U tmp_1_0_29_val61_c41_U tmp_1_0_30_val63_c_U tmp_1_0_30_val63_c42_U tmp_1_0_31_val65_c_U tmp_1_0_31_val65_c43_U tmp_1_1_0_val67_c_U tmp_1_1_0_val67_c44_U tmp_1_1_1_val69_c_U tmp_1_1_1_val69_c45_U tmp_1_1_2_val71_c_U tmp_1_1_2_val71_c46_U tmp_1_1_3_val73_c_U tmp_1_1_3_val73_c47_U tmp_1_1_4_val75_c_U tmp_1_1_4_val75_c48_U tmp_1_1_5_val77_c_U tmp_1_1_5_val77_c49_U tmp_1_1_6_val79_c_U tmp_1_1_6_val79_c50_U tmp_1_1_7_val81_c_U tmp_1_1_7_val81_c51_U tmp_1_1_8_val83_c_U tmp_1_1_8_val83_c52_U tmp_1_1_9_val85_c_U tmp_1_1_9_val85_c53_U tmp_1_1_10_val87_c_U tmp_1_1_10_val87_c54_U tmp_1_1_11_val89_c_U tmp_1_1_11_val89_c55_U tmp_1_1_12_val91_c_U tmp_1_1_12_val91_c56_U tmp_1_1_13_val93_c_U tmp_1_1_13_val93_c57_U tmp_1_1_14_val95_c_U tmp_1_1_14_val95_c58_U tmp_1_1_15_val97_c_U tmp_1_1_15_val97_c59_U tmp_1_1_16_val99_c_U tmp_1_1_16_val99_c60_U tmp_1_1_17_val101_c_U tmp_1_1_17_val101_c61_U tmp_1_1_18_val103_c_U tmp_1_1_18_val103_c62_U tmp_1_1_19_val105_c_U tmp_1_1_19_val105_c63_U tmp_1_1_20_val107_c_U tmp_1_1_20_val107_c64_U tmp_1_1_21_val109_c_U tmp_1_1_21_val109_c65_U tmp_1_1_22_val111_c_U tmp_1_1_22_val111_c66_U tmp_1_1_23_val113_c_U tmp_1_1_23_val113_c67_U tmp_1_1_24_val115_c_U tmp_1_1_24_val115_c68_U tmp_1_1_25_val117_c_U tmp_1_1_25_val117_c69_U tmp_1_1_26_val119_c_U tmp_1_1_26_val119_c70_U tmp_1_1_27_val121_c_U tmp_1_1_27_val121_c71_U tmp_1_1_28_val123_c_U tmp_1_1_28_val123_c72_U tmp_1_1_29_val125_c_U tmp_1_1_29_val125_c73_U tmp_1_1_30_val127_c_U tmp_1_1_30_val127_c74_U tmp_1_1_31_val129_c_U tmp_1_1_31_val129_c75_U tmp_1_2_0_val131_c_U tmp_1_2_0_val131_c76_U tmp_1_2_1_val133_c_U tmp_1_2_1_val133_c77_U tmp_1_2_2_val135_c_U tmp_1_2_2_val135_c78_U tmp_1_2_3_val137_c_U tmp_1_2_3_val137_c79_U tmp_1_2_4_val139_c_U tmp_1_2_4_val139_c80_U tmp_1_2_5_val141_c_U tmp_1_2_5_val141_c81_U tmp_1_2_6_val143_c_U tmp_1_2_6_val143_c82_U tmp_1_2_7_val145_c_U tmp_1_2_7_val145_c83_U tmp_1_2_8_val147_c_U tmp_1_2_8_val147_c84_U tmp_1_2_9_val149_c_U tmp_1_2_9_val149_c85_U tmp_1_2_10_val151_c_U tmp_1_2_10_val151_c86_U tmp_1_2_11_val153_c_U tmp_1_2_11_val153_c87_U tmp_1_2_12_val155_c_U tmp_1_2_12_val155_c88_U tmp_1_2_13_val157_c_U tmp_1_2_13_val157_c89_U tmp_1_2_14_val159_c_U tmp_1_2_14_val159_c90_U tmp_1_2_15_val161_c_U tmp_1_2_15_val161_c91_U tmp_1_2_16_val163_c_U tmp_1_2_16_val163_c92_U tmp_1_2_17_val165_c_U tmp_1_2_17_val165_c93_U tmp_1_2_18_val167_c_U tmp_1_2_18_val167_c94_U tmp_1_2_19_val169_c_U tmp_1_2_19_val169_c95_U tmp_1_2_20_val171_c_U tmp_1_2_20_val171_c96_U tmp_1_2_21_val173_c_U tmp_1_2_21_val173_c97_U tmp_1_2_22_val175_c_U tmp_1_2_22_val175_c98_U tmp_1_2_23_val177_c_U tmp_1_2_23_val177_c99_U tmp_1_2_24_val179_c_U tmp_1_2_24_val179_c100_U tmp_1_2_25_val181_c_U tmp_1_2_25_val181_c101_U tmp_1_2_26_val183_c_U tmp_1_2_26_val183_c102_U tmp_1_2_27_val185_c_U tmp_1_2_27_val185_c103_U tmp_1_2_28_val187_c_U tmp_1_2_28_val187_c104_U tmp_1_2_29_val189_c_U tmp_1_2_29_val189_c105_U tmp_1_2_30_val191_c_U tmp_1_2_30_val191_c106_U tmp_1_2_31_val193_c_U tmp_1_2_31_val193_c107_U tmp_1_3_0_val195_c_U tmp_1_3_0_val195_c108_U tmp_1_3_1_val197_c_U tmp_1_3_1_val197_c109_U tmp_1_3_2_val199_c_U tmp_1_3_2_val199_c110_U tmp_1_3_3_val201_c_U tmp_1_3_3_val201_c111_U tmp_1_3_4_val203_c_U tmp_1_3_4_val203_c112_U tmp_1_3_5_val205_c_U tmp_1_3_5_val205_c113_U tmp_1_3_6_val207_c_U tmp_1_3_6_val207_c114_U tmp_1_3_7_val209_c_U tmp_1_3_7_val209_c115_U tmp_1_3_8_val211_c_U tmp_1_3_8_val211_c116_U tmp_1_3_9_val213_c_U tmp_1_3_9_val213_c117_U tmp_1_3_10_val215_c_U tmp_1_3_10_val215_c118_U tmp_1_3_11_val217_c_U tmp_1_3_11_val217_c119_U tmp_1_3_12_val219_c_U tmp_1_3_12_val219_c120_U tmp_1_3_13_val221_c_U tmp_1_3_13_val221_c121_U tmp_1_3_14_val223_c_U tmp_1_3_14_val223_c122_U tmp_1_3_15_val225_c_U tmp_1_3_15_val225_c123_U tmp_1_3_16_val227_c_U tmp_1_3_16_val227_c124_U tmp_1_3_17_val229_c_U tmp_1_3_17_val229_c125_U tmp_1_3_18_val231_c_U tmp_1_3_18_val231_c126_U tmp_1_3_19_val233_c_U tmp_1_3_19_val233_c127_U tmp_1_3_20_val235_c_U tmp_1_3_20_val235_c128_U tmp_1_3_21_val237_c_U tmp_1_3_21_val237_c129_U tmp_1_3_22_val239_c_U tmp_1_3_22_val239_c130_U tmp_1_3_23_val241_c_U tmp_1_3_23_val241_c131_U tmp_1_3_24_val243_c_U tmp_1_3_24_val243_c132_U tmp_1_3_25_val245_c_U tmp_1_3_25_val245_c133_U tmp_1_3_26_val247_c_U tmp_1_3_26_val247_c134_U tmp_1_3_27_val249_c_U tmp_1_3_27_val249_c135_U tmp_1_3_28_val251_c_U tmp_1_3_28_val251_c136_U tmp_1_3_29_val253_c_U tmp_1_3_29_val253_c137_U tmp_1_3_30_val255_c_U tmp_1_3_30_val255_c138_U tmp_1_3_31_val257_c_U tmp_1_3_31_val257_c139_U add_ln296_loc_c_channel_U add_ln296_loc_c140_channel_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_tmp_FT0_fu_1916</InstName>
                                    <ModuleName>write_tmp_FT0</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1916</ID>
                                    <BindInstances>add_ln1013_3_fu_1129_p2 add_ln1013_fu_1141_p2 add_ln1014_fu_2081_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_tmp_FT0_fu_2050</InstName>
                                    <ModuleName>write_tmp_FT0</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2050</ID>
                                    <BindInstances>add_ln1013_3_fu_1129_p2 add_ln1013_fu_1141_p2 add_ln1014_fu_2081_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>j0_3_fu_3863_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>A_0_U A_0_1_U A_0_2_U A_0_3_U A_0_4_U A_0_5_U A_0_6_U A_0_7_U A_0_8_U A_0_9_U A_0_10_U A_0_11_U A_0_12_U A_0_13_U A_0_14_U A_0_15_U A_1_U A_1_1_U A_1_2_U A_1_3_U A_1_4_U A_1_5_U A_1_6_U A_1_7_U A_1_8_U A_1_9_U A_1_10_U A_1_11_U A_1_12_U A_1_13_U A_1_14_U A_1_15_U B_U B_1_U B_2_U B_3_U B_4_U B_5_U B_6_U B_7_U B_8_U B_9_U B_10_U B_11_U B_12_U B_13_U B_14_U B_15_U B_16_U B_17_U B_18_U B_19_U B_20_U B_21_U B_22_U B_23_U B_24_U B_25_U B_26_U B_27_U B_28_U B_29_U B_30_U B_31_U B_32_U B_33_U B_34_U B_35_U B_36_U B_37_U B_38_U B_39_U B_40_U B_41_U B_42_U B_43_U B_44_U B_45_U B_46_U B_47_U B_48_U B_49_U B_50_U B_51_U B_52_U B_53_U B_54_U B_55_U B_56_U B_57_U B_58_U B_59_U B_60_U B_61_U B_62_U B_63_U B_64_U B_65_U B_66_U B_67_U B_68_U B_69_U B_70_U B_71_U B_72_U B_73_U B_74_U B_75_U B_76_U B_77_U B_78_U B_79_U B_80_U B_81_U B_82_U B_83_U B_84_U B_85_U B_86_U B_87_U B_88_U B_89_U B_90_U B_91_U B_92_U B_93_U B_94_U B_95_U B_96_U B_97_U B_98_U B_99_U B_100_U B_101_U B_102_U B_103_U B_104_U B_105_U B_106_U B_107_U B_108_U B_109_U B_110_U B_111_U B_112_U B_113_U B_114_U B_115_U B_116_U B_117_U B_118_U B_119_U B_120_U B_121_U B_122_U B_123_U B_124_U B_125_U B_126_U B_127_U i0_3_fu_1175_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FT1_level0_U0</InstName>
                    <ModuleName>FT1_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>289</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_C_FT1_fu_1280</InstName>
                            <ModuleName>read_C_FT1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1280</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_C_FT1_Pipeline_VITIS_LOOP_724_1_VITIS_LOOP_725_2_fu_284</InstName>
                                    <ModuleName>read_C_FT1_Pipeline_VITIS_LOOP_724_1_VITIS_LOOP_725_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>284</ID>
                                    <BindInstances>add_ln724_1_fu_2084_p2 add_ln724_fu_2101_p2 add_ln725_fu_2633_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_FT1_level1_fu_1544</InstName>
                            <ModuleName>FT1_level1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1544</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_D_FT1_5_fu_3500</InstName>
                                    <ModuleName>read_D_FT1_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3500</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_read_D_FT1_5_Pipeline_VITIS_LOOP_800_1_VITIS_LOOP_801_2_fu_284</InstName>
                                            <ModuleName>read_D_FT1_5_Pipeline_VITIS_LOOP_800_1_VITIS_LOOP_801_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>284</ID>
                                            <BindInstances>add_ln800_1_fu_1310_p2 add_ln800_fu_1322_p2 add_ln801_fu_1366_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>grp_read_tmp_FT1_1_fu_3636</InstName>
                                    <ModuleName>read_tmp_FT1_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3636</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_read_tmp_FT1_1_Pipeline_VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3_fu_60</InstName>
                                            <ModuleName>read_tmp_FT1_1_Pipeline_VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>60</ID>
                                            <BindInstances>add_ln876_1_fu_883_p2 add_ln876_fu_936_p2 add_ln878_fu_975_p2 add_ln883_fu_1015_p2 add_ln884_fu_1035_p2 add_ln880_fu_1428_p2 add_ln878_1_fu_906_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_D_FT1_fu_3676</InstName>
                                    <ModuleName>write_D_FT1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3676</ID>
                                    <BindInstances>add_ln1091_2_fu_1129_p2 add_ln1091_fu_1141_p2 add_ln1092_fu_2081_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_FT1_level1_fu_3810</InstName>
                                    <ModuleName>compute_FT1_level1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3810</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc_U0</InstName>
                                            <ModuleName>entry_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3742</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_FT1_level1_Block_entry4_proc_U0</InstName>
                                            <ModuleName>compute_FT1_level1_Block_entry4_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4134</ID>
                                            <BindInstances>add_ln386_fu_18_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_FT1_level1_Block_entry49_proc_U0</InstName>
                                            <ModuleName>compute_FT1_level1_Block_entry49_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4140</ID>
                                            <BindInstances>add_ln390_fu_12_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>read_D_FT1_U0</InstName>
                                            <ModuleName>read_D_FT1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4145</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_read_D_FT1_Pipeline_VITIS_LOOP_800_1_VITIS_LOOP_801_2_fu_306</InstName>
                                                    <ModuleName>read_D_FT1_Pipeline_VITIS_LOOP_800_1_VITIS_LOOP_801_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>306</ID>
                                                    <BindInstances>add_ln800_1_fu_1310_p2 add_ln800_fu_1322_p2 add_ln801_fu_1366_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>read_tmp_FT1_U0</InstName>
                                            <ModuleName>read_tmp_FT1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4409</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_read_tmp_FT1_Pipeline_VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3_fu_86</InstName>
                                                    <ModuleName>read_tmp_FT1_Pipeline_VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>86</ID>
                                                    <BindInstances>add_ln876_1_fu_903_p2 add_ln876_fu_918_p2 add_ln878_fu_974_p2 empty_fu_1000_p2 sub_ln886_fu_1077_p2 add_ln883_fu_1086_p2 add_ln884_fu_1095_p2 add_ln886_fu_1105_p2 add_ln894_fu_1369_p2 add_ln902_fu_1487_p2 add_ln910_fu_1521_p2 add_ln880_fu_1395_p2 add_ln878_1_fu_1400_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>task2_intra_U0</InstName>
                                            <ModuleName>task2_intra</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4449</ID>
                                            <BindInstances>fmul_32ns_32ns_32_4_max_dsp_1_U3947 fmul_32ns_32ns_32_4_max_dsp_1_U3948 fmul_32ns_32ns_32_4_max_dsp_1_U3949 fmul_32ns_32ns_32_4_max_dsp_1_U3950 fmul_32ns_32ns_32_4_max_dsp_1_U3951 fmul_32ns_32ns_32_4_max_dsp_1_U3952 fmul_32ns_32ns_32_4_max_dsp_1_U3953 fmul_32ns_32ns_32_4_max_dsp_1_U3954 fmul_32ns_32ns_32_4_max_dsp_1_U3955 fmul_32ns_32ns_32_4_max_dsp_1_U3956 fmul_32ns_32ns_32_4_max_dsp_1_U3957 fmul_32ns_32ns_32_4_max_dsp_1_U3958 fmul_32ns_32ns_32_4_max_dsp_1_U3959 fmul_32ns_32ns_32_4_max_dsp_1_U3960 fmul_32ns_32ns_32_4_max_dsp_1_U3961 fmul_32ns_32ns_32_4_max_dsp_1_U3962 fmul_32ns_32ns_32_4_max_dsp_1_U3963 fmul_32ns_32ns_32_4_max_dsp_1_U3964 fmul_32ns_32ns_32_4_max_dsp_1_U3965 fmul_32ns_32ns_32_4_max_dsp_1_U3966 fmul_32ns_32ns_32_4_max_dsp_1_U3967 fmul_32ns_32ns_32_4_max_dsp_1_U3968 fmul_32ns_32ns_32_4_max_dsp_1_U3969 fmul_32ns_32ns_32_4_max_dsp_1_U3970 fmul_32ns_32ns_32_4_max_dsp_1_U3971 fmul_32ns_32ns_32_4_max_dsp_1_U3972 fmul_32ns_32ns_32_4_max_dsp_1_U3973 fmul_32ns_32ns_32_4_max_dsp_1_U3974 fmul_32ns_32ns_32_4_max_dsp_1_U3975 fmul_32ns_32ns_32_4_max_dsp_1_U3976 fmul_32ns_32ns_32_4_max_dsp_1_U3977 fmul_32ns_32ns_32_4_max_dsp_1_U3978 fmul_32ns_32ns_32_4_max_dsp_1_U3979 fmul_32ns_32ns_32_4_max_dsp_1_U3980 fmul_32ns_32ns_32_4_max_dsp_1_U3981 fmul_32ns_32ns_32_4_max_dsp_1_U3982 fmul_32ns_32ns_32_4_max_dsp_1_U3983 fmul_32ns_32ns_32_4_max_dsp_1_U3984 fmul_32ns_32ns_32_4_max_dsp_1_U3985 fmul_32ns_32ns_32_4_max_dsp_1_U3986 fmul_32ns_32ns_32_4_max_dsp_1_U3987 fmul_32ns_32ns_32_4_max_dsp_1_U3988 fmul_32ns_32ns_32_4_max_dsp_1_U3989 fmul_32ns_32ns_32_4_max_dsp_1_U3990 fmul_32ns_32ns_32_4_max_dsp_1_U3991 fmul_32ns_32ns_32_4_max_dsp_1_U3992 fmul_32ns_32ns_32_4_max_dsp_1_U3993 fmul_32ns_32ns_32_4_max_dsp_1_U3994 fmul_32ns_32ns_32_4_max_dsp_1_U3995 fmul_32ns_32ns_32_4_max_dsp_1_U3996 fmul_32ns_32ns_32_4_max_dsp_1_U3997 fmul_32ns_32ns_32_4_max_dsp_1_U3998 fmul_32ns_32ns_32_4_max_dsp_1_U3999 fmul_32ns_32ns_32_4_max_dsp_1_U4000 fmul_32ns_32ns_32_4_max_dsp_1_U4001 fmul_32ns_32ns_32_4_max_dsp_1_U4002 fmul_32ns_32ns_32_4_max_dsp_1_U4003 fmul_32ns_32ns_32_4_max_dsp_1_U4004 fmul_32ns_32ns_32_4_max_dsp_1_U4005 fmul_32ns_32ns_32_4_max_dsp_1_U4006 fmul_32ns_32ns_32_4_max_dsp_1_U4007 fmul_32ns_32ns_32_4_max_dsp_1_U4008 fmul_32ns_32ns_32_4_max_dsp_1_U4009 fmul_32ns_32ns_32_4_max_dsp_1_U4010 fmul_32ns_32ns_32_4_max_dsp_1_U4011 fmul_32ns_32ns_32_4_max_dsp_1_U4012 fmul_32ns_32ns_32_4_max_dsp_1_U4013 fmul_32ns_32ns_32_4_max_dsp_1_U4014 fmul_32ns_32ns_32_4_max_dsp_1_U4015 fmul_32ns_32ns_32_4_max_dsp_1_U4016 fmul_32ns_32ns_32_4_max_dsp_1_U4017 fmul_32ns_32ns_32_4_max_dsp_1_U4018 fmul_32ns_32ns_32_4_max_dsp_1_U4019 fmul_32ns_32ns_32_4_max_dsp_1_U4020 fmul_32ns_32ns_32_4_max_dsp_1_U4021 fmul_32ns_32ns_32_4_max_dsp_1_U4022 fmul_32ns_32ns_32_4_max_dsp_1_U4023 fmul_32ns_32ns_32_4_max_dsp_1_U4024 fmul_32ns_32ns_32_4_max_dsp_1_U4025 fmul_32ns_32ns_32_4_max_dsp_1_U4026 fmul_32ns_32ns_32_4_max_dsp_1_U4027 fmul_32ns_32ns_32_4_max_dsp_1_U4028 fmul_32ns_32ns_32_4_max_dsp_1_U4029 fmul_32ns_32ns_32_4_max_dsp_1_U4030 fmul_32ns_32ns_32_4_max_dsp_1_U4031 fmul_32ns_32ns_32_4_max_dsp_1_U4032 fmul_32ns_32ns_32_4_max_dsp_1_U4033 fmul_32ns_32ns_32_4_max_dsp_1_U4034 fmul_32ns_32ns_32_4_max_dsp_1_U4035 fmul_32ns_32ns_32_4_max_dsp_1_U4036 fmul_32ns_32ns_32_4_max_dsp_1_U4037 fmul_32ns_32ns_32_4_max_dsp_1_U4038 fmul_32ns_32ns_32_4_max_dsp_1_U4039 fmul_32ns_32ns_32_4_max_dsp_1_U4040 fmul_32ns_32ns_32_4_max_dsp_1_U4041 fmul_32ns_32ns_32_4_max_dsp_1_U4042 fmul_32ns_32ns_32_4_max_dsp_1_U4043 fmul_32ns_32ns_32_4_max_dsp_1_U4044 fmul_32ns_32ns_32_4_max_dsp_1_U4045 fmul_32ns_32ns_32_4_max_dsp_1_U4046 fmul_32ns_32ns_32_4_max_dsp_1_U4047 fmul_32ns_32ns_32_4_max_dsp_1_U4048 fmul_32ns_32ns_32_4_max_dsp_1_U4049 fmul_32ns_32ns_32_4_max_dsp_1_U4050 fmul_32ns_32ns_32_4_max_dsp_1_U4051 fmul_32ns_32ns_32_4_max_dsp_1_U4052 fmul_32ns_32ns_32_4_max_dsp_1_U4053 fmul_32ns_32ns_32_4_max_dsp_1_U4054 fmul_32ns_32ns_32_4_max_dsp_1_U4055 fmul_32ns_32ns_32_4_max_dsp_1_U4056 fmul_32ns_32ns_32_4_max_dsp_1_U4057 fmul_32ns_32ns_32_4_max_dsp_1_U4058 fmul_32ns_32ns_32_4_max_dsp_1_U4059 fmul_32ns_32ns_32_4_max_dsp_1_U4060 fmul_32ns_32ns_32_4_max_dsp_1_U4061 fmul_32ns_32ns_32_4_max_dsp_1_U4062 fmul_32ns_32ns_32_4_max_dsp_1_U4063 fmul_32ns_32ns_32_4_max_dsp_1_U4064 fmul_32ns_32ns_32_4_max_dsp_1_U4065 fmul_32ns_32ns_32_4_max_dsp_1_U4066 fmul_32ns_32ns_32_4_max_dsp_1_U4067 fmul_32ns_32ns_32_4_max_dsp_1_U4068 fmul_32ns_32ns_32_4_max_dsp_1_U4069 fmul_32ns_32ns_32_4_max_dsp_1_U4070 fmul_32ns_32ns_32_4_max_dsp_1_U4071 fmul_32ns_32ns_32_4_max_dsp_1_U4072 fmul_32ns_32ns_32_4_max_dsp_1_U4073 fmul_32ns_32ns_32_4_max_dsp_1_U4074</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_D_FT1_3_U0</InstName>
                                            <ModuleName>write_D_FT1_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4711</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_D_FT1_3_Pipeline_VITIS_LOOP_1091_1_VITIS_LOOP_1092_2_fu_1066</InstName>
                                                    <ModuleName>write_D_FT1_3_Pipeline_VITIS_LOOP_1091_1_VITIS_LOOP_1092_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>1066</ID>
                                                    <BindInstances>add_ln1091_1_fu_1129_p2 add_ln1091_fu_1141_p2 add_ln1092_fu_2081_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>task3_intra_U0</InstName>
                                            <ModuleName>task3_intra</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4846</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_task3_intra_Pipeline_VITIS_LOOP_509_1_fu_3002</InstName>
                                                    <ModuleName>task3_intra_Pipeline_VITIS_LOOP_509_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>3002</ID>
                                                    <BindInstances>add_ln509_fu_7074_p2 add_ln520_fu_7176_p2 fmul_32ns_32ns_32_4_max_dsp_1_U4375 fmul_32ns_32ns_32_4_max_dsp_1_U4376 fmul_32ns_32ns_32_4_max_dsp_1_U4377 fmul_32ns_32ns_32_4_max_dsp_1_U4378 fadd_32ns_32ns_32_5_full_dsp_1_U4204 fadd_32ns_32ns_32_5_full_dsp_1_U4205 fadd_32ns_32ns_32_5_full_dsp_1_U4289 fadd_32ns_32ns_32_4_no_dsp_1_U4332 fmul_32ns_32ns_32_4_max_dsp_1_U4379 fmul_32ns_32ns_32_4_max_dsp_1_U4380 fmul_32ns_32ns_32_4_max_dsp_1_U4381 fmul_32ns_32ns_32_4_max_dsp_1_U4382 fadd_32ns_32ns_32_5_full_dsp_1_U4206 fadd_32ns_32ns_32_5_full_dsp_1_U4207 fadd_32ns_32ns_32_5_full_dsp_1_U4290 fadd_32ns_32ns_32_4_no_dsp_1_U4333 fmul_32ns_32ns_32_4_max_dsp_1_U4383 fmul_32ns_32ns_32_4_max_dsp_1_U4384 fmul_32ns_32ns_32_4_max_dsp_1_U4385 fmul_32ns_32ns_32_4_max_dsp_1_U4386 fadd_32ns_32ns_32_5_full_dsp_1_U4208 fadd_32ns_32ns_32_5_full_dsp_1_U4209 fadd_32ns_32ns_32_5_full_dsp_1_U4291 fadd_32ns_32ns_32_4_no_dsp_1_U4334 fmul_32ns_32ns_32_4_max_dsp_1_U4387 fmul_32ns_32ns_32_4_max_dsp_1_U4388 fmul_32ns_32ns_32_4_max_dsp_1_U4389 fmul_32ns_32ns_32_4_max_dsp_1_U4390 fadd_32ns_32ns_32_5_full_dsp_1_U4210 fadd_32ns_32ns_32_5_full_dsp_1_U4211 fadd_32ns_32ns_32_5_full_dsp_1_U4292 fadd_32ns_32ns_32_4_no_dsp_1_U4335 fmul_32ns_32ns_32_4_max_dsp_1_U4391 fmul_32ns_32ns_32_4_max_dsp_1_U4392 fmul_32ns_32ns_32_4_max_dsp_1_U4393 fmul_32ns_32ns_32_4_max_dsp_1_U4394 fadd_32ns_32ns_32_5_full_dsp_1_U4212 fadd_32ns_32ns_32_5_full_dsp_1_U4213 fadd_32ns_32ns_32_5_full_dsp_1_U4293 fadd_32ns_32ns_32_4_no_dsp_1_U4336 fmul_32ns_32ns_32_4_max_dsp_1_U4395 fmul_32ns_32ns_32_4_max_dsp_1_U4396 fmul_32ns_32ns_32_4_max_dsp_1_U4397 fmul_32ns_32ns_32_4_max_dsp_1_U4398 fadd_32ns_32ns_32_5_full_dsp_1_U4214 fadd_32ns_32ns_32_5_full_dsp_1_U4215 fadd_32ns_32ns_32_5_full_dsp_1_U4294 fadd_32ns_32ns_32_4_no_dsp_1_U4337 fmul_32ns_32ns_32_4_max_dsp_1_U4399 fmul_32ns_32ns_32_4_max_dsp_1_U4400 fmul_32ns_32ns_32_4_max_dsp_1_U4401 fmul_32ns_32ns_32_4_max_dsp_1_U4402 fadd_32ns_32ns_32_5_full_dsp_1_U4216 fadd_32ns_32ns_32_5_full_dsp_1_U4217 fadd_32ns_32ns_32_5_full_dsp_1_U4295 fadd_32ns_32ns_32_4_no_dsp_1_U4338 fmul_32ns_32ns_32_4_max_dsp_1_U4403 fmul_32ns_32ns_32_4_max_dsp_1_U4404 fmul_32ns_32ns_32_4_max_dsp_1_U4405 fmul_32ns_32ns_32_4_max_dsp_1_U4406 fadd_32ns_32ns_32_5_full_dsp_1_U4218 fadd_32ns_32ns_32_5_full_dsp_1_U4219 fadd_32ns_32ns_32_5_full_dsp_1_U4296 fadd_32ns_32ns_32_4_no_dsp_1_U4339 fmul_32ns_32ns_32_4_max_dsp_1_U4407 fmul_32ns_32ns_32_4_max_dsp_1_U4408 fmul_32ns_32ns_32_4_max_dsp_1_U4409 fmul_32ns_32ns_32_4_max_dsp_1_U4410 fadd_32ns_32ns_32_5_full_dsp_1_U4220 fadd_32ns_32ns_32_5_full_dsp_1_U4221 fadd_32ns_32ns_32_5_full_dsp_1_U4297 fadd_32ns_32ns_32_4_no_dsp_1_U4340 fmul_32ns_32ns_32_4_max_dsp_1_U4411 fmul_32ns_32ns_32_4_max_dsp_1_U4412 fmul_32ns_32ns_32_4_max_dsp_1_U4413 fmul_32ns_32ns_32_4_max_dsp_1_U4414 fadd_32ns_32ns_32_5_full_dsp_1_U4222 fadd_32ns_32ns_32_5_full_dsp_1_U4223 fadd_32ns_32ns_32_5_full_dsp_1_U4298 fadd_32ns_32ns_32_4_no_dsp_1_U4341 fmul_32ns_32ns_32_4_max_dsp_1_U4415 fmul_32ns_32ns_32_4_max_dsp_1_U4416 fmul_32ns_32ns_32_4_max_dsp_1_U4417 fmul_32ns_32ns_32_4_max_dsp_1_U4418 fadd_32ns_32ns_32_5_full_dsp_1_U4224 fadd_32ns_32ns_32_5_full_dsp_1_U4225 fadd_32ns_32ns_32_5_full_dsp_1_U4299 fadd_32ns_32ns_32_4_no_dsp_1_U4342 fmul_32ns_32ns_32_4_max_dsp_1_U4419 fmul_32ns_32ns_32_4_max_dsp_1_U4420 fmul_32ns_32ns_32_4_max_dsp_1_U4421 fmul_32ns_32ns_32_4_max_dsp_1_U4422 fadd_32ns_32ns_32_5_full_dsp_1_U4226 fadd_32ns_32ns_32_5_full_dsp_1_U4227 fadd_32ns_32ns_32_5_full_dsp_1_U4300 fadd_32ns_32ns_32_4_no_dsp_1_U4343 fmul_32ns_32ns_32_4_max_dsp_1_U4423 fmul_32ns_32ns_32_4_max_dsp_1_U4424 fmul_32ns_32ns_32_4_max_dsp_1_U4425 fmul_32ns_32ns_32_4_max_dsp_1_U4426 fadd_32ns_32ns_32_5_full_dsp_1_U4228 fadd_32ns_32ns_32_5_full_dsp_1_U4229 fadd_32ns_32ns_32_5_full_dsp_1_U4301 fadd_32ns_32ns_32_4_no_dsp_1_U4344 fmul_32ns_32ns_32_4_max_dsp_1_U4427 fmul_32ns_32ns_32_4_max_dsp_1_U4428 fmul_32ns_32ns_32_4_max_dsp_1_U4429 fmul_32ns_32ns_32_4_max_dsp_1_U4430 fadd_32ns_32ns_32_5_full_dsp_1_U4230 fadd_32ns_32ns_32_5_full_dsp_1_U4231 fadd_32ns_32ns_32_5_full_dsp_1_U4302 fadd_32ns_32ns_32_4_no_dsp_1_U4345 fmul_32ns_32ns_32_4_max_dsp_1_U4431 fmul_32ns_32ns_32_4_max_dsp_1_U4432 fmul_32ns_32ns_32_4_max_dsp_1_U4433 fmul_32ns_32ns_32_4_max_dsp_1_U4434 fadd_32ns_32ns_32_5_full_dsp_1_U4232 fadd_32ns_32ns_32_5_full_dsp_1_U4233 fadd_32ns_32ns_32_5_full_dsp_1_U4303 fadd_32ns_32ns_32_4_no_dsp_1_U4346 fmul_32ns_32ns_32_4_max_dsp_1_U4435 fmul_32ns_32ns_32_4_max_dsp_1_U4436 fmul_32ns_32ns_32_4_max_dsp_1_U4437 fmul_32ns_32ns_32_4_max_dsp_1_U4438 fadd_32ns_32ns_32_5_full_dsp_1_U4234 fadd_32ns_32ns_32_5_full_dsp_1_U4235 fadd_32ns_32ns_32_5_full_dsp_1_U4304 fadd_32ns_32ns_32_4_no_dsp_1_U4347 fmul_32ns_32ns_32_4_max_dsp_1_U4439 fmul_32ns_32ns_32_4_max_dsp_1_U4440 fmul_32ns_32ns_32_4_max_dsp_1_U4441 fmul_32ns_32ns_32_4_max_dsp_1_U4442 fadd_32ns_32ns_32_5_full_dsp_1_U4236 fadd_32ns_32ns_32_5_full_dsp_1_U4237 fadd_32ns_32ns_32_5_full_dsp_1_U4305 fadd_32ns_32ns_32_4_no_dsp_1_U4348 fmul_32ns_32ns_32_4_max_dsp_1_U4443 fmul_32ns_32ns_32_4_max_dsp_1_U4444 fmul_32ns_32ns_32_4_max_dsp_1_U4445 fmul_32ns_32ns_32_4_max_dsp_1_U4446 fadd_32ns_32ns_32_5_full_dsp_1_U4238 fadd_32ns_32ns_32_5_full_dsp_1_U4239 fadd_32ns_32ns_32_5_full_dsp_1_U4306 fadd_32ns_32ns_32_4_no_dsp_1_U4349 fmul_32ns_32ns_32_4_max_dsp_1_U4447 fmul_32ns_32ns_32_4_max_dsp_1_U4448 fmul_32ns_32ns_32_4_max_dsp_1_U4449 fmul_32ns_32ns_32_4_max_dsp_1_U4450 fadd_32ns_32ns_32_5_full_dsp_1_U4240 fadd_32ns_32ns_32_5_full_dsp_1_U4241 fadd_32ns_32ns_32_5_full_dsp_1_U4307 fadd_32ns_32ns_32_4_no_dsp_1_U4350 fmul_32ns_32ns_32_4_max_dsp_1_U4451 fmul_32ns_32ns_32_4_max_dsp_1_U4452 fmul_32ns_32ns_32_4_max_dsp_1_U4453 fmul_32ns_32ns_32_4_max_dsp_1_U4454 fadd_32ns_32ns_32_5_full_dsp_1_U4242 fadd_32ns_32ns_32_5_full_dsp_1_U4243 fadd_32ns_32ns_32_5_full_dsp_1_U4308 fadd_32ns_32ns_32_4_no_dsp_1_U4351 fmul_32ns_32ns_32_4_max_dsp_1_U4455 fmul_32ns_32ns_32_4_max_dsp_1_U4456 fmul_32ns_32ns_32_4_max_dsp_1_U4457 fmul_32ns_32ns_32_4_max_dsp_1_U4458 fadd_32ns_32ns_32_5_full_dsp_1_U4244 fadd_32ns_32ns_32_5_full_dsp_1_U4245 fadd_32ns_32ns_32_5_full_dsp_1_U4309 fadd_32ns_32ns_32_4_no_dsp_1_U4352 fmul_32ns_32ns_32_4_max_dsp_1_U4459 fmul_32ns_32ns_32_4_max_dsp_1_U4460 fmul_32ns_32ns_32_4_max_dsp_1_U4461 fmul_32ns_32ns_32_4_max_dsp_1_U4462 fadd_32ns_32ns_32_5_full_dsp_1_U4246 fadd_32ns_32ns_32_5_full_dsp_1_U4247 fadd_32ns_32ns_32_5_full_dsp_1_U4310 fadd_32ns_32ns_32_4_no_dsp_1_U4353 fmul_32ns_32ns_32_4_max_dsp_1_U4463 fmul_32ns_32ns_32_4_max_dsp_1_U4464 fmul_32ns_32ns_32_4_max_dsp_1_U4465 fmul_32ns_32ns_32_4_max_dsp_1_U4466 fadd_32ns_32ns_32_5_full_dsp_1_U4248 fadd_32ns_32ns_32_5_full_dsp_1_U4249 fadd_32ns_32ns_32_5_full_dsp_1_U4311 fadd_32ns_32ns_32_4_no_dsp_1_U4354 fmul_32ns_32ns_32_4_max_dsp_1_U4467 fmul_32ns_32ns_32_4_max_dsp_1_U4468 fmul_32ns_32ns_32_4_max_dsp_1_U4469 fmul_32ns_32ns_32_4_max_dsp_1_U4470 fadd_32ns_32ns_32_5_full_dsp_1_U4250 fadd_32ns_32ns_32_5_full_dsp_1_U4251 fadd_32ns_32ns_32_5_full_dsp_1_U4312 fadd_32ns_32ns_32_4_no_dsp_1_U4355 fmul_32ns_32ns_32_4_max_dsp_1_U4471 fmul_32ns_32ns_32_4_max_dsp_1_U4472 fmul_32ns_32ns_32_4_max_dsp_1_U4473 fmul_32ns_32ns_32_4_max_dsp_1_U4474 fadd_32ns_32ns_32_5_full_dsp_1_U4252 fadd_32ns_32ns_32_5_full_dsp_1_U4253 fadd_32ns_32ns_32_5_full_dsp_1_U4313 fadd_32ns_32ns_32_4_no_dsp_1_U4356 fmul_32ns_32ns_32_4_max_dsp_1_U4475 fmul_32ns_32ns_32_4_max_dsp_1_U4476 fmul_32ns_32ns_32_4_max_dsp_1_U4477 fmul_32ns_32ns_32_4_max_dsp_1_U4478 fadd_32ns_32ns_32_5_full_dsp_1_U4254 fadd_32ns_32ns_32_5_full_dsp_1_U4255 fadd_32ns_32ns_32_5_full_dsp_1_U4314 fadd_32ns_32ns_32_4_no_dsp_1_U4357 fmul_32ns_32ns_32_4_max_dsp_1_U4479 fmul_32ns_32ns_32_4_max_dsp_1_U4480 fmul_32ns_32ns_32_4_max_dsp_1_U4481 fmul_32ns_32ns_32_4_max_dsp_1_U4482 fadd_32ns_32ns_32_5_full_dsp_1_U4256 fadd_32ns_32ns_32_5_full_dsp_1_U4257 fadd_32ns_32ns_32_5_full_dsp_1_U4315 fadd_32ns_32ns_32_4_no_dsp_1_U4358 fmul_32ns_32ns_32_4_max_dsp_1_U4483 fmul_32ns_32ns_32_4_max_dsp_1_U4484 fmul_32ns_32ns_32_4_max_dsp_1_U4485 fmul_32ns_32ns_32_4_max_dsp_1_U4486 fadd_32ns_32ns_32_5_full_dsp_1_U4258 fadd_32ns_32ns_32_5_full_dsp_1_U4259 fadd_32ns_32ns_32_5_full_dsp_1_U4316 fadd_32ns_32ns_32_4_no_dsp_1_U4359 fmul_32ns_32ns_32_4_max_dsp_1_U4487 fmul_32ns_32ns_32_4_max_dsp_1_U4488 fmul_32ns_32ns_32_4_max_dsp_1_U4489 fmul_32ns_32ns_32_4_max_dsp_1_U4490 fadd_32ns_32ns_32_5_full_dsp_1_U4260 fadd_32ns_32ns_32_5_full_dsp_1_U4261 fadd_32ns_32ns_32_5_full_dsp_1_U4317 fadd_32ns_32ns_32_4_no_dsp_1_U4360 fmul_32ns_32ns_32_4_max_dsp_1_U4491 fmul_32ns_32ns_32_4_max_dsp_1_U4492 fmul_32ns_32ns_32_4_max_dsp_1_U4493 fmul_32ns_32ns_32_4_max_dsp_1_U4494 fadd_32ns_32ns_32_5_full_dsp_1_U4262 fadd_32ns_32ns_32_5_full_dsp_1_U4263 fadd_32ns_32ns_32_5_full_dsp_1_U4318 fadd_32ns_32ns_32_4_no_dsp_1_U4361 fmul_32ns_32ns_32_4_max_dsp_1_U4495 fmul_32ns_32ns_32_4_max_dsp_1_U4496 fmul_32ns_32ns_32_4_max_dsp_1_U4497 fmul_32ns_32ns_32_4_max_dsp_1_U4498 fadd_32ns_32ns_32_5_full_dsp_1_U4264 fadd_32ns_32ns_32_5_full_dsp_1_U4265 fadd_32ns_32ns_32_5_full_dsp_1_U4319 fadd_32ns_32ns_32_4_no_dsp_1_U4362 fmul_32ns_32ns_32_4_max_dsp_1_U4499 fmul_32ns_32ns_32_4_max_dsp_1_U4500 fmul_32ns_32ns_32_4_max_dsp_1_U4501 fmul_32ns_32ns_32_4_max_dsp_1_U4502 fadd_32ns_32ns_32_5_full_dsp_1_U4266 fadd_32ns_32ns_32_5_full_dsp_1_U4267 fadd_32ns_32ns_32_5_full_dsp_1_U4320 fadd_32ns_32ns_32_4_no_dsp_1_U4363 fmul_32ns_32ns_32_4_max_dsp_1_U4503 fmul_32ns_32ns_32_4_max_dsp_1_U4504 fmul_32ns_32ns_32_4_max_dsp_1_U4505 fmul_32ns_32ns_32_4_max_dsp_1_U4506 fadd_32ns_32ns_32_5_full_dsp_1_U4268 fadd_32ns_32ns_32_5_full_dsp_1_U4269 fadd_32ns_32ns_32_5_full_dsp_1_U4321 fadd_32ns_32ns_32_4_no_dsp_1_U4364 fmul_32ns_32ns_32_4_max_dsp_1_U4507 fmul_32ns_32ns_32_4_max_dsp_1_U4508 fmul_32ns_32ns_32_4_max_dsp_1_U4509 fmul_32ns_32ns_32_4_max_dsp_1_U4510 fadd_32ns_32ns_32_5_full_dsp_1_U4270 fadd_32ns_32ns_32_5_full_dsp_1_U4271 fadd_32ns_32ns_32_5_full_dsp_1_U4322 fadd_32ns_32ns_32_4_no_dsp_1_U4365 fmul_32ns_32ns_32_4_max_dsp_1_U4511 fmul_32ns_32ns_32_4_max_dsp_1_U4512 fmul_32ns_32ns_32_4_max_dsp_1_U4513 fmul_32ns_32ns_32_4_max_dsp_1_U4514 fadd_32ns_32ns_32_5_full_dsp_1_U4272 fadd_32ns_32ns_32_5_full_dsp_1_U4273 fadd_32ns_32ns_32_5_full_dsp_1_U4323 fadd_32ns_32ns_32_4_no_dsp_1_U4366 fmul_32ns_32ns_32_4_max_dsp_1_U4515 fmul_32ns_32ns_32_4_max_dsp_1_U4516 fmul_32ns_32ns_32_4_max_dsp_1_U4517 fmul_32ns_32ns_32_4_max_dsp_1_U4518 fadd_32ns_32ns_32_5_full_dsp_1_U4274 fadd_32ns_32ns_32_5_full_dsp_1_U4275 fadd_32ns_32ns_32_5_full_dsp_1_U4324 fadd_32ns_32ns_32_4_no_dsp_1_U4367 fmul_32ns_32ns_32_4_max_dsp_1_U4519 fmul_32ns_32ns_32_4_max_dsp_1_U4520 fmul_32ns_32ns_32_4_max_dsp_1_U4521 fmul_32ns_32ns_32_4_max_dsp_1_U4522 fadd_32ns_32ns_32_5_full_dsp_1_U4276 fadd_32ns_32ns_32_5_full_dsp_1_U4277 fadd_32ns_32ns_32_5_full_dsp_1_U4325 fadd_32ns_32ns_32_4_no_dsp_1_U4368 fmul_32ns_32ns_32_4_max_dsp_1_U4523 fmul_32ns_32ns_32_4_max_dsp_1_U4524 fmul_32ns_32ns_32_4_max_dsp_1_U4525 fmul_32ns_32ns_32_4_max_dsp_1_U4526 fadd_32ns_32ns_32_5_full_dsp_1_U4278 fadd_32ns_32ns_32_5_full_dsp_1_U4279 fadd_32ns_32ns_32_5_full_dsp_1_U4326 fadd_32ns_32ns_32_4_no_dsp_1_U4369 fmul_32ns_32ns_32_4_max_dsp_1_U4527 fmul_32ns_32ns_32_4_max_dsp_1_U4528 fmul_32ns_32ns_32_4_max_dsp_1_U4529 fmul_32ns_32ns_32_4_max_dsp_1_U4530 fadd_32ns_32ns_32_5_full_dsp_1_U4280 fadd_32ns_32ns_32_5_full_dsp_1_U4281 fadd_32ns_32ns_32_5_full_dsp_1_U4327 fadd_32ns_32ns_32_4_no_dsp_1_U4370 fmul_32ns_32ns_32_4_max_dsp_1_U4531 fmul_32ns_32ns_32_4_max_dsp_1_U4532 fmul_32ns_32ns_32_4_max_dsp_1_U4533 fmul_32ns_32ns_32_4_max_dsp_1_U4534 fadd_32ns_32ns_32_5_full_dsp_1_U4282 fadd_32ns_32ns_32_5_full_dsp_1_U4283 fadd_32ns_32ns_32_5_full_dsp_1_U4328 fadd_32ns_32ns_32_4_no_dsp_1_U4371 fmul_32ns_32ns_32_4_max_dsp_1_U4535 fmul_32ns_32ns_32_4_max_dsp_1_U4536 fmul_32ns_32ns_32_4_max_dsp_1_U4537 fmul_32ns_32ns_32_4_max_dsp_1_U4538 fadd_32ns_32ns_32_5_full_dsp_1_U4284 fadd_32ns_32ns_32_5_full_dsp_1_U4285 fadd_32ns_32ns_32_5_full_dsp_1_U4329 fadd_32ns_32ns_32_4_no_dsp_1_U4372 fmul_32ns_32ns_32_4_max_dsp_1_U4539 fmul_32ns_32ns_32_4_max_dsp_1_U4540 fmul_32ns_32ns_32_4_max_dsp_1_U4541 fmul_32ns_32ns_32_4_max_dsp_1_U4542 fadd_32ns_32ns_32_5_full_dsp_1_U4286 fadd_32ns_32ns_32_5_full_dsp_1_U4287 fadd_32ns_32ns_32_5_full_dsp_1_U4330 fadd_32ns_32ns_32_4_no_dsp_1_U4373 fmul_32ns_32ns_32_4_max_dsp_1_U4543 fmul_32ns_32ns_32_4_max_dsp_1_U4544 fmul_32ns_32ns_32_4_max_dsp_1_U4545 fmul_32ns_32ns_32_4_max_dsp_1_U4375 fadd_32ns_32ns_32_5_full_dsp_1_U4288 fadd_32ns_32ns_32_5_full_dsp_1_U4204 fadd_32ns_32ns_32_5_full_dsp_1_U4289 fadd_32ns_32ns_32_4_no_dsp_1_U4332 fmul_32ns_32ns_32_4_max_dsp_1_U4376 fmul_32ns_32ns_32_4_max_dsp_1_U4377 fmul_32ns_32ns_32_4_max_dsp_1_U4378 fmul_32ns_32ns_32_4_max_dsp_1_U4379 fadd_32ns_32ns_32_5_full_dsp_1_U4205 fadd_32ns_32ns_32_5_full_dsp_1_U4206 fadd_32ns_32ns_32_5_full_dsp_1_U4290 fadd_32ns_32ns_32_4_no_dsp_1_U4333 fmul_32ns_32ns_32_4_max_dsp_1_U4380 fmul_32ns_32ns_32_4_max_dsp_1_U4381 fmul_32ns_32ns_32_4_max_dsp_1_U4382 fmul_32ns_32ns_32_4_max_dsp_1_U4383 fadd_32ns_32ns_32_5_full_dsp_1_U4207 fadd_32ns_32ns_32_5_full_dsp_1_U4208 fadd_32ns_32ns_32_5_full_dsp_1_U4291 fadd_32ns_32ns_32_4_no_dsp_1_U4334 fmul_32ns_32ns_32_4_max_dsp_1_U4384 fmul_32ns_32ns_32_4_max_dsp_1_U4385 fmul_32ns_32ns_32_4_max_dsp_1_U4386 fmul_32ns_32ns_32_4_max_dsp_1_U4387 fadd_32ns_32ns_32_5_full_dsp_1_U4209 fadd_32ns_32ns_32_5_full_dsp_1_U4210 fadd_32ns_32ns_32_5_full_dsp_1_U4292 fadd_32ns_32ns_32_4_no_dsp_1_U4335 fmul_32ns_32ns_32_4_max_dsp_1_U4388 fmul_32ns_32ns_32_4_max_dsp_1_U4389 fmul_32ns_32ns_32_4_max_dsp_1_U4390 fmul_32ns_32ns_32_4_max_dsp_1_U4391 fadd_32ns_32ns_32_5_full_dsp_1_U4211 fadd_32ns_32ns_32_5_full_dsp_1_U4212 fadd_32ns_32ns_32_5_full_dsp_1_U4293 fadd_32ns_32ns_32_4_no_dsp_1_U4336 fmul_32ns_32ns_32_4_max_dsp_1_U4392 fmul_32ns_32ns_32_4_max_dsp_1_U4393 fmul_32ns_32ns_32_4_max_dsp_1_U4394 fmul_32ns_32ns_32_4_max_dsp_1_U4395 fadd_32ns_32ns_32_5_full_dsp_1_U4213 fadd_32ns_32ns_32_5_full_dsp_1_U4214 fadd_32ns_32ns_32_5_full_dsp_1_U4294 fadd_32ns_32ns_32_4_no_dsp_1_U4337 fmul_32ns_32ns_32_4_max_dsp_1_U4396 fmul_32ns_32ns_32_4_max_dsp_1_U4397 fmul_32ns_32ns_32_4_max_dsp_1_U4398 fmul_32ns_32ns_32_4_max_dsp_1_U4399 fadd_32ns_32ns_32_5_full_dsp_1_U4215 fadd_32ns_32ns_32_5_full_dsp_1_U4216 fadd_32ns_32ns_32_5_full_dsp_1_U4295 fadd_32ns_32ns_32_4_no_dsp_1_U4338 fmul_32ns_32ns_32_4_max_dsp_1_U4400 fmul_32ns_32ns_32_4_max_dsp_1_U4401 fmul_32ns_32ns_32_4_max_dsp_1_U4402 fmul_32ns_32ns_32_4_max_dsp_1_U4403 fadd_32ns_32ns_32_5_full_dsp_1_U4217 fadd_32ns_32ns_32_5_full_dsp_1_U4218 fadd_32ns_32ns_32_5_full_dsp_1_U4296 fadd_32ns_32ns_32_4_no_dsp_1_U4339 fmul_32ns_32ns_32_4_max_dsp_1_U4404 fmul_32ns_32ns_32_4_max_dsp_1_U4405 fmul_32ns_32ns_32_4_max_dsp_1_U4406 fmul_32ns_32ns_32_4_max_dsp_1_U4407 fadd_32ns_32ns_32_5_full_dsp_1_U4219 fadd_32ns_32ns_32_5_full_dsp_1_U4220 fadd_32ns_32ns_32_5_full_dsp_1_U4297 fadd_32ns_32ns_32_4_no_dsp_1_U4340 fmul_32ns_32ns_32_4_max_dsp_1_U4408 fmul_32ns_32ns_32_4_max_dsp_1_U4409 fmul_32ns_32ns_32_4_max_dsp_1_U4410 fmul_32ns_32ns_32_4_max_dsp_1_U4411 fadd_32ns_32ns_32_5_full_dsp_1_U4221 fadd_32ns_32ns_32_5_full_dsp_1_U4222 fadd_32ns_32ns_32_5_full_dsp_1_U4298 fadd_32ns_32ns_32_4_no_dsp_1_U4341 fmul_32ns_32ns_32_4_max_dsp_1_U4412 fmul_32ns_32ns_32_4_max_dsp_1_U4413 fmul_32ns_32ns_32_4_max_dsp_1_U4414 fmul_32ns_32ns_32_4_max_dsp_1_U4415 fadd_32ns_32ns_32_5_full_dsp_1_U4223 fadd_32ns_32ns_32_5_full_dsp_1_U4224 fadd_32ns_32ns_32_5_full_dsp_1_U4299 fadd_32ns_32ns_32_4_no_dsp_1_U4342 fmul_32ns_32ns_32_4_max_dsp_1_U4416 fmul_32ns_32ns_32_4_max_dsp_1_U4417 fmul_32ns_32ns_32_4_max_dsp_1_U4418 fmul_32ns_32ns_32_4_max_dsp_1_U4419 fadd_32ns_32ns_32_5_full_dsp_1_U4225 fadd_32ns_32ns_32_5_full_dsp_1_U4226 fadd_32ns_32ns_32_5_full_dsp_1_U4300 fadd_32ns_32ns_32_4_no_dsp_1_U4343 fmul_32ns_32ns_32_4_max_dsp_1_U4420 fmul_32ns_32ns_32_4_max_dsp_1_U4421 fmul_32ns_32ns_32_4_max_dsp_1_U4422 fmul_32ns_32ns_32_4_max_dsp_1_U4423 fadd_32ns_32ns_32_5_full_dsp_1_U4227 fadd_32ns_32ns_32_5_full_dsp_1_U4228 fadd_32ns_32ns_32_5_full_dsp_1_U4301 fadd_32ns_32ns_32_4_no_dsp_1_U4344 fmul_32ns_32ns_32_4_max_dsp_1_U4424 fmul_32ns_32ns_32_4_max_dsp_1_U4425 fmul_32ns_32ns_32_4_max_dsp_1_U4426 fmul_32ns_32ns_32_4_max_dsp_1_U4427 fadd_32ns_32ns_32_5_full_dsp_1_U4229 fadd_32ns_32ns_32_5_full_dsp_1_U4230 fadd_32ns_32ns_32_5_full_dsp_1_U4302 fadd_32ns_32ns_32_4_no_dsp_1_U4345 fmul_32ns_32ns_32_4_max_dsp_1_U4428 fmul_32ns_32ns_32_4_max_dsp_1_U4429 fmul_32ns_32ns_32_4_max_dsp_1_U4430 fmul_32ns_32ns_32_4_max_dsp_1_U4431 fadd_32ns_32ns_32_5_full_dsp_1_U4231 fadd_32ns_32ns_32_5_full_dsp_1_U4232 fadd_32ns_32ns_32_5_full_dsp_1_U4303 fadd_32ns_32ns_32_4_no_dsp_1_U4346 fmul_32ns_32ns_32_4_max_dsp_1_U4432 fmul_32ns_32ns_32_4_max_dsp_1_U4433 fmul_32ns_32ns_32_4_max_dsp_1_U4434 fmul_32ns_32ns_32_4_max_dsp_1_U4435 fadd_32ns_32ns_32_5_full_dsp_1_U4233 fadd_32ns_32ns_32_5_full_dsp_1_U4234 fadd_32ns_32ns_32_5_full_dsp_1_U4304 fadd_32ns_32ns_32_4_no_dsp_1_U4347 fmul_32ns_32ns_32_4_max_dsp_1_U4436 fmul_32ns_32ns_32_4_max_dsp_1_U4437 fmul_32ns_32ns_32_4_max_dsp_1_U4438 fmul_32ns_32ns_32_4_max_dsp_1_U4439 fadd_32ns_32ns_32_5_full_dsp_1_U4235 fadd_32ns_32ns_32_5_full_dsp_1_U4236 fadd_32ns_32ns_32_5_full_dsp_1_U4305 fadd_32ns_32ns_32_4_no_dsp_1_U4348 fmul_32ns_32ns_32_4_max_dsp_1_U4440 fmul_32ns_32ns_32_4_max_dsp_1_U4441 fmul_32ns_32ns_32_4_max_dsp_1_U4442 fmul_32ns_32ns_32_4_max_dsp_1_U4443 fadd_32ns_32ns_32_5_full_dsp_1_U4237 fadd_32ns_32ns_32_5_full_dsp_1_U4238 fadd_32ns_32ns_32_5_full_dsp_1_U4306 fadd_32ns_32ns_32_4_no_dsp_1_U4349 fmul_32ns_32ns_32_4_max_dsp_1_U4444 fmul_32ns_32ns_32_4_max_dsp_1_U4445 fmul_32ns_32ns_32_4_max_dsp_1_U4446 fmul_32ns_32ns_32_4_max_dsp_1_U4447 fadd_32ns_32ns_32_5_full_dsp_1_U4239 fadd_32ns_32ns_32_5_full_dsp_1_U4240 fadd_32ns_32ns_32_5_full_dsp_1_U4307 fadd_32ns_32ns_32_4_no_dsp_1_U4350 fmul_32ns_32ns_32_4_max_dsp_1_U4448 fmul_32ns_32ns_32_4_max_dsp_1_U4449 fmul_32ns_32ns_32_4_max_dsp_1_U4450 fmul_32ns_32ns_32_4_max_dsp_1_U4451 fadd_32ns_32ns_32_5_full_dsp_1_U4241 fadd_32ns_32ns_32_5_full_dsp_1_U4242 fadd_32ns_32ns_32_5_full_dsp_1_U4308 fadd_32ns_32ns_32_4_no_dsp_1_U4351 fmul_32ns_32ns_32_4_max_dsp_1_U4452 fmul_32ns_32ns_32_4_max_dsp_1_U4453 fmul_32ns_32ns_32_4_max_dsp_1_U4454 fmul_32ns_32ns_32_4_max_dsp_1_U4455 fadd_32ns_32ns_32_5_full_dsp_1_U4243 fadd_32ns_32ns_32_5_full_dsp_1_U4244 fadd_32ns_32ns_32_5_full_dsp_1_U4309 fadd_32ns_32ns_32_4_no_dsp_1_U4352 fmul_32ns_32ns_32_4_max_dsp_1_U4456 fmul_32ns_32ns_32_4_max_dsp_1_U4457 fmul_32ns_32ns_32_4_max_dsp_1_U4458 fmul_32ns_32ns_32_4_max_dsp_1_U4459 fadd_32ns_32ns_32_5_full_dsp_1_U4245 fadd_32ns_32ns_32_5_full_dsp_1_U4246 fadd_32ns_32ns_32_5_full_dsp_1_U4310 fadd_32ns_32ns_32_4_no_dsp_1_U4353 fmul_32ns_32ns_32_4_max_dsp_1_U4460 fmul_32ns_32ns_32_4_max_dsp_1_U4461 fmul_32ns_32ns_32_4_max_dsp_1_U4462 fmul_32ns_32ns_32_4_max_dsp_1_U4463 fadd_32ns_32ns_32_5_full_dsp_1_U4247 fadd_32ns_32ns_32_5_full_dsp_1_U4248 fadd_32ns_32ns_32_5_full_dsp_1_U4311 fadd_32ns_32ns_32_4_no_dsp_1_U4354 fmul_32ns_32ns_32_4_max_dsp_1_U4464 fmul_32ns_32ns_32_4_max_dsp_1_U4465 fmul_32ns_32ns_32_4_max_dsp_1_U4466 fmul_32ns_32ns_32_4_max_dsp_1_U4467 fadd_32ns_32ns_32_5_full_dsp_1_U4249 fadd_32ns_32ns_32_5_full_dsp_1_U4250 fadd_32ns_32ns_32_5_full_dsp_1_U4312 fadd_32ns_32ns_32_4_no_dsp_1_U4355 fmul_32ns_32ns_32_4_max_dsp_1_U4468 fmul_32ns_32ns_32_4_max_dsp_1_U4469 fmul_32ns_32ns_32_4_max_dsp_1_U4470 fmul_32ns_32ns_32_4_max_dsp_1_U4471 fadd_32ns_32ns_32_5_full_dsp_1_U4251 fadd_32ns_32ns_32_5_full_dsp_1_U4252 fadd_32ns_32ns_32_5_full_dsp_1_U4313 fadd_32ns_32ns_32_4_no_dsp_1_U4356 fmul_32ns_32ns_32_4_max_dsp_1_U4472 fmul_32ns_32ns_32_4_max_dsp_1_U4473 fmul_32ns_32ns_32_4_max_dsp_1_U4474 fmul_32ns_32ns_32_4_max_dsp_1_U4475 fadd_32ns_32ns_32_5_full_dsp_1_U4253 fadd_32ns_32ns_32_5_full_dsp_1_U4254 fadd_32ns_32ns_32_5_full_dsp_1_U4314 fadd_32ns_32ns_32_4_no_dsp_1_U4357 fmul_32ns_32ns_32_4_max_dsp_1_U4476 fmul_32ns_32ns_32_4_max_dsp_1_U4477 fmul_32ns_32ns_32_4_max_dsp_1_U4478 fmul_32ns_32ns_32_4_max_dsp_1_U4479 fadd_32ns_32ns_32_5_full_dsp_1_U4255 fadd_32ns_32ns_32_5_full_dsp_1_U4256 fadd_32ns_32ns_32_5_full_dsp_1_U4315 fadd_32ns_32ns_32_4_no_dsp_1_U4358 fmul_32ns_32ns_32_4_max_dsp_1_U4480 fmul_32ns_32ns_32_4_max_dsp_1_U4481 fmul_32ns_32ns_32_4_max_dsp_1_U4482 fmul_32ns_32ns_32_4_max_dsp_1_U4483 fadd_32ns_32ns_32_5_full_dsp_1_U4257 fadd_32ns_32ns_32_5_full_dsp_1_U4258 fadd_32ns_32ns_32_5_full_dsp_1_U4316 fadd_32ns_32ns_32_4_no_dsp_1_U4359 fmul_32ns_32ns_32_4_max_dsp_1_U4484 fmul_32ns_32ns_32_4_max_dsp_1_U4485 fmul_32ns_32ns_32_4_max_dsp_1_U4486 fmul_32ns_32ns_32_4_max_dsp_1_U4487 fadd_32ns_32ns_32_5_full_dsp_1_U4259 fadd_32ns_32ns_32_5_full_dsp_1_U4260 fadd_32ns_32ns_32_5_full_dsp_1_U4317 fadd_32ns_32ns_32_4_no_dsp_1_U4360 fmul_32ns_32ns_32_4_max_dsp_1_U4488 fmul_32ns_32ns_32_4_max_dsp_1_U4489 fmul_32ns_32ns_32_4_max_dsp_1_U4490 fmul_32ns_32ns_32_4_max_dsp_1_U4491 fadd_32ns_32ns_32_5_full_dsp_1_U4261 fadd_32ns_32ns_32_5_full_dsp_1_U4262 fadd_32ns_32ns_32_5_full_dsp_1_U4318 fadd_32ns_32ns_32_4_no_dsp_1_U4361 fmul_32ns_32ns_32_4_max_dsp_1_U4492 fmul_32ns_32ns_32_4_max_dsp_1_U4493 fmul_32ns_32ns_32_4_max_dsp_1_U4494 fmul_32ns_32ns_32_4_max_dsp_1_U4495 fadd_32ns_32ns_32_5_full_dsp_1_U4263 fadd_32ns_32ns_32_5_full_dsp_1_U4264 fadd_32ns_32ns_32_5_full_dsp_1_U4319 fadd_32ns_32ns_32_4_no_dsp_1_U4362 fmul_32ns_32ns_32_4_max_dsp_1_U4496 fmul_32ns_32ns_32_4_max_dsp_1_U4497 fmul_32ns_32ns_32_4_max_dsp_1_U4498 fmul_32ns_32ns_32_4_max_dsp_1_U4499 fadd_32ns_32ns_32_5_full_dsp_1_U4265 fadd_32ns_32ns_32_5_full_dsp_1_U4266 fadd_32ns_32ns_32_5_full_dsp_1_U4320 fadd_32ns_32ns_32_4_no_dsp_1_U4363 fmul_32ns_32ns_32_4_max_dsp_1_U4500 fmul_32ns_32ns_32_4_max_dsp_1_U4501 fmul_32ns_32ns_32_4_max_dsp_1_U4502 fmul_32ns_32ns_32_4_max_dsp_1_U4503 fadd_32ns_32ns_32_5_full_dsp_1_U4267 fadd_32ns_32ns_32_5_full_dsp_1_U4268 fadd_32ns_32ns_32_5_full_dsp_1_U4321 fadd_32ns_32ns_32_4_no_dsp_1_U4364 fmul_32ns_32ns_32_4_max_dsp_1_U4504 fmul_32ns_32ns_32_4_max_dsp_1_U4505 fmul_32ns_32ns_32_4_max_dsp_1_U4506 fmul_32ns_32ns_32_4_max_dsp_1_U4507 fadd_32ns_32ns_32_5_full_dsp_1_U4269 fadd_32ns_32ns_32_5_full_dsp_1_U4270 fadd_32ns_32ns_32_5_full_dsp_1_U4322 fadd_32ns_32ns_32_4_no_dsp_1_U4365 fmul_32ns_32ns_32_4_max_dsp_1_U4508 fmul_32ns_32ns_32_4_max_dsp_1_U4509 fmul_32ns_32ns_32_4_max_dsp_1_U4510 fmul_32ns_32ns_32_4_max_dsp_1_U4511 fadd_32ns_32ns_32_5_full_dsp_1_U4271 fadd_32ns_32ns_32_5_full_dsp_1_U4272 fadd_32ns_32ns_32_5_full_dsp_1_U4323 fadd_32ns_32ns_32_4_no_dsp_1_U4366 fmul_32ns_32ns_32_4_max_dsp_1_U4512 fmul_32ns_32ns_32_4_max_dsp_1_U4513 fmul_32ns_32ns_32_4_max_dsp_1_U4514 fmul_32ns_32ns_32_4_max_dsp_1_U4515 fadd_32ns_32ns_32_5_full_dsp_1_U4273 fadd_32ns_32ns_32_5_full_dsp_1_U4274 fadd_32ns_32ns_32_5_full_dsp_1_U4324 fadd_32ns_32ns_32_4_no_dsp_1_U4367 fmul_32ns_32ns_32_4_max_dsp_1_U4516 fmul_32ns_32ns_32_4_max_dsp_1_U4517 fmul_32ns_32ns_32_4_max_dsp_1_U4518 fmul_32ns_32ns_32_4_max_dsp_1_U4519 fadd_32ns_32ns_32_5_full_dsp_1_U4275 fadd_32ns_32ns_32_5_full_dsp_1_U4276 fadd_32ns_32ns_32_5_full_dsp_1_U4325 fadd_32ns_32ns_32_4_no_dsp_1_U4368 fmul_32ns_32ns_32_4_max_dsp_1_U4520 fmul_32ns_32ns_32_4_max_dsp_1_U4521 fmul_32ns_32ns_32_4_max_dsp_1_U4522 fmul_32ns_32ns_32_4_max_dsp_1_U4523 fadd_32ns_32ns_32_5_full_dsp_1_U4277 fadd_32ns_32ns_32_5_full_dsp_1_U4278 fadd_32ns_32ns_32_5_full_dsp_1_U4326 fadd_32ns_32ns_32_4_no_dsp_1_U4369 fmul_32ns_32ns_32_4_max_dsp_1_U4524 fmul_32ns_32ns_32_4_max_dsp_1_U4525 fmul_32ns_32ns_32_4_max_dsp_1_U4526 fmul_32ns_32ns_32_4_max_dsp_1_U4527 fadd_32ns_32ns_32_5_full_dsp_1_U4279 fadd_32ns_32ns_32_5_full_dsp_1_U4280 fadd_32ns_32ns_32_5_full_dsp_1_U4327 fadd_32ns_32ns_32_4_no_dsp_1_U4370 fmul_32ns_32ns_32_4_max_dsp_1_U4528 fmul_32ns_32ns_32_4_max_dsp_1_U4529 fmul_32ns_32ns_32_4_max_dsp_1_U4530 fmul_32ns_32ns_32_4_max_dsp_1_U4531 fadd_32ns_32ns_32_5_full_dsp_1_U4281 fadd_32ns_32ns_32_5_full_dsp_1_U4282 fadd_32ns_32ns_32_5_full_dsp_1_U4328 fadd_32ns_32ns_32_4_no_dsp_1_U4371 fmul_32ns_32ns_32_4_max_dsp_1_U4532 fmul_32ns_32ns_32_4_max_dsp_1_U4533 fmul_32ns_32ns_32_4_max_dsp_1_U4534 fmul_32ns_32ns_32_4_max_dsp_1_U4535 fadd_32ns_32ns_32_5_full_dsp_1_U4283 fadd_32ns_32ns_32_5_full_dsp_1_U4284 fadd_32ns_32ns_32_5_full_dsp_1_U4329 fadd_32ns_32ns_32_4_no_dsp_1_U4372 fmul_32ns_32ns_32_4_max_dsp_1_U4536 fmul_32ns_32ns_32_4_max_dsp_1_U4537 fmul_32ns_32ns_32_4_max_dsp_1_U4538 fmul_32ns_32ns_32_4_max_dsp_1_U4539 fadd_32ns_32ns_32_5_full_dsp_1_U4285 fadd_32ns_32ns_32_5_full_dsp_1_U4286 fadd_32ns_32ns_32_5_full_dsp_1_U4330 fadd_32ns_32ns_32_4_no_dsp_1_U4373 fmul_32ns_32ns_32_4_max_dsp_1_U4540 fmul_32ns_32ns_32_4_max_dsp_1_U4541 fmul_32ns_32ns_32_4_max_dsp_1_U4542 fmul_32ns_32ns_32_4_max_dsp_1_U4543 fadd_32ns_32ns_32_5_full_dsp_1_U4287 fadd_32ns_32ns_32_5_full_dsp_1_U4288 fadd_32ns_32ns_32_5_full_dsp_1_U4331 fadd_32ns_32ns_32_4_no_dsp_1_U4374 fmul_32ns_32ns_32_4_max_dsp_1_U4544 fmul_32ns_32ns_32_4_max_dsp_1_U4545 fmul_32ns_32ns_32_4_max_dsp_1_U4375 fmul_32ns_32ns_32_4_max_dsp_1_U4376 fadd_32ns_32ns_32_5_full_dsp_1_U4289 fadd_32ns_32ns_32_5_full_dsp_1_U4204 fadd_32ns_32ns_32_5_full_dsp_1_U4290 fadd_32ns_32ns_32_4_no_dsp_1_U4332 fmul_32ns_32ns_32_4_max_dsp_1_U4377 fmul_32ns_32ns_32_4_max_dsp_1_U4378 fmul_32ns_32ns_32_4_max_dsp_1_U4379 fmul_32ns_32ns_32_4_max_dsp_1_U4380 fadd_32ns_32ns_32_5_full_dsp_1_U4205 fadd_32ns_32ns_32_5_full_dsp_1_U4206 fadd_32ns_32ns_32_5_full_dsp_1_U4291 fadd_32ns_32ns_32_4_no_dsp_1_U4333 fmul_32ns_32ns_32_4_max_dsp_1_U4381 fmul_32ns_32ns_32_4_max_dsp_1_U4382 fmul_32ns_32ns_32_4_max_dsp_1_U4383 fmul_32ns_32ns_32_4_max_dsp_1_U4384 fadd_32ns_32ns_32_5_full_dsp_1_U4207 fadd_32ns_32ns_32_5_full_dsp_1_U4208 fadd_32ns_32ns_32_5_full_dsp_1_U4292 fadd_32ns_32ns_32_4_no_dsp_1_U4334 fmul_32ns_32ns_32_4_max_dsp_1_U4385 fmul_32ns_32ns_32_4_max_dsp_1_U4386 fmul_32ns_32ns_32_4_max_dsp_1_U4387 fmul_32ns_32ns_32_4_max_dsp_1_U4388 fadd_32ns_32ns_32_5_full_dsp_1_U4209 fadd_32ns_32ns_32_5_full_dsp_1_U4210 fadd_32ns_32ns_32_5_full_dsp_1_U4293 fadd_32ns_32ns_32_4_no_dsp_1_U4335 fmul_32ns_32ns_32_4_max_dsp_1_U4389 fmul_32ns_32ns_32_4_max_dsp_1_U4390 fmul_32ns_32ns_32_4_max_dsp_1_U4391 fmul_32ns_32ns_32_4_max_dsp_1_U4392 fadd_32ns_32ns_32_5_full_dsp_1_U4211 fadd_32ns_32ns_32_5_full_dsp_1_U4212 fadd_32ns_32ns_32_5_full_dsp_1_U4294 fadd_32ns_32ns_32_4_no_dsp_1_U4336 fmul_32ns_32ns_32_4_max_dsp_1_U4393 fmul_32ns_32ns_32_4_max_dsp_1_U4394 fmul_32ns_32ns_32_4_max_dsp_1_U4395 fmul_32ns_32ns_32_4_max_dsp_1_U4396 fadd_32ns_32ns_32_5_full_dsp_1_U4213 fadd_32ns_32ns_32_5_full_dsp_1_U4214 fadd_32ns_32ns_32_5_full_dsp_1_U4295 fadd_32ns_32ns_32_4_no_dsp_1_U4337 fmul_32ns_32ns_32_4_max_dsp_1_U4397 fmul_32ns_32ns_32_4_max_dsp_1_U4398 fmul_32ns_32ns_32_4_max_dsp_1_U4399 fmul_32ns_32ns_32_4_max_dsp_1_U4400 fadd_32ns_32ns_32_5_full_dsp_1_U4215 fadd_32ns_32ns_32_5_full_dsp_1_U4216 fadd_32ns_32ns_32_5_full_dsp_1_U4296 fadd_32ns_32ns_32_4_no_dsp_1_U4338 fmul_32ns_32ns_32_4_max_dsp_1_U4401 fmul_32ns_32ns_32_4_max_dsp_1_U4402 fmul_32ns_32ns_32_4_max_dsp_1_U4403 fmul_32ns_32ns_32_4_max_dsp_1_U4404 fadd_32ns_32ns_32_5_full_dsp_1_U4217 fadd_32ns_32ns_32_5_full_dsp_1_U4218 fadd_32ns_32ns_32_5_full_dsp_1_U4297 fadd_32ns_32ns_32_4_no_dsp_1_U4339 fmul_32ns_32ns_32_4_max_dsp_1_U4405 fmul_32ns_32ns_32_4_max_dsp_1_U4406 fmul_32ns_32ns_32_4_max_dsp_1_U4407 fmul_32ns_32ns_32_4_max_dsp_1_U4408 fadd_32ns_32ns_32_5_full_dsp_1_U4219 fadd_32ns_32ns_32_5_full_dsp_1_U4220 fadd_32ns_32ns_32_5_full_dsp_1_U4298 fadd_32ns_32ns_32_4_no_dsp_1_U4340 fmul_32ns_32ns_32_4_max_dsp_1_U4409 fmul_32ns_32ns_32_4_max_dsp_1_U4410 fmul_32ns_32ns_32_4_max_dsp_1_U4411 fmul_32ns_32ns_32_4_max_dsp_1_U4412 fadd_32ns_32ns_32_5_full_dsp_1_U4221 fadd_32ns_32ns_32_5_full_dsp_1_U4222 fadd_32ns_32ns_32_5_full_dsp_1_U4299 fadd_32ns_32ns_32_4_no_dsp_1_U4341 fmul_32ns_32ns_32_4_max_dsp_1_U4413 fmul_32ns_32ns_32_4_max_dsp_1_U4414 fmul_32ns_32ns_32_4_max_dsp_1_U4415 fmul_32ns_32ns_32_4_max_dsp_1_U4416 fadd_32ns_32ns_32_5_full_dsp_1_U4223 fadd_32ns_32ns_32_5_full_dsp_1_U4224 fadd_32ns_32ns_32_5_full_dsp_1_U4300 fadd_32ns_32ns_32_4_no_dsp_1_U4342 fmul_32ns_32ns_32_4_max_dsp_1_U4417 fmul_32ns_32ns_32_4_max_dsp_1_U4418 fmul_32ns_32ns_32_4_max_dsp_1_U4419 fmul_32ns_32ns_32_4_max_dsp_1_U4420 fadd_32ns_32ns_32_5_full_dsp_1_U4225 fadd_32ns_32ns_32_5_full_dsp_1_U4226 fadd_32ns_32ns_32_5_full_dsp_1_U4301 fadd_32ns_32ns_32_4_no_dsp_1_U4343 fmul_32ns_32ns_32_4_max_dsp_1_U4421 fmul_32ns_32ns_32_4_max_dsp_1_U4422 fmul_32ns_32ns_32_4_max_dsp_1_U4423 fmul_32ns_32ns_32_4_max_dsp_1_U4424 fadd_32ns_32ns_32_5_full_dsp_1_U4227 fadd_32ns_32ns_32_5_full_dsp_1_U4228 fadd_32ns_32ns_32_5_full_dsp_1_U4302 fadd_32ns_32ns_32_4_no_dsp_1_U4344 fmul_32ns_32ns_32_4_max_dsp_1_U4425 fmul_32ns_32ns_32_4_max_dsp_1_U4426 fmul_32ns_32ns_32_4_max_dsp_1_U4427 fmul_32ns_32ns_32_4_max_dsp_1_U4428 fadd_32ns_32ns_32_5_full_dsp_1_U4229 fadd_32ns_32ns_32_5_full_dsp_1_U4230 fadd_32ns_32ns_32_5_full_dsp_1_U4303 fadd_32ns_32ns_32_4_no_dsp_1_U4345 fmul_32ns_32ns_32_4_max_dsp_1_U4429 fmul_32ns_32ns_32_4_max_dsp_1_U4430 fmul_32ns_32ns_32_4_max_dsp_1_U4431 fmul_32ns_32ns_32_4_max_dsp_1_U4432 fadd_32ns_32ns_32_5_full_dsp_1_U4231 fadd_32ns_32ns_32_5_full_dsp_1_U4232 fadd_32ns_32ns_32_5_full_dsp_1_U4304 fadd_32ns_32ns_32_4_no_dsp_1_U4346 fmul_32ns_32ns_32_4_max_dsp_1_U4433 fmul_32ns_32ns_32_4_max_dsp_1_U4434 fmul_32ns_32ns_32_4_max_dsp_1_U4435 fmul_32ns_32ns_32_4_max_dsp_1_U4436 fadd_32ns_32ns_32_5_full_dsp_1_U4233 fadd_32ns_32ns_32_5_full_dsp_1_U4234 fadd_32ns_32ns_32_5_full_dsp_1_U4305 fadd_32ns_32ns_32_4_no_dsp_1_U4347 fmul_32ns_32ns_32_4_max_dsp_1_U4437 fmul_32ns_32ns_32_4_max_dsp_1_U4438 fmul_32ns_32ns_32_4_max_dsp_1_U4439 fmul_32ns_32ns_32_4_max_dsp_1_U4440 fadd_32ns_32ns_32_5_full_dsp_1_U4235 fadd_32ns_32ns_32_5_full_dsp_1_U4236 fadd_32ns_32ns_32_5_full_dsp_1_U4306 fadd_32ns_32ns_32_4_no_dsp_1_U4348 fmul_32ns_32ns_32_4_max_dsp_1_U4441 fmul_32ns_32ns_32_4_max_dsp_1_U4442 fmul_32ns_32ns_32_4_max_dsp_1_U4443 fmul_32ns_32ns_32_4_max_dsp_1_U4444 fadd_32ns_32ns_32_5_full_dsp_1_U4237 fadd_32ns_32ns_32_5_full_dsp_1_U4238 fadd_32ns_32ns_32_5_full_dsp_1_U4307 fadd_32ns_32ns_32_4_no_dsp_1_U4349 fmul_32ns_32ns_32_4_max_dsp_1_U4445 fmul_32ns_32ns_32_4_max_dsp_1_U4446 fmul_32ns_32ns_32_4_max_dsp_1_U4447 fmul_32ns_32ns_32_4_max_dsp_1_U4448 fadd_32ns_32ns_32_5_full_dsp_1_U4239 fadd_32ns_32ns_32_5_full_dsp_1_U4240 fadd_32ns_32ns_32_5_full_dsp_1_U4308 fadd_32ns_32ns_32_4_no_dsp_1_U4350 fmul_32ns_32ns_32_4_max_dsp_1_U4449 fmul_32ns_32ns_32_4_max_dsp_1_U4450 fmul_32ns_32ns_32_4_max_dsp_1_U4451 fmul_32ns_32ns_32_4_max_dsp_1_U4452 fadd_32ns_32ns_32_5_full_dsp_1_U4241 fadd_32ns_32ns_32_5_full_dsp_1_U4242 fadd_32ns_32ns_32_5_full_dsp_1_U4309 fadd_32ns_32ns_32_4_no_dsp_1_U4351 fmul_32ns_32ns_32_4_max_dsp_1_U4453 fmul_32ns_32ns_32_4_max_dsp_1_U4454 fmul_32ns_32ns_32_4_max_dsp_1_U4455 fmul_32ns_32ns_32_4_max_dsp_1_U4456 fadd_32ns_32ns_32_5_full_dsp_1_U4243 fadd_32ns_32ns_32_5_full_dsp_1_U4244 fadd_32ns_32ns_32_5_full_dsp_1_U4310 fadd_32ns_32ns_32_4_no_dsp_1_U4352 fmul_32ns_32ns_32_4_max_dsp_1_U4457 fmul_32ns_32ns_32_4_max_dsp_1_U4458 fmul_32ns_32ns_32_4_max_dsp_1_U4459 fmul_32ns_32ns_32_4_max_dsp_1_U4460 fadd_32ns_32ns_32_5_full_dsp_1_U4245 fadd_32ns_32ns_32_5_full_dsp_1_U4246 fadd_32ns_32ns_32_5_full_dsp_1_U4311 fadd_32ns_32ns_32_4_no_dsp_1_U4353 fmul_32ns_32ns_32_4_max_dsp_1_U4461 fmul_32ns_32ns_32_4_max_dsp_1_U4462 fmul_32ns_32ns_32_4_max_dsp_1_U4463 fmul_32ns_32ns_32_4_max_dsp_1_U4464 fadd_32ns_32ns_32_5_full_dsp_1_U4247 fadd_32ns_32ns_32_5_full_dsp_1_U4248 fadd_32ns_32ns_32_5_full_dsp_1_U4312 fadd_32ns_32ns_32_4_no_dsp_1_U4354 fmul_32ns_32ns_32_4_max_dsp_1_U4465 fmul_32ns_32ns_32_4_max_dsp_1_U4466 fmul_32ns_32ns_32_4_max_dsp_1_U4467 fmul_32ns_32ns_32_4_max_dsp_1_U4468 fadd_32ns_32ns_32_5_full_dsp_1_U4249 fadd_32ns_32ns_32_5_full_dsp_1_U4250 fadd_32ns_32ns_32_5_full_dsp_1_U4313 fadd_32ns_32ns_32_4_no_dsp_1_U4355 fmul_32ns_32ns_32_4_max_dsp_1_U4469 fmul_32ns_32ns_32_4_max_dsp_1_U4470 fmul_32ns_32ns_32_4_max_dsp_1_U4471 fmul_32ns_32ns_32_4_max_dsp_1_U4472 fadd_32ns_32ns_32_5_full_dsp_1_U4251 fadd_32ns_32ns_32_5_full_dsp_1_U4252 fadd_32ns_32ns_32_5_full_dsp_1_U4314 fadd_32ns_32ns_32_4_no_dsp_1_U4356 fmul_32ns_32ns_32_4_max_dsp_1_U4473 fmul_32ns_32ns_32_4_max_dsp_1_U4474 fmul_32ns_32ns_32_4_max_dsp_1_U4475 fmul_32ns_32ns_32_4_max_dsp_1_U4476 fadd_32ns_32ns_32_5_full_dsp_1_U4253 fadd_32ns_32ns_32_5_full_dsp_1_U4254 fadd_32ns_32ns_32_5_full_dsp_1_U4315 fadd_32ns_32ns_32_4_no_dsp_1_U4357 fmul_32ns_32ns_32_4_max_dsp_1_U4477 fmul_32ns_32ns_32_4_max_dsp_1_U4478 fmul_32ns_32ns_32_4_max_dsp_1_U4479 fmul_32ns_32ns_32_4_max_dsp_1_U4480 fadd_32ns_32ns_32_5_full_dsp_1_U4255 fadd_32ns_32ns_32_5_full_dsp_1_U4256 fadd_32ns_32ns_32_5_full_dsp_1_U4316 fadd_32ns_32ns_32_4_no_dsp_1_U4358 fmul_32ns_32ns_32_4_max_dsp_1_U4481 fmul_32ns_32ns_32_4_max_dsp_1_U4482 fmul_32ns_32ns_32_4_max_dsp_1_U4483 fmul_32ns_32ns_32_4_max_dsp_1_U4484 fadd_32ns_32ns_32_5_full_dsp_1_U4257 fadd_32ns_32ns_32_5_full_dsp_1_U4258 fadd_32ns_32ns_32_5_full_dsp_1_U4317 fadd_32ns_32ns_32_4_no_dsp_1_U4359 fmul_32ns_32ns_32_4_max_dsp_1_U4485 fmul_32ns_32ns_32_4_max_dsp_1_U4486 fmul_32ns_32ns_32_4_max_dsp_1_U4487 fmul_32ns_32ns_32_4_max_dsp_1_U4488 fadd_32ns_32ns_32_5_full_dsp_1_U4259 fadd_32ns_32ns_32_5_full_dsp_1_U4260 fadd_32ns_32ns_32_5_full_dsp_1_U4318 fadd_32ns_32ns_32_4_no_dsp_1_U4360 fmul_32ns_32ns_32_4_max_dsp_1_U4489 fmul_32ns_32ns_32_4_max_dsp_1_U4490 fmul_32ns_32ns_32_4_max_dsp_1_U4491 fmul_32ns_32ns_32_4_max_dsp_1_U4492 fadd_32ns_32ns_32_5_full_dsp_1_U4261 fadd_32ns_32ns_32_5_full_dsp_1_U4262 fadd_32ns_32ns_32_5_full_dsp_1_U4319 fadd_32ns_32ns_32_4_no_dsp_1_U4361 fmul_32ns_32ns_32_4_max_dsp_1_U4493 fmul_32ns_32ns_32_4_max_dsp_1_U4494 fmul_32ns_32ns_32_4_max_dsp_1_U4495 fmul_32ns_32ns_32_4_max_dsp_1_U4496 fadd_32ns_32ns_32_5_full_dsp_1_U4263 fadd_32ns_32ns_32_5_full_dsp_1_U4264 fadd_32ns_32ns_32_5_full_dsp_1_U4320 fadd_32ns_32ns_32_4_no_dsp_1_U4362 fmul_32ns_32ns_32_4_max_dsp_1_U4497 fmul_32ns_32ns_32_4_max_dsp_1_U4498 fmul_32ns_32ns_32_4_max_dsp_1_U4499 fmul_32ns_32ns_32_4_max_dsp_1_U4500 fadd_32ns_32ns_32_5_full_dsp_1_U4265 fadd_32ns_32ns_32_5_full_dsp_1_U4266 fadd_32ns_32ns_32_5_full_dsp_1_U4321 fadd_32ns_32ns_32_4_no_dsp_1_U4363 fmul_32ns_32ns_32_4_max_dsp_1_U4501 fmul_32ns_32ns_32_4_max_dsp_1_U4502 fmul_32ns_32ns_32_4_max_dsp_1_U4503 fmul_32ns_32ns_32_4_max_dsp_1_U4504 fadd_32ns_32ns_32_5_full_dsp_1_U4267 fadd_32ns_32ns_32_5_full_dsp_1_U4268 fadd_32ns_32ns_32_5_full_dsp_1_U4322 fadd_32ns_32ns_32_4_no_dsp_1_U4364 fmul_32ns_32ns_32_4_max_dsp_1_U4505 fmul_32ns_32ns_32_4_max_dsp_1_U4506 fmul_32ns_32ns_32_4_max_dsp_1_U4507 fmul_32ns_32ns_32_4_max_dsp_1_U4508 fadd_32ns_32ns_32_5_full_dsp_1_U4269 fadd_32ns_32ns_32_5_full_dsp_1_U4270 fadd_32ns_32ns_32_5_full_dsp_1_U4323 fadd_32ns_32ns_32_4_no_dsp_1_U4365 fmul_32ns_32ns_32_4_max_dsp_1_U4509 fmul_32ns_32ns_32_4_max_dsp_1_U4510 fmul_32ns_32ns_32_4_max_dsp_1_U4511 fmul_32ns_32ns_32_4_max_dsp_1_U4512 fadd_32ns_32ns_32_5_full_dsp_1_U4271 fadd_32ns_32ns_32_5_full_dsp_1_U4272 fadd_32ns_32ns_32_5_full_dsp_1_U4324 fadd_32ns_32ns_32_4_no_dsp_1_U4366 fmul_32ns_32ns_32_4_max_dsp_1_U4513 fmul_32ns_32ns_32_4_max_dsp_1_U4514 fmul_32ns_32ns_32_4_max_dsp_1_U4515 fmul_32ns_32ns_32_4_max_dsp_1_U4516 fadd_32ns_32ns_32_5_full_dsp_1_U4273 fadd_32ns_32ns_32_5_full_dsp_1_U4274 fadd_32ns_32ns_32_5_full_dsp_1_U4325 fadd_32ns_32ns_32_4_no_dsp_1_U4367 fmul_32ns_32ns_32_4_max_dsp_1_U4517 fmul_32ns_32ns_32_4_max_dsp_1_U4518 fmul_32ns_32ns_32_4_max_dsp_1_U4519 fmul_32ns_32ns_32_4_max_dsp_1_U4520 fadd_32ns_32ns_32_5_full_dsp_1_U4275 fadd_32ns_32ns_32_5_full_dsp_1_U4276 fadd_32ns_32ns_32_5_full_dsp_1_U4326 fadd_32ns_32ns_32_4_no_dsp_1_U4368 fmul_32ns_32ns_32_4_max_dsp_1_U4521 fmul_32ns_32ns_32_4_max_dsp_1_U4522 fmul_32ns_32ns_32_4_max_dsp_1_U4523 fmul_32ns_32ns_32_4_max_dsp_1_U4524 fadd_32ns_32ns_32_5_full_dsp_1_U4277 fadd_32ns_32ns_32_5_full_dsp_1_U4278 fadd_32ns_32ns_32_5_full_dsp_1_U4327 fadd_32ns_32ns_32_4_no_dsp_1_U4369 fmul_32ns_32ns_32_4_max_dsp_1_U4525 fmul_32ns_32ns_32_4_max_dsp_1_U4526 fmul_32ns_32ns_32_4_max_dsp_1_U4527 fmul_32ns_32ns_32_4_max_dsp_1_U4528 fadd_32ns_32ns_32_5_full_dsp_1_U4279 fadd_32ns_32ns_32_5_full_dsp_1_U4280 fadd_32ns_32ns_32_5_full_dsp_1_U4328 fadd_32ns_32ns_32_4_no_dsp_1_U4370 fmul_32ns_32ns_32_4_max_dsp_1_U4529 fmul_32ns_32ns_32_4_max_dsp_1_U4530 fmul_32ns_32ns_32_4_max_dsp_1_U4531 fmul_32ns_32ns_32_4_max_dsp_1_U4532 fadd_32ns_32ns_32_5_full_dsp_1_U4281 fadd_32ns_32ns_32_5_full_dsp_1_U4282 fadd_32ns_32ns_32_5_full_dsp_1_U4329 fadd_32ns_32ns_32_4_no_dsp_1_U4371 fmul_32ns_32ns_32_4_max_dsp_1_U4533 fmul_32ns_32ns_32_4_max_dsp_1_U4534 fmul_32ns_32ns_32_4_max_dsp_1_U4535 fmul_32ns_32ns_32_4_max_dsp_1_U4536 fadd_32ns_32ns_32_5_full_dsp_1_U4283 fadd_32ns_32ns_32_5_full_dsp_1_U4284 fadd_32ns_32ns_32_5_full_dsp_1_U4330 fadd_32ns_32ns_32_4_no_dsp_1_U4372 fmul_32ns_32ns_32_4_max_dsp_1_U4537 fmul_32ns_32ns_32_4_max_dsp_1_U4538 fmul_32ns_32ns_32_4_max_dsp_1_U4539 fmul_32ns_32ns_32_4_max_dsp_1_U4540 fadd_32ns_32ns_32_5_full_dsp_1_U4285 fadd_32ns_32ns_32_5_full_dsp_1_U4286 fadd_32ns_32ns_32_5_full_dsp_1_U4331 fadd_32ns_32ns_32_4_no_dsp_1_U4373 fmul_32ns_32ns_32_4_max_dsp_1_U4541 fmul_32ns_32ns_32_4_max_dsp_1_U4542 fmul_32ns_32ns_32_4_max_dsp_1_U4543 fmul_32ns_32ns_32_4_max_dsp_1_U4544 fadd_32ns_32ns_32_5_full_dsp_1_U4287 fadd_32ns_32ns_32_5_full_dsp_1_U4288 fadd_32ns_32ns_32_5_full_dsp_1_U4331 fadd_32ns_32ns_32_4_no_dsp_1_U4374</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>sub_ln520_fu_3571_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>j0_c_U j0_c1_U D_2_0_0_val1_c_U D_2_0_1_val2_c_U D_2_0_2_val3_c_U D_2_0_3_val4_c_U D_2_0_4_val5_c_U D_2_0_5_val6_c_U D_2_0_6_val7_c_U D_2_0_7_val8_c_U D_2_0_8_val9_c_U D_2_0_9_val10_c_U D_2_0_10_val11_c_U D_2_0_11_val12_c_U D_2_0_12_val13_c_U D_2_0_13_val14_c_U D_2_0_14_val15_c_U D_2_0_15_val16_c_U D_2_0_16_val17_c_U D_2_0_17_val18_c_U D_2_0_18_val19_c_U D_2_0_19_val20_c_U D_2_0_20_val21_c_U D_2_0_21_val22_c_U D_2_0_22_val23_c_U D_2_0_23_val24_c_U D_2_0_24_val25_c_U D_2_0_25_val26_c_U D_2_0_26_val27_c_U D_2_0_27_val28_c_U D_2_0_28_val29_c_U D_2_0_29_val30_c_U D_2_0_30_val31_c_U D_2_0_31_val32_c_U D_2_1_0_val33_c_U D_2_1_1_val34_c_U D_2_1_2_val35_c_U D_2_1_3_val36_c_U D_2_1_4_val37_c_U D_2_1_5_val38_c_U D_2_1_6_val39_c_U D_2_1_7_val40_c_U D_2_1_8_val41_c_U D_2_1_9_val42_c_U D_2_1_10_val43_c_U D_2_1_11_val44_c_U D_2_1_12_val45_c_U D_2_1_13_val46_c_U D_2_1_14_val47_c_U D_2_1_15_val48_c_U D_2_1_16_val49_c_U D_2_1_17_val50_c_U D_2_1_18_val51_c_U D_2_1_19_val52_c_U D_2_1_20_val53_c_U D_2_1_21_val54_c_U D_2_1_22_val55_c_U D_2_1_23_val56_c_U D_2_1_24_val57_c_U D_2_1_25_val58_c_U D_2_1_26_val59_c_U D_2_1_27_val60_c_U D_2_1_28_val61_c_U D_2_1_29_val62_c_U D_2_1_30_val63_c_U D_2_1_31_val64_c_U D_2_2_0_val65_c_U D_2_2_1_val66_c_U D_2_2_2_val67_c_U D_2_2_3_val68_c_U D_2_2_4_val69_c_U D_2_2_5_val70_c_U D_2_2_6_val71_c_U D_2_2_7_val72_c_U D_2_2_8_val73_c_U D_2_2_9_val74_c_U D_2_2_10_val75_c_U D_2_2_11_val76_c_U D_2_2_12_val77_c_U D_2_2_13_val78_c_U D_2_2_14_val79_c_U D_2_2_15_val80_c_U D_2_2_16_val81_c_U D_2_2_17_val82_c_U D_2_2_18_val83_c_U D_2_2_19_val84_c_U D_2_2_20_val85_c_U D_2_2_21_val86_c_U D_2_2_22_val87_c_U D_2_2_23_val88_c_U D_2_2_24_val89_c_U D_2_2_25_val90_c_U D_2_2_26_val91_c_U D_2_2_27_val92_c_U D_2_2_28_val93_c_U D_2_2_29_val94_c_U D_2_2_30_val95_c_U D_2_2_31_val96_c_U D_2_3_0_val97_c_U D_2_3_1_val98_c_U D_2_3_2_val99_c_U D_2_3_3_val100_c_U D_2_3_4_val101_c_U D_2_3_5_val102_c_U D_2_3_6_val103_c_U D_2_3_7_val104_c_U D_2_3_8_val105_c_U D_2_3_9_val106_c_U D_2_3_10_val107_c_U D_2_3_11_val108_c_U D_2_3_12_val109_c_U D_2_3_13_val110_c_U D_2_3_14_val111_c_U D_2_3_15_val112_c_U D_2_3_16_val113_c_U D_2_3_17_val114_c_U D_2_3_18_val115_c_U D_2_3_19_val116_c_U D_2_3_20_val117_c_U D_2_3_21_val118_c_U D_2_3_22_val119_c_U D_2_3_23_val120_c_U D_2_3_24_val121_c_U D_2_3_25_val122_c_U D_2_3_26_val123_c_U D_2_3_27_val124_c_U D_2_3_28_val125_c_U D_2_3_29_val126_c_U D_2_3_30_val127_c_U D_2_3_31_val128_c_U i0_cast2_loc_channel_U add_ln386_loc_c_channel_U add_ln386_loc_c2_channel_U D_1_0_0_in_out_tmp_channel_U D_1_0_1_in_out_tmp_channel_U D_1_0_2_in_out_tmp_channel_U D_1_0_3_in_out_tmp_channel_U D_1_0_4_in_out_tmp_channel_U D_1_0_5_in_out_tmp_channel_U D_1_0_6_in_out_tmp_channel_U D_1_0_7_in_out_tmp_channel_U D_1_0_8_in_out_tmp_channel_U D_1_0_9_in_out_tmp_channel_U D_1_0_10_in_out_tmp_channel_U D_1_0_11_in_out_tmp_channel_U D_1_0_12_in_out_tmp_channel_U D_1_0_13_in_out_tmp_channel_U D_1_0_14_in_out_tmp_channel_U D_1_0_15_in_out_tmp_channel_U D_1_0_16_in_out_tmp_channel_U D_1_0_17_in_out_tmp_channel_U D_1_0_18_in_out_tmp_channel_U D_1_0_19_in_out_tmp_channel_U D_1_0_20_in_out_tmp_channel_U D_1_0_21_in_out_tmp_channel_U D_1_0_22_in_out_tmp_channel_U D_1_0_23_in_out_tmp_channel_U D_1_0_24_in_out_tmp_channel_U D_1_0_25_in_out_tmp_channel_U D_1_0_26_in_out_tmp_channel_U D_1_0_27_in_out_tmp_channel_U D_1_0_28_in_out_tmp_channel_U D_1_0_29_in_out_tmp_channel_U D_1_0_30_in_out_tmp_channel_U D_1_0_31_in_out_tmp_channel_U D_1_1_0_in_out_tmp_channel_U D_1_1_1_in_out_tmp_channel_U D_1_1_2_in_out_tmp_channel_U D_1_1_3_in_out_tmp_channel_U D_1_1_4_in_out_tmp_channel_U D_1_1_5_in_out_tmp_channel_U D_1_1_6_in_out_tmp_channel_U D_1_1_7_in_out_tmp_channel_U D_1_1_8_in_out_tmp_channel_U D_1_1_9_in_out_tmp_channel_U D_1_1_10_in_out_tmp_channel_U D_1_1_11_in_out_tmp_channel_U D_1_1_12_in_out_tmp_channel_U D_1_1_13_in_out_tmp_channel_U D_1_1_14_in_out_tmp_channel_U D_1_1_15_in_out_tmp_channel_U D_1_1_16_in_out_tmp_channel_U D_1_1_17_in_out_tmp_channel_U D_1_1_18_in_out_tmp_channel_U D_1_1_19_in_out_tmp_channel_U D_1_1_20_in_out_tmp_channel_U D_1_1_21_in_out_tmp_channel_U D_1_1_22_in_out_tmp_channel_U D_1_1_23_in_out_tmp_channel_U D_1_1_24_in_out_tmp_channel_U D_1_1_25_in_out_tmp_channel_U D_1_1_26_in_out_tmp_channel_U D_1_1_27_in_out_tmp_channel_U D_1_1_28_in_out_tmp_channel_U D_1_1_29_in_out_tmp_channel_U D_1_1_30_in_out_tmp_channel_U D_1_1_31_in_out_tmp_channel_U D_1_2_0_in_out_tmp_channel_U D_1_2_1_in_out_tmp_channel_U D_1_2_2_in_out_tmp_channel_U D_1_2_3_in_out_tmp_channel_U D_1_2_4_in_out_tmp_channel_U D_1_2_5_in_out_tmp_channel_U D_1_2_6_in_out_tmp_channel_U D_1_2_7_in_out_tmp_channel_U D_1_2_8_in_out_tmp_channel_U D_1_2_9_in_out_tmp_channel_U D_1_2_10_in_out_tmp_channel_U D_1_2_11_in_out_tmp_channel_U D_1_2_12_in_out_tmp_channel_U D_1_2_13_in_out_tmp_channel_U D_1_2_14_in_out_tmp_channel_U D_1_2_15_in_out_tmp_channel_U D_1_2_16_in_out_tmp_channel_U D_1_2_17_in_out_tmp_channel_U D_1_2_18_in_out_tmp_channel_U D_1_2_19_in_out_tmp_channel_U D_1_2_20_in_out_tmp_channel_U D_1_2_21_in_out_tmp_channel_U D_1_2_22_in_out_tmp_channel_U D_1_2_23_in_out_tmp_channel_U D_1_2_24_in_out_tmp_channel_U D_1_2_25_in_out_tmp_channel_U D_1_2_26_in_out_tmp_channel_U D_1_2_27_in_out_tmp_channel_U D_1_2_28_in_out_tmp_channel_U D_1_2_29_in_out_tmp_channel_U D_1_2_30_in_out_tmp_channel_U D_1_2_31_in_out_tmp_channel_U D_1_3_0_in_out_tmp_channel_U D_1_3_1_in_out_tmp_channel_U D_1_3_2_in_out_tmp_channel_U D_1_3_3_in_out_tmp_channel_U D_1_3_4_in_out_tmp_channel_U D_1_3_5_in_out_tmp_channel_U D_1_3_6_in_out_tmp_channel_U D_1_3_7_in_out_tmp_channel_U D_1_3_8_in_out_tmp_channel_U D_1_3_9_in_out_tmp_channel_U D_1_3_10_in_out_tmp_channel_U D_1_3_11_in_out_tmp_channel_U D_1_3_12_in_out_tmp_channel_U D_1_3_13_in_out_tmp_channel_U D_1_3_14_in_out_tmp_channel_U D_1_3_15_in_out_tmp_channel_U D_1_3_16_in_out_tmp_channel_U D_1_3_17_in_out_tmp_channel_U D_1_3_18_in_out_tmp_channel_U D_1_3_19_in_out_tmp_channel_U D_1_3_20_in_out_tmp_channel_U D_1_3_21_in_out_tmp_channel_U D_1_3_22_in_out_tmp_channel_U D_1_3_23_in_out_tmp_channel_U D_1_3_24_in_out_tmp_channel_U D_1_3_25_in_out_tmp_channel_U D_1_3_26_in_out_tmp_channel_U D_1_3_27_in_out_tmp_channel_U D_1_3_28_in_out_tmp_channel_U D_1_3_29_in_out_tmp_channel_U D_1_3_30_in_out_tmp_channel_U D_1_3_31_in_out_tmp_channel_U add_ln390_loc_channel_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i0_2_fu_9221_p2 add_ln414_1_fu_12303_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>C_0_U C_0_1_U C_0_2_U C_0_3_U C_0_4_U C_0_5_U C_0_6_U C_0_7_U C_0_8_U C_0_9_U C_0_10_U C_0_11_U C_0_12_U C_0_13_U C_0_14_U C_0_15_U C_0_16_U C_0_17_U C_0_18_U C_0_19_U C_0_20_U C_0_21_U C_0_22_U C_0_23_U C_0_24_U C_0_25_U C_0_26_U C_0_27_U C_0_28_U C_0_29_U C_0_30_U C_0_31_U C_0_32_U C_0_33_U C_0_34_U C_0_35_U C_0_36_U C_0_37_U C_0_38_U C_0_39_U C_0_40_U C_0_41_U C_0_42_U C_0_43_U C_0_44_U C_0_45_U C_0_46_U C_0_47_U C_0_48_U C_0_49_U C_0_50_U C_0_51_U C_0_52_U C_0_53_U C_0_54_U C_0_55_U C_0_56_U C_0_57_U C_0_58_U C_0_59_U C_0_60_U C_0_61_U C_0_62_U C_0_63_U C_0_64_U C_0_65_U C_0_66_U C_0_67_U C_0_68_U C_0_69_U C_0_70_U C_0_71_U C_0_72_U C_0_73_U C_0_74_U C_0_75_U C_0_76_U C_0_77_U C_0_78_U C_0_79_U C_0_80_U C_0_81_U C_0_82_U C_0_83_U C_0_84_U C_0_85_U C_0_86_U C_0_87_U C_0_88_U C_0_89_U C_0_90_U C_0_91_U C_0_92_U C_0_93_U C_0_94_U C_0_95_U C_0_96_U C_0_97_U C_0_98_U C_0_99_U C_0_100_U C_0_101_U C_0_102_U C_0_103_U C_0_104_U C_0_105_U C_0_106_U C_0_107_U C_0_108_U C_0_109_U C_0_110_U C_0_111_U C_0_112_U C_0_113_U C_0_114_U C_0_115_U C_0_116_U C_0_117_U C_0_118_U C_0_119_U C_0_120_U C_0_121_U C_0_122_U C_0_123_U C_0_124_U C_0_125_U C_0_126_U C_0_127_U C_1_U C_1_1_U C_1_2_U C_1_3_U C_1_4_U C_1_5_U C_1_6_U C_1_7_U C_1_8_U C_1_9_U C_1_10_U C_1_11_U C_1_12_U C_1_13_U C_1_14_U C_1_15_U C_1_16_U C_1_17_U C_1_18_U C_1_19_U C_1_20_U C_1_21_U C_1_22_U C_1_23_U C_1_24_U C_1_25_U C_1_26_U C_1_27_U C_1_28_U C_1_29_U C_1_30_U C_1_31_U C_1_32_U C_1_33_U C_1_34_U C_1_35_U C_1_36_U C_1_37_U C_1_38_U C_1_39_U C_1_40_U C_1_41_U C_1_42_U C_1_43_U C_1_44_U C_1_45_U C_1_46_U C_1_47_U C_1_48_U C_1_49_U C_1_50_U C_1_51_U C_1_52_U C_1_53_U C_1_54_U C_1_55_U C_1_56_U C_1_57_U C_1_58_U C_1_59_U C_1_60_U C_1_61_U C_1_62_U C_1_63_U C_1_64_U C_1_65_U C_1_66_U C_1_67_U C_1_68_U C_1_69_U C_1_70_U C_1_71_U C_1_72_U C_1_73_U C_1_74_U C_1_75_U C_1_76_U C_1_77_U C_1_78_U C_1_79_U C_1_80_U C_1_81_U C_1_82_U C_1_83_U C_1_84_U C_1_85_U C_1_86_U C_1_87_U C_1_88_U C_1_89_U C_1_90_U C_1_91_U C_1_92_U C_1_93_U C_1_94_U C_1_95_U C_1_96_U C_1_97_U C_1_98_U C_1_99_U C_1_100_U C_1_101_U C_1_102_U C_1_103_U C_1_104_U C_1_105_U C_1_106_U C_1_107_U C_1_108_U C_1_109_U C_1_110_U C_1_111_U C_1_112_U C_1_113_U C_1_114_U C_1_115_U C_1_116_U C_1_117_U C_1_118_U C_1_119_U C_1_120_U C_1_121_U C_1_122_U C_1_123_U C_1_124_U C_1_125_U C_1_126_U C_1_127_U tmp_0_U tmp_0_1_U tmp_0_2_U tmp_0_3_U tmp_0_4_U tmp_0_5_U tmp_0_6_U tmp_0_7_U tmp_0_8_U tmp_0_9_U tmp_0_10_U tmp_0_11_U tmp_0_12_U tmp_0_13_U tmp_0_14_U tmp_0_15_U tmp_1_U tmp_1_1_U tmp_1_2_U tmp_1_3_U tmp_1_4_U tmp_1_5_U tmp_1_6_U tmp_1_7_U tmp_1_8_U tmp_1_9_U tmp_1_10_U tmp_1_11_U tmp_1_12_U tmp_1_13_U tmp_1_14_U tmp_1_15_U tmp_2_U tmp_2_1_U tmp_2_2_U tmp_2_3_U tmp_2_4_U tmp_2_5_U tmp_2_6_U tmp_2_7_U tmp_2_8_U tmp_2_9_U tmp_2_10_U tmp_2_11_U tmp_2_12_U tmp_2_13_U tmp_2_14_U tmp_2_15_U j0_2_fu_1747_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vtmp_for_task1_U0</InstName>
                    <ModuleName>store_vtmp_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>298</ID>
                    <BindInstances>add_ln152_fu_142_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vD_for_task2_U0</InstName>
                    <ModuleName>store_vD_for_task2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>306</ID>
                    <BindInstances>add_ln204_fu_142_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>alpha_c_U beta_c_U vtmp_for_task1_c_U fifo_C_from_off_chip_to_S3_U fifo_D_from_off_chip_to_S2_U vD_for_task2_c_U fifo_A_from_off_chip_to_S1_U fifo_B_from_off_chip_to_S1_U fifo_tmp_from_task1_to_task3_U fifo_tmp_to_off_chip_U fifo_D_to_off_chip_U control_s_axi_U kernel_vA_for_task1_m_axi_U kernel_vB_for_task1_m_axi_U kernel_vC_for_task3_m_axi_U kernel_vD_for_task2_m_axi_U kernel_vtmp_for_task1_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc12</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_vC_for_task3</Name>
            <Loops>
                <VITIS_LOOP_12_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2762</Best-caseLatency>
                    <Average-caseLatency>2762</Average-caseLatency>
                    <Worst-caseLatency>2762</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.553 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.553 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.553 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2762</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1>
                        <Name>VITIS_LOOP_12_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2688</TripCount>
                        <Latency>2760</Latency>
                        <AbsoluteTimeLatency>12.544 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_12_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:12</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_12_1>
                            <Name>VITIS_LOOP_12_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:12</SourceLocation>
                        </VITIS_LOOP_12_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>801</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_119_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vD_for_task2_Pipeline_VITIS_LOOP_47_1</Name>
            <Loops>
                <VITIS_LOOP_47_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2523</Best-caseLatency>
                    <Average-caseLatency>2523</Average-caseLatency>
                    <Worst-caseLatency>2523</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.467 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.467 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.467 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2523</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_1>
                        <Name>VITIS_LOOP_47_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2520</TripCount>
                        <Latency>2521</Latency>
                        <AbsoluteTimeLatency>11.458 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_1>
                            <Name>VITIS_LOOP_47_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:47</SourceLocation>
                        </VITIS_LOOP_47_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>529</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>96</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_90_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vD_for_task2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2595</Best-caseLatency>
                    <Average-caseLatency>2595</Average-caseLatency>
                    <Worst-caseLatency>2595</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.794 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.794 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.794 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2595</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:47</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>663</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>613</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_vA_for_task1</Name>
            <Loops>
                <VITIS_LOOP_82_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2594</Best-caseLatency>
                    <Average-caseLatency>2594</Average-caseLatency>
                    <Worst-caseLatency>2594</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.790 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.790 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.790 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2594</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_82_1>
                        <Name>VITIS_LOOP_82_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2520</TripCount>
                        <Latency>2592</Latency>
                        <AbsoluteTimeLatency>11.781 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_82_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:82</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_82_1>
                            <Name>VITIS_LOOP_82_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:82</SourceLocation>
                        </VITIS_LOOP_82_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>801</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_119_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vB_for_task1</Name>
            <Loops>
                <VITIS_LOOP_117_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2618</Best-caseLatency>
                    <Average-caseLatency>2618</Average-caseLatency>
                    <Worst-caseLatency>2618</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.899 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.899 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.899 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2618</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_117_1>
                        <Name>VITIS_LOOP_117_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2544</TripCount>
                        <Latency>2616</Latency>
                        <AbsoluteTimeLatency>11.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_117_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:117</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_117_1>
                            <Name>VITIS_LOOP_117_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:117</SourceLocation>
                        </VITIS_LOOP_117_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>801</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_119_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_B_FT0</Name>
            <Loops>
                <VITIS_LOOP_529_1_VITIS_LOOP_530_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.033</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2546</Best-caseLatency>
                    <Average-caseLatency>2546</Average-caseLatency>
                    <Worst-caseLatency>2546</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.572 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.572 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.572 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2546</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1_VITIS_LOOP_530_2>
                        <Name>VITIS_LOOP_529_1_VITIS_LOOP_530_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2544</TripCount>
                        <Latency>2544</Latency>
                        <AbsoluteTimeLatency>11.562 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_529_1_VITIS_LOOP_530_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:530</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1_VITIS_LOOP_530_2>
                            <Name>VITIS_LOOP_529_1_VITIS_LOOP_530_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1_VITIS_LOOP_530_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1_VITIS_LOOP_530_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_1_fu_2092_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1_VITIS_LOOP_530_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_2109_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1_VITIS_LOOP_530_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln530_fu_2685_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln530"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT0_Pipeline_VITIS_LOOP_601_1_VITIS_LOOP_602_2</Name>
            <Loops>
                <VITIS_LOOP_601_1_VITIS_LOOP_602_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.534</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>114</Best-caseLatency>
                    <Average-caseLatency>114</Average-caseLatency>
                    <Worst-caseLatency>114</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.518 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.518 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.518 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>114</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_601_1_VITIS_LOOP_602_2>
                        <Name>VITIS_LOOP_601_1_VITIS_LOOP_602_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>56</TripCount>
                        <Latency>112</Latency>
                        <AbsoluteTimeLatency>0.509 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_601_1_VITIS_LOOP_602_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:602</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_601_1_VITIS_LOOP_602_2>
                            <Name>VITIS_LOOP_601_1_VITIS_LOOP_602_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:601</SourceLocation>
                        </VITIS_LOOP_601_1_VITIS_LOOP_602_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>289</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1161</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_1_VITIS_LOOP_602_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln601_1_fu_858_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:601" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln601_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_1_VITIS_LOOP_602_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln601_fu_875_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:601" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_601_1_VITIS_LOOP_602_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln602_fu_1249_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:602" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln602"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.534</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>58</Average-caseLatency>
                    <Worst-caseLatency>115</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.264 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.523 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 115</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:598</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>293</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1199</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc11</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2315</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task1_intra</Name>
            <Loops>
                <VITIS_LOOP_471_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>185</Best-caseLatency>
                    <Average-caseLatency>185</Average-caseLatency>
                    <Worst-caseLatency>185</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.841 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.841 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.841 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>185</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_471_1>
                        <Name>VITIS_LOOP_471_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>53</TripCount>
                        <Latency>183</Latency>
                        <AbsoluteTimeLatency>0.832 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_471_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:471</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_471_1>
                            <Name>VITIS_LOOP_471_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:471</SourceLocation>
                        </VITIS_LOOP_471_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>784</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>112526</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>79165</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_471_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln471_fu_6842_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:471" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U742" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U742" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U743" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U743" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U744" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U744" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U745" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U745" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U571" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U572" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U651" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U699" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U746" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U747" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_191_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U748" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_191_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U749" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_191_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U573" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U574" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U652" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U700" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_192_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U750" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U751" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U752" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2103_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U753" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2103_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U575" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U576" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U653" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U701" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2104_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U754" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U755" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U756" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3115_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U757" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3115_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U577" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U578" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U654" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U702" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3116_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U758" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U759" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U760" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U761" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U579" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U580" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U655" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U703" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U762" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U763" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U764" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U765" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U581" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U582" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U656" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U704" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U766" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U767" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U768" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U583" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U584" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U657" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U705" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U770" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U771" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U772" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U773" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U585" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U586" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U658" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U706" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U774" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U775" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U776" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U777" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U587" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U588" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U659" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U707" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U778" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U779" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U780" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U781" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U589" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U590" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U660" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U708" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U782" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U783" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U784" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U785" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U591" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U592" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U661" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U709" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U786" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U787" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U788" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U789" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U593" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U594" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U662" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U710" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U790" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U791" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U792" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U793" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U595" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U596" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U663" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U711" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U794" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U795" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U796" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U797" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U597" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U598" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U664" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U712" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U798" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U799" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U800" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U801" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U599" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U600" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U665" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U713" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U802" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U803" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U804" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U805" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U601" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U602" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U666" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U714" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U806" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U807" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U808" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U809" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U603" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U604" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U667" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U715" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U810" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U811" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U812" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U813" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U605" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U606" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U668" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U716" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U814" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U815" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U816" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U817" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U607" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U608" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U669" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U717" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U818" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U819" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U820" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U821" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U609" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U610" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U670" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U718" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U822" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U823" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U824" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U825" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U611" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U612" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U671" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U719" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U826" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U827" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U828" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U829" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U613" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U614" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U672" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U720" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U830" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U831" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U832" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U833" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U615" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U616" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U673" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U721" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U834" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U835" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U836" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U837" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U617" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U618" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U674" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U722" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U838" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U839" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U840" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U841" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U619" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U620" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U675" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U723" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U842" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U843" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U844" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U845" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U621" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U622" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U676" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U724" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U846" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U847" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U848" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_26_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U849" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U623" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U624" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U677" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U725" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U850" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U851" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U852" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U853" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U625" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U626" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U678" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U726" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U854" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U855" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U856" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U857" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U627" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U628" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U679" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U727" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U858" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U859" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U860" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_29_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U861" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U629" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U630" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U680" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U728" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U862" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U863" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U864" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U865" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U631" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U632" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U681" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U729" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U866" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U867" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U868" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U869" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U633" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U634" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U682" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U730" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U746" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U870" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U747" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U871" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U748" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U872" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U749" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U873" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U635" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U636" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U683" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U731" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U874" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U875" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U876" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U877" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U637" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U638" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U684" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U732" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U878" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U879" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U880" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U881" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U639" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U640" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U685" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U733" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U882" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U883" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U884" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U885" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U641" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U642" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U686" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U734" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U886" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U887" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U888" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U889" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U643" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U644" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U687" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U735" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U890" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U891" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U892" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U893" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U645" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U646" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U688" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U736" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U894" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U895" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U896" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U897" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U647" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U648" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U689" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U737" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U898" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U899" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U900" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U901" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U649" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U650" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U690" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U738" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U902" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U903" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U904" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U905" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U651" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U652" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U691" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U739" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U906" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U907" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U908" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U909" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U653" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U654" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U692" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U740" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U910" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U911" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U912" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U913" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U655" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U656" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U693" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U741" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U914" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U915" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U916" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U917" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U657" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U658" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U694" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U699" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U742" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U743" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U744" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U745" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U571" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U572" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U659" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U700" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U746" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U747" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U748" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U749" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U573" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U574" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U660" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U701" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U750" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U751" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U752" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U753" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U575" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U576" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U661" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U702" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U754" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U755" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U756" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U757" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U577" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U578" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U662" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U703" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U758" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U759" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U760" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U761" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U579" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U580" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U663" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U704" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U762" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U763" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U764" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U765" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U581" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U582" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U664" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U705" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U766" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U767" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U768" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U583" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U584" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U665" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U706" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U770" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U771" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U772" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U773" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U585" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U586" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U666" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U707" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U774" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U775" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U776" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U777" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U587" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U588" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U667" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U708" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U778" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U779" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U780" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U781" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U589" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U590" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U668" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U709" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U782" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U783" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U784" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U785" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U591" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U592" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U669" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U710" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U786" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U787" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U788" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U789" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U593" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U594" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U670" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U711" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U790" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U791" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U792" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U793" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U595" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U596" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U671" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U712" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U794" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U795" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U796" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U797" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U597" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U598" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U672" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U713" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U798" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U799" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U800" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_26_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U801" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U599" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U600" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U673" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U714" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U802" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U803" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U804" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U805" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U601" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U602" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U674" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U715" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U806" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U807" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U808" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U809" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U603" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U604" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U675" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U716" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U810" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U811" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U812" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_29_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U813" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U605" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U606" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U676" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U717" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U814" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U815" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U816" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U817" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U607" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U608" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U677" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U718" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U818" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U819" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U820" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U821" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_1_31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U609" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U610" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U678" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U719" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_1_31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U750" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U822" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U751" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U823" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U752" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U824" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U753" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U825" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U611" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U612" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U679" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U720" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U826" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U827" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U828" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U829" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U613" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U614" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U680" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U721" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U830" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U831" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U832" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U833" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U615" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U616" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U681" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U722" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U834" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U835" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U836" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U837" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U617" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U618" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U682" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U723" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U838" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U839" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U840" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U841" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U619" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U620" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U683" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U724" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U842" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U843" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U844" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U845" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U621" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U622" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U684" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U725" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U846" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U847" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U848" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U849" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U623" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U624" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U685" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U726" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U850" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U851" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U852" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U853" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U625" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U626" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U686" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U727" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U854" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U855" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U856" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U857" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U627" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U628" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U687" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U728" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U858" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U859" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U860" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U861" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U629" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U630" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U688" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U729" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U862" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U863" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U864" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U865" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U631" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U632" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U689" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U730" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U866" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U867" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U868" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U869" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U633" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U634" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U690" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U731" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U870" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U871" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U872" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U873" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U635" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U636" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U691" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U732" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U874" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U875" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U876" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U877" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U637" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U638" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U692" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U733" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U878" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U879" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U880" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U881" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U639" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U640" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U693" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U734" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U882" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U883" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U884" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U885" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U641" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U642" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U694" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U735" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U886" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U887" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U888" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U889" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U643" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U644" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U695" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U736" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U890" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U891" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U892" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U893" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U645" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U646" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U696" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U737" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U894" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U895" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U896" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U897" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U647" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U648" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U697" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U738" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U898" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U899" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U900" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U901" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U649" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U650" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U698" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U739" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U902" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U903" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U904" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U905" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U651" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U652" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U659" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U699" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U906" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U907" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U908" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U909" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U653" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U654" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U660" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U700" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U910" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U911" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U912" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U913" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U655" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U656" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U661" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U701" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U914" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U915" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U916" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U917" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U657" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U658" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U662" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U702" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U758" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U759" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U760" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U761" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U571" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U572" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U663" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U703" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U762" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U763" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U764" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U765" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U573" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U574" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U664" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U704" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U766" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U767" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U768" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_26_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U575" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U576" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U665" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U705" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U770" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U771" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U772" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U773" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U577" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U578" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U666" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U706" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U774" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U775" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U776" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U777" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U579" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U580" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U667" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U707" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U778" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U779" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U780" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_29_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U781" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U581" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U582" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U668" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U708" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U782" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U783" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U784" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U785" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U583" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U584" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U669" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U709" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U786" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U787" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U788" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U789" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_2_31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U585" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U586" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U670" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U710" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_2_31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U754" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U790" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U755" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U791" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U756" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U792" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U757" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U793" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U587" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U588" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U671" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U711" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U794" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U795" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U796" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U797" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U589" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U590" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U672" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U712" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U798" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U799" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U800" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U801" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U591" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U592" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U673" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U713" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U802" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U803" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U804" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U805" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U593" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U594" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U674" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U714" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U806" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U807" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U808" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U809" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U595" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U596" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U675" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U715" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U810" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U811" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U812" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U813" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U597" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U598" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U676" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U716" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U814" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U815" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U816" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U817" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U599" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U600" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U677" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U717" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U818" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U819" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U820" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U821" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U601" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U602" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U678" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U718" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U822" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U823" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U824" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U825" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U603" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U604" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U679" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U719" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U826" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U827" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U828" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U829" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U605" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U606" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U680" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U720" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U830" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U831" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U832" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U833" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U607" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U608" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U681" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U721" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U834" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U835" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U836" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U837" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U609" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U610" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U682" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U722" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U838" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U839" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U840" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U841" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U611" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U612" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U683" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U723" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U842" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U843" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U844" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U845" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U613" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U614" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U684" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U724" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U846" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U847" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U848" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U849" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U615" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U616" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U685" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U725" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U850" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U851" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U852" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U853" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U617" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U618" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U686" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U726" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U854" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U855" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U856" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U857" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U619" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U620" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U687" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U727" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U858" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U859" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U860" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U861" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U621" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U622" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U688" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U728" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U862" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U863" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U864" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U865" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U623" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U624" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U689" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U729" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U866" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U867" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U868" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U869" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U625" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U626" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U690" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U730" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U870" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U871" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U872" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U873" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U627" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U628" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U691" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U731" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U874" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U875" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U876" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U877" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U629" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U630" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U692" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U732" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U878" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U879" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U880" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U881" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U631" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U632" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U693" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U733" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U882" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U883" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U884" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U885" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U633" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U634" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U694" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U734" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U886" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U887" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U888" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U889" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U635" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U636" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U695" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U735" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U890" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U891" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U892" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U893" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U637" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U638" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U696" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U736" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U894" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U895" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U896" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_26_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U897" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U639" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U640" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U697" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U737" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U898" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U899" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U900" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U901" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U641" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U642" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U698" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U738" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U902" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U903" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U904" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U905" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U643" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U644" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U695" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U740" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U906" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U907" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U908" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_29_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U909" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U645" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U646" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U696" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U741" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U910" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U911" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U912" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U913" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U647" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U648" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U697" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U739" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U914" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U915" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U916" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U917" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28_3_31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U649" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U650" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U698" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_471_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U740" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:482" STORAGESUBTYPE="" URAM="0" VARIABLE="add29_3_31_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT0_level1_Block_entry14_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.572</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:296</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>41</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_18_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:296" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln296"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0_2_Pipeline_VITIS_LOOP_1013_1_VITIS_LOOP_1014_2</Name>
            <Loops>
                <VITIS_LOOP_1013_1_VITIS_LOOP_1014_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.450 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.450 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.450 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1013_1_VITIS_LOOP_1014_2>
                        <Name>VITIS_LOOP_1013_1_VITIS_LOOP_1014_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>36.360 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1013_1_VITIS_LOOP_1014_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1014~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:296</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1013_1_VITIS_LOOP_1014_2>
                            <Name>VITIS_LOOP_1013_1_VITIS_LOOP_1014_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1013~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:296</SourceLocation>
                        </VITIS_LOOP_1013_1_VITIS_LOOP_1014_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>528</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2522</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1013_1_VITIS_LOOP_1014_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1013_2_fu_1129_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1013" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1013_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1013_1_VITIS_LOOP_1014_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1013_fu_1141_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1013" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1013"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1013_1_VITIS_LOOP_1014_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1014_fu_2081_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1014" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1014"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.145</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.270 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.995 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1010~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:296</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4629</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3710</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>write_tmp_FT0_4_Pipeline_VITIS_LOOP_1013_1_VITIS_LOOP_1014_2</Name>
            <Loops>
                <VITIS_LOOP_1013_1_VITIS_LOOP_1014_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.450 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.450 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.450 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1013_1_VITIS_LOOP_1014_2>
                        <Name>VITIS_LOOP_1013_1_VITIS_LOOP_1014_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>36.360 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1013_1_VITIS_LOOP_1014_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1014~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:297</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1013_1_VITIS_LOOP_1014_2>
                            <Name>VITIS_LOOP_1013_1_VITIS_LOOP_1014_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1013~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:297</SourceLocation>
                        </VITIS_LOOP_1013_1_VITIS_LOOP_1014_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>528</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2522</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1013_1_VITIS_LOOP_1014_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1013_1_fu_1129_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1013" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1013_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1013_1_VITIS_LOOP_1014_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1013_fu_1141_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1013" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1013"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1013_1_VITIS_LOOP_1014_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1014_fu_2081_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1014" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1014"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.145</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.270 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.995 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1010~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:297</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4629</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3710</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT0_level1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>185</Best-caseLatency>
                    <Average-caseLatency>185</Average-caseLatency>
                    <Worst-caseLatency>185</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.841 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.841 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.841 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>186</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>186</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>784</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>123105</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>95696</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_0_val3_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_0_val3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_0_val3_c12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_0_val3_c12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_1_val5_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_1_val5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_1_val5_c13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_1_val5_c13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_2_val7_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_2_val7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_2_val7_c14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_2_val7_c14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_3_val9_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_3_val9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_3_val9_c15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_3_val9_c15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_4_val11_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_4_val11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_4_val11_c16_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_4_val11_c16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_5_val13_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_5_val13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_5_val13_c17_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_5_val13_c17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_6_val15_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_6_val15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_6_val15_c18_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_6_val15_c18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_7_val17_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_7_val17_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_7_val17_c19_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_7_val17_c19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_8_val19_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_8_val19_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_8_val19_c20_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_8_val19_c20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_9_val21_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_9_val21_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_9_val21_c21_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_9_val21_c21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_10_val23_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_10_val23_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_10_val23_c22_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_10_val23_c22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_11_val25_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_11_val25_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_11_val25_c23_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_11_val25_c23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_12_val27_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_12_val27_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_12_val27_c24_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_12_val27_c24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_13_val29_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_13_val29_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_13_val29_c25_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_13_val29_c25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_14_val31_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_14_val31_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_14_val31_c26_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_14_val31_c26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_15_val33_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_15_val33_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_15_val33_c27_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_15_val33_c27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_16_val35_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_16_val35_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_16_val35_c28_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_16_val35_c28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_17_val37_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_17_val37_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_17_val37_c29_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_17_val37_c29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_18_val39_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_18_val39_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_18_val39_c30_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_18_val39_c30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_19_val41_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_19_val41_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_19_val41_c31_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_19_val41_c31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_20_val43_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_20_val43_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_20_val43_c32_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_20_val43_c32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_21_val45_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_21_val45_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_21_val45_c33_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_21_val45_c33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_22_val47_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_22_val47_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_22_val47_c34_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_22_val47_c34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_23_val49_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_23_val49_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_23_val49_c35_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_23_val49_c35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_24_val51_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_24_val51_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_24_val51_c36_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_24_val51_c36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_25_val53_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_25_val53_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_25_val53_c37_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_25_val53_c37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_26_val55_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_26_val55_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_26_val55_c38_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_26_val55_c38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_27_val57_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_27_val57_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_27_val57_c39_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_27_val57_c39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_28_val59_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_28_val59_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_28_val59_c40_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_28_val59_c40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_29_val61_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_29_val61_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_29_val61_c41_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_29_val61_c41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_30_val63_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_30_val63_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_30_val63_c42_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_30_val63_c42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_31_val65_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_31_val65_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_0_31_val65_c43_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_0_31_val65_c43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_0_val67_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_0_val67_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_0_val67_c44_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_0_val67_c44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_1_val69_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_1_val69_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_1_val69_c45_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_1_val69_c45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_2_val71_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_2_val71_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_2_val71_c46_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_2_val71_c46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_3_val73_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_3_val73_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_3_val73_c47_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_3_val73_c47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_4_val75_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_4_val75_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_4_val75_c48_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_4_val75_c48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_5_val77_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_5_val77_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_5_val77_c49_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_5_val77_c49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_6_val79_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_6_val79_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_6_val79_c50_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_6_val79_c50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_7_val81_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_7_val81_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_7_val81_c51_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_7_val81_c51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_8_val83_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_8_val83_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_8_val83_c52_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_8_val83_c52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_9_val85_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_9_val85_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_9_val85_c53_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_9_val85_c53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_10_val87_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_10_val87_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_10_val87_c54_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_10_val87_c54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_11_val89_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_11_val89_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_11_val89_c55_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_11_val89_c55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_12_val91_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_12_val91_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_12_val91_c56_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_12_val91_c56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_13_val93_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_13_val93_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_13_val93_c57_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_13_val93_c57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_14_val95_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_14_val95_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_14_val95_c58_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_14_val95_c58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_15_val97_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_15_val97_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_15_val97_c59_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_15_val97_c59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_16_val99_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_16_val99_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_16_val99_c60_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_16_val99_c60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_17_val101_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_17_val101_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_17_val101_c61_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_17_val101_c61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_18_val103_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_18_val103_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_18_val103_c62_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_18_val103_c62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_19_val105_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_19_val105_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_19_val105_c63_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_19_val105_c63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_20_val107_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_20_val107_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_20_val107_c64_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_20_val107_c64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_21_val109_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_21_val109_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_21_val109_c65_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_21_val109_c65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_22_val111_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_22_val111_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_22_val111_c66_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_22_val111_c66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_23_val113_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_23_val113_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_23_val113_c67_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_23_val113_c67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_24_val115_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_24_val115_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_24_val115_c68_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_24_val115_c68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_25_val117_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_25_val117_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_25_val117_c69_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_25_val117_c69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_26_val119_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_26_val119_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_26_val119_c70_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_26_val119_c70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_27_val121_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_27_val121_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_27_val121_c71_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_27_val121_c71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_28_val123_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_28_val123_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_28_val123_c72_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_28_val123_c72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_29_val125_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_29_val125_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_29_val125_c73_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_29_val125_c73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_30_val127_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_30_val127_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_30_val127_c74_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_30_val127_c74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_31_val129_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_31_val129_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_1_31_val129_c75_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_1_31_val129_c75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_0_val131_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_0_val131_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_0_val131_c76_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_0_val131_c76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_1_val133_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_1_val133_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_1_val133_c77_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_1_val133_c77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_2_val135_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_2_val135_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_2_val135_c78_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_2_val135_c78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_3_val137_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_3_val137_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_3_val137_c79_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_3_val137_c79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_4_val139_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_4_val139_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_4_val139_c80_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_4_val139_c80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_5_val141_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_5_val141_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_5_val141_c81_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_5_val141_c81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_6_val143_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_6_val143_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_6_val143_c82_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_6_val143_c82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_7_val145_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_7_val145_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_7_val145_c83_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_7_val145_c83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_8_val147_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_8_val147_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_8_val147_c84_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_8_val147_c84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_9_val149_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_9_val149_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_9_val149_c85_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_9_val149_c85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_10_val151_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_10_val151_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_10_val151_c86_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_10_val151_c86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_11_val153_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_11_val153_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_11_val153_c87_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_11_val153_c87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_12_val155_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_12_val155_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_12_val155_c88_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_12_val155_c88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_13_val157_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_13_val157_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_13_val157_c89_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_13_val157_c89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_14_val159_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_14_val159_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_14_val159_c90_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_14_val159_c90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_15_val161_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_15_val161_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_15_val161_c91_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_15_val161_c91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_16_val163_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_16_val163_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_16_val163_c92_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_16_val163_c92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_17_val165_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_17_val165_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_17_val165_c93_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_17_val165_c93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_18_val167_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_18_val167_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_18_val167_c94_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_18_val167_c94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_19_val169_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_19_val169_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_19_val169_c95_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_19_val169_c95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_20_val171_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_20_val171_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_20_val171_c96_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_20_val171_c96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_21_val173_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_21_val173_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_21_val173_c97_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_21_val173_c97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_22_val175_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_22_val175_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_22_val175_c98_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_22_val175_c98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_23_val177_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_23_val177_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_23_val177_c99_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_23_val177_c99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_24_val179_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_24_val179_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_24_val179_c100_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_24_val179_c100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_25_val181_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_25_val181_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_25_val181_c101_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_25_val181_c101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_26_val183_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_26_val183_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_26_val183_c102_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_26_val183_c102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_27_val185_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_27_val185_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_27_val185_c103_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_27_val185_c103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_28_val187_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_28_val187_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_28_val187_c104_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_28_val187_c104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_29_val189_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_29_val189_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_29_val189_c105_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_29_val189_c105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_30_val191_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_30_val191_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_30_val191_c106_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_30_val191_c106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_31_val193_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_31_val193_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_2_31_val193_c107_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_2_31_val193_c107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_0_val195_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_0_val195_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_0_val195_c108_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_0_val195_c108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_1_val197_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_1_val197_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_1_val197_c109_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_1_val197_c109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_2_val199_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_2_val199_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_2_val199_c110_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_2_val199_c110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_3_val201_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_3_val201_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_3_val201_c111_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_3_val201_c111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_4_val203_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_4_val203_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_4_val203_c112_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_4_val203_c112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_5_val205_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_5_val205_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_5_val205_c113_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_5_val205_c113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_6_val207_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_6_val207_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_6_val207_c114_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_6_val207_c114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_7_val209_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_7_val209_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_7_val209_c115_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_7_val209_c115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_8_val211_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_8_val211_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_8_val211_c116_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_8_val211_c116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_9_val213_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_9_val213_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_9_val213_c117_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_9_val213_c117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_10_val215_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_10_val215_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_10_val215_c118_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_10_val215_c118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_11_val217_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_11_val217_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_11_val217_c119_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_11_val217_c119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_12_val219_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_12_val219_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_12_val219_c120_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_12_val219_c120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_13_val221_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_13_val221_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_13_val221_c121_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_13_val221_c121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_14_val223_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_14_val223_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_14_val223_c122_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_14_val223_c122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_15_val225_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_15_val225_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_15_val225_c123_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_15_val225_c123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_16_val227_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_16_val227_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_16_val227_c124_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_16_val227_c124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_17_val229_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_17_val229_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_17_val229_c125_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_17_val229_c125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_18_val231_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_18_val231_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_18_val231_c126_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_18_val231_c126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_19_val233_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_19_val233_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_19_val233_c127_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_19_val233_c127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_20_val235_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_20_val235_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_20_val235_c128_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_20_val235_c128"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_21_val237_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_21_val237_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_21_val237_c129_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_21_val237_c129"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_22_val239_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_22_val239_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_22_val239_c130_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_22_val239_c130"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_23_val241_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_23_val241_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_23_val241_c131_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_23_val241_c131"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_24_val243_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_24_val243_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_24_val243_c132_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_24_val243_c132"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_25_val245_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_25_val245_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_25_val245_c133_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_25_val245_c133"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_26_val247_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_26_val247_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_26_val247_c134_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_26_val247_c134"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_27_val249_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_27_val249_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_27_val249_c135_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_27_val249_c135"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_28_val251_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_28_val251_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_28_val251_c136_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_28_val251_c136"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_29_val253_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_29_val253_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_29_val253_c137_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_29_val253_c137"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_30_val255_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_30_val255_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_30_val255_c138_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_30_val255_c138"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_31_val257_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_31_val257_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tmp_1_3_31_val257_c139_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="tmp_1_3_31_val257_c139"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln296_loc_c_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="4 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln296_loc_c_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln296_loc_c140_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:294" STORAGESIZE="4 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln296_loc_c140_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_tmp_FT0</Name>
            <Loops>
                <VITIS_LOOP_1013_1_VITIS_LOOP_1014_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.450 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.450 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.450 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1013_1_VITIS_LOOP_1014_2>
                        <Name>VITIS_LOOP_1013_1_VITIS_LOOP_1014_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>36.360 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1013_1_VITIS_LOOP_1014_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1014</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1013_1_VITIS_LOOP_1014_2>
                            <Name>VITIS_LOOP_1013_1_VITIS_LOOP_1014_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1013</SourceLocation>
                        </VITIS_LOOP_1013_1_VITIS_LOOP_1014_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>528</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2522</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1013_1_VITIS_LOOP_1014_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1013_3_fu_1129_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1013" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1013_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1013_1_VITIS_LOOP_1014_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1013_fu_1141_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1013" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1013"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1013_1_VITIS_LOOP_1014_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1014_fu_2081_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1014" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1014"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT0_level1</Name>
            <Loops>
                <VITIS_LOOP_314_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.253</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1134</Best-caseLatency>
                    <Average-caseLatency>1134</Average-caseLatency>
                    <Worst-caseLatency>1134</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.154 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.154 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.154 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1134</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_314_1>
                        <Name>VITIS_LOOP_314_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>6</TripCount>
                        <Latency>1122</Latency>
                        <AbsoluteTimeLatency>5.099 us</AbsoluteTimeLatency>
                        <IterationLatency>187</IterationLatency>
                        <PipelineDepth>187</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT0_level1_fu_1362</Instance>
                        </InstanceList>
                    </VITIS_LOOP_314_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:314</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_314_1>
                            <Name>VITIS_LOOP_314_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:314</SourceLocation>
                        </VITIS_LOOP_314_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>784</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>140561</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>103937</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_314_1" OPTYPE="add" PRAGMA="" RTLNAME="j0_3_fu_3863_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:314" STORAGESUBTYPE="" URAM="0" VARIABLE="j0_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT0_level0</Name>
            <Loops>
                <VITIS_LOOP_271_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.253</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53668</Best-caseLatency>
                    <Average-caseLatency>53668</Average-caseLatency>
                    <Worst-caseLatency>53668</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.244 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.244 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.244 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53668</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_271_1>
                        <Name>VITIS_LOOP_271_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>45</TripCount>
                        <Latency>51120</Latency>
                        <AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
                        <IterationLatency>1136</IterationLatency>
                        <PipelineDepth>1136</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_FT0_level1_fu_1008</Instance>
                        </InstanceList>
                    </VITIS_LOOP_271_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:271</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_271_1>
                            <Name>VITIS_LOOP_271_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:271</SourceLocation>
                        </VITIS_LOOP_271_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>784</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>141962</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>113261</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_2_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_3_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_4_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_5_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_6_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_7_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_8_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_9_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_10_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_11_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_0_15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:258" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_2_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_3_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_4_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_5_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_6_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_7_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_8_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_9_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_10_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_11_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="A_1_15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:262" STORAGESIZE="32 53 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="A_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_2_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_3_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_4_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_5_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_6_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_8_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_9_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_10_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_16_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_18_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_19_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_20_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_21_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_22_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_23_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_24_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_25_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_26_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_27_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_28_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_29_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_30_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_31_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_32_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_33_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_34_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_35_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_36_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_37_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_38_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_39_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_40_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_41_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_42_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_43_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_44_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_45_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_46_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_47_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_48_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_49_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_50_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_51_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_52_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_53_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_54_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_55_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_56_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_57_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_58_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_59_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_60_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_61_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_62_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_63_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_64_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_64"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_65_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_65"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_66_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_66"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_67_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_67"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_68_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_68"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_69_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_69"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_70_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_70"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_71_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_71"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_72_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_72"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_73_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_73"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_74_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_74"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_75_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_75"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_76_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_76"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_77_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_77"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_78_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_78"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_79_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_79"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_80_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_80"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_81_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_81"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_82_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_82"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_83_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_83"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_84_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_84"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_85_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_85"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_86_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_86"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_87_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_87"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_88_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_88"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_89_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_89"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_90_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_90"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_91_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_91"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_92_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_92"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_93_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_93"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_94_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_94"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_95_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_95"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_96_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_96"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_97_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_97"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_98_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_98"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_99_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_99"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_100_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_100"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_101_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_101"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_102_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_102"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_103_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_103"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_104_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_104"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_105_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_105"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_106_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_106"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_107_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_107"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_108_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_108"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_109_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_109"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_110_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_110"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_111_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_111"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_112_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_112"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_113_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_113"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_114_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_114"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_115_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_115"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_116_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_116"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_117_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_117"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_118_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_118"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_119_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_119"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_120_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_120"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_121_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_121"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_122_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_122"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_123_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_123"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_124_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_124"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_125_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_125"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_126_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_126"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_127_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:266" STORAGESIZE="32 318 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_1" OPTYPE="add" PRAGMA="" RTLNAME="i0_3_fu_1175_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="i0_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_C_FT1_Pipeline_VITIS_LOOP_724_1_VITIS_LOOP_725_2</Name>
            <Loops>
                <VITIS_LOOP_724_1_VITIS_LOOP_725_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>386</Best-caseLatency>
                    <Average-caseLatency>386</Average-caseLatency>
                    <Worst-caseLatency>386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.754 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.754 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.754 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>386</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_724_1_VITIS_LOOP_725_2>
                        <Name>VITIS_LOOP_724_1_VITIS_LOOP_725_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>384</TripCount>
                        <Latency>384</Latency>
                        <AbsoluteTimeLatency>1.745 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_724_1_VITIS_LOOP_725_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:725</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_724_1_VITIS_LOOP_725_2>
                            <Name>VITIS_LOOP_724_1_VITIS_LOOP_725_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:724</SourceLocation>
                        </VITIS_LOOP_724_1_VITIS_LOOP_725_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_1_VITIS_LOOP_725_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln724_1_fu_2084_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:724" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln724_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_1_VITIS_LOOP_725_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln724_fu_2101_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:724" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_724_1_VITIS_LOOP_725_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln725_fu_2633_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:725" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln725"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_C_FT1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>194</Average-caseLatency>
                    <Worst-caseLatency>387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.882 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.759 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 387</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:721</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_D_FT1_5_Pipeline_VITIS_LOOP_800_1_VITIS_LOOP_801_2</Name>
            <Loops>
                <VITIS_LOOP_800_1_VITIS_LOOP_801_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.904</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.450 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.450 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.450 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_800_1_VITIS_LOOP_801_2>
                        <Name>VITIS_LOOP_800_1_VITIS_LOOP_801_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>36.360 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_800_1_VITIS_LOOP_801_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:801</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_800_1_VITIS_LOOP_801_2>
                            <Name>VITIS_LOOP_800_1_VITIS_LOOP_801_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:800</SourceLocation>
                        </VITIS_LOOP_800_1_VITIS_LOOP_801_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_800_1_VITIS_LOOP_801_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln800_1_fu_1310_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:800" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln800_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_800_1_VITIS_LOOP_801_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln800_fu_1322_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:800" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln800"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_800_1_VITIS_LOOP_801_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln801_fu_1366_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:801" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln801"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_D_FT1_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.904</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.270 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.995 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:797</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_tmp_FT1_1_Pipeline_VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3</Name>
            <Loops>
                <VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.201</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.445 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.445 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.445 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>98</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3>
                        <Name>VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3</Name>
                        <Slack>3.32</Slack>
                        <TripCount>48</TripCount>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.436 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:880</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3>
                            <Name>VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:878</SourceLocation>
                        </VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>304</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1192</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln876_1_fu_883_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:876" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln876_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln876_fu_936_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:876" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln876"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_fu_975_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln878"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln883_fu_1015_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:883" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln883"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln884_fu_1035_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:884" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln884"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln880_fu_1428_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:880" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln880"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_1_fu_906_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln878_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_tmp_FT1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.201</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>99</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.227 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 99</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:873</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>308</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1227</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1181</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT1_level1_Block_entry4_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.706</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln386_fu_18_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln386"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_D_FT1_Pipeline_VITIS_LOOP_800_1_VITIS_LOOP_801_2</Name>
            <Loops>
                <VITIS_LOOP_800_1_VITIS_LOOP_801_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.904</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.450 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.450 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.450 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_800_1_VITIS_LOOP_801_2>
                        <Name>VITIS_LOOP_800_1_VITIS_LOOP_801_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>36.360 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_800_1_VITIS_LOOP_801_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:801~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_800_1_VITIS_LOOP_801_2>
                            <Name>VITIS_LOOP_800_1_VITIS_LOOP_801_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:800~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386</SourceLocation>
                        </VITIS_LOOP_800_1_VITIS_LOOP_801_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_800_1_VITIS_LOOP_801_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln800_1_fu_1310_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:800" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln800_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_800_1_VITIS_LOOP_801_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln800_fu_1322_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:800" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln800"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_800_1_VITIS_LOOP_801_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln801_fu_1366_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:801" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln801"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_D_FT1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.270 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.995 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:797~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>224</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_tmp_FT1_Pipeline_VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3</Name>
            <Loops>
                <VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.594</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.445 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.445 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.445 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>98</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3>
                        <Name>VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3</Name>
                        <Slack>3.32</Slack>
                        <TripCount>48</TripCount>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.436 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:880~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:387</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3>
                            <Name>VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:878~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:387</SourceLocation>
                        </VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>326</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1320</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln876_1_fu_903_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:876" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln876_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln876_fu_918_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:876" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln876"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_fu_974_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln878"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1000_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:873" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln886_fu_1077_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:886" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln883_fu_1086_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:883" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln883"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln884_fu_1095_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:884" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln884"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_1105_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:886" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln894_fu_1369_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:894" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln894"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln902_fu_1487_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:902" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln902"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln910_fu_1521_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:910" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln910"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln880_fu_1395_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:880" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln880"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln878_1_fu_1400_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln878_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_tmp_FT1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.594</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>51</Average-caseLatency>
                    <Worst-caseLatency>100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.232 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.455 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 100</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:873~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:387</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>344</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1397</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task2_intra</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.322</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.635 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.635 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.635 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>384</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>22405</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11173</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3947" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_0_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3948" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_0_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3949" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_0_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3950" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_0_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3951" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_1_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3952" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_1_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3953" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_1_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3954" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_1_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3955" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_2_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3956" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_2_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3957" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_2_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3958" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_2_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3959" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_3_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3960" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_3_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3961" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_3_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3962" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_3_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3963" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_4_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3964" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_4_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3965" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_4_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3966" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_4_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3967" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_5_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3968" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_5_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3969" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_5_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3970" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_5_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3971" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_6_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3972" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_6_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3973" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_6_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3974" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_6_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3975" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_7_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3976" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_7_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3977" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_7_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3978" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_7_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3979" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_8_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3980" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_8_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3981" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_8_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3982" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_8_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3983" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_9_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3984" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_9_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3985" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_9_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3986" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_9_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3987" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_10_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3988" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_10_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3989" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_10_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3990" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_10_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3991" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_11_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3992" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_11_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3993" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_11_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3994" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_11_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3995" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_12_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3996" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_12_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3997" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_12_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3998" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_12_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3999" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_13_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4000" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_13_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4001" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_13_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4002" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_13_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4003" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_14_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4004" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_14_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4005" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_14_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4006" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_14_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4007" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_15_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4008" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_15_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4009" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_15_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4010" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_15_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4011" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_16_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4012" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_16_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4013" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_16_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4014" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_16_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4015" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_17_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4016" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_17_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4017" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_17_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4018" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_17_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4019" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_18_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4020" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_18_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4021" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_18_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4022" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_18_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4023" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_19_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4024" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_19_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4025" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_19_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4026" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_19_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4027" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_20_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4028" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_20_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4029" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_20_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4030" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_20_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4031" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_21_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4032" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_21_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4033" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_21_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4034" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_21_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4035" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_22_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4036" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_22_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4037" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_22_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4038" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_22_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4039" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_23_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4040" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_23_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4041" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_23_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4042" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_23_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4043" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_24_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4044" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_24_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4045" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_24_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4046" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_24_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4047" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_25_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4048" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_25_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4049" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_25_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4050" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_25_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4051" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_26_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4052" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_26_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4053" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_26_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4054" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_26_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4055" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_27_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4056" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_27_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4057" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_27_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4058" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_27_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4059" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_28_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4060" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_28_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4061" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_28_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4062" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_28_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4063" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_29_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4064" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_29_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4065" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_29_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4066" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_29_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4067" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_30_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4068" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_30_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4069" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_30_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4070" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_30_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4071" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_0_31_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4072" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_1_31_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4073" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_2_31_out"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4074" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:499" STORAGESUBTYPE="" URAM="0" VARIABLE="D_3_31_out"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>task3_intra_Pipeline_VITIS_LOOP_509_1</Name>
            <Loops>
                <VITIS_LOOP_509_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>165</Best-caseLatency>
                    <Average-caseLatency>165</Average-caseLatency>
                    <Worst-caseLatency>165</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.750 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.750 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>165</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_509_1>
                        <Name>VITIS_LOOP_509_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>48</TripCount>
                        <Latency>163</Latency>
                        <AbsoluteTimeLatency>0.741 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_509_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:509</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_509_1>
                            <Name>VITIS_LOOP_509_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:509</SourceLocation>
                        </VITIS_LOOP_509_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>769</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>94108</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>72199</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_509_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln509_fu_7074_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:509" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_509_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln520_fu_7176_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4375" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4376" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4377" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4378" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4204" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4205" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4289" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4332" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4379" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4380" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1668_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4381" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1668_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4382" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1668_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4206" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4207" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4290" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4333" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1669_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4383" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4384" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2679_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4385" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2679_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4386" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2679_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4208" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4209" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4291" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4334" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2680_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4387" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4388" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3690_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4389" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3690_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4390" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3690_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4210" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4211" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4292" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4335" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3691_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4391" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4392" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4393" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4394" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4212" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4213" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4293" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4336" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4395" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4396" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4397" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4398" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4214" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4215" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4294" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4337" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4399" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4400" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4401" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4402" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4216" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4217" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4295" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4338" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4403" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4404" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4405" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4406" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4218" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4219" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4296" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4339" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4407" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4408" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4409" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4410" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4220" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4221" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4297" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4340" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4411" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4412" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4413" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4414" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4222" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4223" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4298" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4341" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4415" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4416" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4417" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4418" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4224" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4225" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4299" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4342" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4419" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4420" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4421" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4422" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4226" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4227" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4300" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4343" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4423" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4424" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4425" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4426" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4228" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4229" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4301" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4344" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4427" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4428" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4429" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4430" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4230" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4231" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4302" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4345" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4431" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4432" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4433" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4434" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4232" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4233" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4303" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4346" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4435" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4436" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4437" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4438" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4234" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4235" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4304" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4347" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4439" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4440" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4441" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4442" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4236" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4237" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4305" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4348" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4443" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4444" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4445" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4446" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4238" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4239" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4306" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4349" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4447" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4448" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4449" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4450" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4240" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4241" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4307" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4350" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4451" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4452" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4453" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4454" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4242" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4243" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4308" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4351" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4455" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4456" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4457" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4458" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4244" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4245" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4309" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4352" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4459" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4460" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4461" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4462" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4246" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4247" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4310" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4353" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4463" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4464" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4465" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4466" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4248" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4249" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4311" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4354" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4467" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4468" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4469" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4470" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4250" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4251" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4312" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4355" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4471" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4472" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4473" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4474" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4252" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4253" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4313" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4356" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4475" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4476" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4477" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4478" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4254" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4255" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4314" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4357" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4479" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4480" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4481" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4482" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4256" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4257" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4315" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4358" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4483" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4484" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4485" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4486" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4258" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4259" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4316" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4359" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4487" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4488" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4489" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4490" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4260" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4261" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4317" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4360" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4491" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4492" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4493" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4494" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4262" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4263" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4318" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4361" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4495" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4496" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4497" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4498" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4264" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4265" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4319" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4362" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4499" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4500" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4501" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4502" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4266" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4267" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4320" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4363" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4503" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4504" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4505" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4506" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4268" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4269" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4321" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4364" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4507" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4508" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4509" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4510" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4270" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4271" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4322" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4365" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4511" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4512" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4513" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4514" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4272" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4273" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4323" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4366" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4515" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4516" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4517" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4518" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4274" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4275" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4324" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4367" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4519" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4520" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4521" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4522" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4276" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4277" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4325" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4368" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4523" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4524" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4525" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4526" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4278" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4279" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4326" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4369" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4527" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4528" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4529" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4530" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4280" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4281" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4327" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4370" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4531" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4532" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4533" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4534" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4282" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4283" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4328" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4371" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4535" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4536" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4537" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4538" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4284" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4285" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4329" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4372" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4539" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4540" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4541" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4542" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4286" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4287" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4330" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4373" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4543" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4544" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4545" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4375" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4288" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4204" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4289" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4332" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4376" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4377" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4378" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4379" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4205" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4206" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4290" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4333" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4380" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4381" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4382" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4383" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4207" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4208" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4291" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4334" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4384" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4385" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4386" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4387" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4209" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4210" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4292" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4335" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4388" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4389" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4390" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4391" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4211" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4212" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4293" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4336" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4392" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4393" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4394" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4395" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4213" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4214" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4294" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4337" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4396" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4397" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4398" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4399" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4215" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4216" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4295" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4338" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4400" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4401" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4402" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4403" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4217" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4218" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4296" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4339" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4404" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4405" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4406" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4407" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4219" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4220" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4297" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4340" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4408" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4409" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4410" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4411" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4221" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4222" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4298" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4341" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4412" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4413" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4414" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4415" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4223" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4224" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4299" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4342" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4416" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4417" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4418" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4419" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4225" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4226" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4300" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4343" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4420" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4421" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4422" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4423" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4227" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4228" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4301" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4344" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4424" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4425" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4426" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4427" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4229" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4230" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4302" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4345" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4428" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4429" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4430" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4431" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4231" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4232" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4303" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4346" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4432" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4433" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4434" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4435" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4233" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4234" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4304" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4347" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4436" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4437" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4438" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4439" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4235" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4236" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4305" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4348" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4440" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4441" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4442" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4443" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4237" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4238" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4306" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4349" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4444" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4445" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4446" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4447" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4239" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4240" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4307" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4350" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4448" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4449" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4450" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4451" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4241" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4242" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4308" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4351" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4452" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4453" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4454" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4455" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4243" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4244" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4309" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4352" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4456" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4457" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4458" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4459" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4245" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4246" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4310" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4353" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4460" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4461" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4462" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4463" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4247" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4248" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4311" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4354" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4464" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4465" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4466" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4467" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4249" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4250" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4312" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4355" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4468" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4469" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4470" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4471" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4251" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4252" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4313" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4356" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4472" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4473" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4474" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4475" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4253" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4254" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4314" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4357" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4476" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4477" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4478" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4479" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4255" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4256" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4315" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4358" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4480" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4481" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4482" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4483" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4257" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4258" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4316" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4359" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4484" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4485" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4486" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4487" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4259" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4260" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4317" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4360" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4488" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4489" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4490" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4491" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4261" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4262" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4318" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4361" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4492" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4493" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4494" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4495" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4263" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4264" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4319" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4362" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4496" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4497" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4498" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4499" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4265" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4266" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4320" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4363" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4500" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4501" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4502" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4503" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4267" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4268" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4321" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4364" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4504" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4505" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4506" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4507" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4269" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4270" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4322" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4365" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4508" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4509" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4510" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4511" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4271" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4272" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4323" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4366" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4512" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4513" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4514" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4515" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4273" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4274" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4324" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4367" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4516" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4517" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4518" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4519" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4275" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4276" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4325" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4368" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4520" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4521" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4522" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4523" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4277" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4278" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4326" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4369" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4524" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4525" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4526" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4527" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4279" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4280" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4327" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4370" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4528" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4529" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4530" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4531" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4281" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4282" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4328" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4371" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4532" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4533" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4534" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4535" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4283" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4284" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4329" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4372" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4536" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4537" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4538" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4539" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4285" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4286" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4330" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4373" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4540" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4541" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4542" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4543" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4287" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4288" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4331" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4374" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4544" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4545" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4375" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4376" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4289" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4204" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4290" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4332" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4377" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4378" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4379" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4380" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4205" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4206" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4291" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4333" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4381" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4382" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4383" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4384" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4207" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4208" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4292" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4334" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4385" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4386" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4387" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4388" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4209" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4210" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4293" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4335" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4389" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4390" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4391" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4392" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4211" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4212" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4294" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4336" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4393" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4394" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4395" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4396" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4213" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4214" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4295" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4337" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4397" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4398" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4399" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4400" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4215" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4216" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4296" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4338" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4401" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4402" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4403" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4404" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4217" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4218" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4297" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4339" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4405" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4406" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4407" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4408" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4219" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4220" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4298" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4340" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4409" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4410" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4411" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4412" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4221" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4222" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4299" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4341" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4413" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4414" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4415" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4416" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4223" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4224" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4300" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4342" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4417" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4418" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4419" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4420" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4225" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4226" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4301" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4343" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_24_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4421" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4422" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4423" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4424" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4227" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4228" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4302" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4344" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_24_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4425" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4426" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4427" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4428" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4229" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4230" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4303" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4345" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_24_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4429" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4430" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4431" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4432" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4231" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4232" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4304" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4346" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_24_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4433" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4434" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4435" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4436" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4233" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4234" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4305" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4347" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_25_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4437" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4438" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4439" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4440" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4235" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4236" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4306" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4348" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_25_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4441" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4442" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4443" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4444" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4237" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4238" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4307" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4349" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_25_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4445" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4446" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4447" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4448" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4239" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4240" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4308" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4350" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_25_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4449" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4450" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4451" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4452" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4241" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4242" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4309" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4351" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_26_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4453" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4454" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4455" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4456" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4243" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4244" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4310" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4352" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_26_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4457" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4458" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4459" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4460" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4245" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4246" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4311" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4353" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_26_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4461" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4462" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4463" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4464" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4247" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4248" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4312" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4354" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_26_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4465" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4466" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4467" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4468" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4249" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4250" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4313" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4355" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_27_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4469" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4470" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4471" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4472" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4251" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4252" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4314" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4356" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_27_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4473" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4474" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4475" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4476" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4253" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4254" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4315" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4357" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_27_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4477" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4478" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4479" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4480" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4255" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4256" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4316" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4358" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_27_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4481" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4482" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4483" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4484" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4257" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4258" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4317" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4359" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_28_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4485" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4486" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4487" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4488" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4259" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4260" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4318" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4360" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_28_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4489" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4490" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4491" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4492" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4261" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4262" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4319" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4361" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_28_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4493" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4494" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4495" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4496" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4263" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4264" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4320" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4362" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_28_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4497" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4498" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4499" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4500" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4265" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4266" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4321" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4363" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_29_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4501" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4502" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4503" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4504" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4267" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4268" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4322" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4364" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_29_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4505" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4506" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4507" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4508" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4269" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4270" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4323" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4365" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_29_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4509" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4510" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4511" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4512" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4271" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4272" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4324" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4366" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_29_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4513" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4514" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4515" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4516" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4273" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4274" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4325" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4367" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_30_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4517" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4518" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4519" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4520" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4275" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4276" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4326" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4368" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_30_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4521" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4522" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4523" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4524" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4277" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4278" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4327" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4369" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_30_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4525" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4526" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4527" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4528" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4279" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4280" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4328" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4370" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_30_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4529" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4530" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4531" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4532" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4281" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4282" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4329" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4371" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_31_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4533" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4534" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4535" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4536" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4283" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4284" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4330" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4372" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_31_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4537" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4538" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4539" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4540" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4285" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4286" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4331" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4373" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_31_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4541" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4542" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4543" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4544" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4287" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4288" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U4331" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_509_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U4374" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_31_3_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>task3_intra</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.764 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.764 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.764 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>769</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>98218</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>73407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln520_fu_3571_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln520"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT1_level1_Block_entry49_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.135</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:390</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln390_fu_12_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:390" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln390"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_D_FT1_3_Pipeline_VITIS_LOOP_1091_1_VITIS_LOOP_1092_2</Name>
            <Loops>
                <VITIS_LOOP_1091_1_VITIS_LOOP_1092_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.450 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.450 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.450 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1091_1_VITIS_LOOP_1092_2>
                        <Name>VITIS_LOOP_1091_1_VITIS_LOOP_1092_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>36.360 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1091_1_VITIS_LOOP_1092_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1092~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:390</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1091_1_VITIS_LOOP_1092_2>
                            <Name>VITIS_LOOP_1091_1_VITIS_LOOP_1092_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1091~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:390</SourceLocation>
                        </VITIS_LOOP_1091_1_VITIS_LOOP_1092_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>528</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2522</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1091_1_VITIS_LOOP_1092_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1091_1_fu_1129_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1091" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1091_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1091_1_VITIS_LOOP_1092_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1091_fu_1141_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1091" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1091"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1091_1_VITIS_LOOP_1092_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1092_fu_2081_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1092" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1092"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_D_FT1_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.145</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.270 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.995 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1088~/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:390</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4629</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3710</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT1_level1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.594</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>172</Best-caseLatency>
                    <Average-caseLatency>172</Average-caseLatency>
                    <Worst-caseLatency>172</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.782 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.782 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.782 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>169</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>169</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1153</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>135222</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>101483</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j0_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="3 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="j0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j0_c1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="3 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="j0_c1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_0_val1_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_0_val1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_1_val2_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_1_val2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_2_val3_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_2_val3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_3_val4_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_3_val4_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_4_val5_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_4_val5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_5_val6_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_5_val6_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_6_val7_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_6_val7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_7_val8_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_7_val8_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_8_val9_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_8_val9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_9_val10_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_9_val10_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_10_val11_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_10_val11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_11_val12_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_11_val12_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_12_val13_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_12_val13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_13_val14_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_13_val14_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_14_val15_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_14_val15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_15_val16_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_15_val16_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_16_val17_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_16_val17_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_17_val18_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_17_val18_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_18_val19_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_18_val19_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_19_val20_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_19_val20_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_20_val21_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_20_val21_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_21_val22_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_21_val22_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_22_val23_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_22_val23_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_23_val24_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_23_val24_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_24_val25_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_24_val25_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_25_val26_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_25_val26_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_26_val27_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_26_val27_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_27_val28_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_27_val28_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_28_val29_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_28_val29_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_29_val30_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_29_val30_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_30_val31_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_30_val31_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_0_31_val32_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_0_31_val32_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_0_val33_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_0_val33_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_1_val34_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_1_val34_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_2_val35_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_2_val35_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_3_val36_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_3_val36_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_4_val37_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_4_val37_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_5_val38_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_5_val38_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_6_val39_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_6_val39_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_7_val40_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_7_val40_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_8_val41_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_8_val41_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_9_val42_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_9_val42_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_10_val43_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_10_val43_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_11_val44_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_11_val44_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_12_val45_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_12_val45_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_13_val46_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_13_val46_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_14_val47_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_14_val47_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_15_val48_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_15_val48_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_16_val49_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_16_val49_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_17_val50_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_17_val50_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_18_val51_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_18_val51_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_19_val52_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_19_val52_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_20_val53_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_20_val53_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_21_val54_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_21_val54_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_22_val55_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_22_val55_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_23_val56_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_23_val56_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_24_val57_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_24_val57_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_25_val58_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_25_val58_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_26_val59_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_26_val59_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_27_val60_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_27_val60_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_28_val61_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_28_val61_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_29_val62_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_29_val62_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_30_val63_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_30_val63_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_1_31_val64_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_1_31_val64_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_0_val65_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_0_val65_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_1_val66_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_1_val66_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_2_val67_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_2_val67_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_3_val68_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_3_val68_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_4_val69_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_4_val69_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_5_val70_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_5_val70_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_6_val71_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_6_val71_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_7_val72_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_7_val72_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_8_val73_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_8_val73_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_9_val74_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_9_val74_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_10_val75_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_10_val75_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_11_val76_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_11_val76_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_12_val77_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_12_val77_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_13_val78_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_13_val78_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_14_val79_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_14_val79_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_15_val80_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_15_val80_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_16_val81_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_16_val81_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_17_val82_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_17_val82_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_18_val83_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_18_val83_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_19_val84_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_19_val84_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_20_val85_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_20_val85_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_21_val86_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_21_val86_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_22_val87_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_22_val87_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_23_val88_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_23_val88_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_24_val89_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_24_val89_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_25_val90_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_25_val90_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_26_val91_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_26_val91_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_27_val92_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_27_val92_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_28_val93_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_28_val93_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_29_val94_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_29_val94_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_30_val95_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_30_val95_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_2_31_val96_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_2_31_val96_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_0_val97_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_0_val97_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_1_val98_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_1_val98_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_2_val99_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_2_val99_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_3_val100_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_3_val100_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_4_val101_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_4_val101_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_5_val102_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_5_val102_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_6_val103_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_6_val103_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_7_val104_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_7_val104_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_8_val105_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_8_val105_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_9_val106_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_9_val106_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_10_val107_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_10_val107_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_11_val108_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_11_val108_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_12_val109_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_12_val109_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_13_val110_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_13_val110_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_14_val111_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_14_val111_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_15_val112_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_15_val112_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_16_val113_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_16_val113_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_17_val114_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_17_val114_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_18_val115_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_18_val115_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_19_val116_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_19_val116_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_20_val117_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_20_val117_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_21_val118_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_21_val118_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_22_val119_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_22_val119_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_23_val120_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_23_val120_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_24_val121_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_24_val121_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_25_val122_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_25_val122_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_26_val123_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_26_val123_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_27_val124_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_27_val124_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_28_val125_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_28_val125_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_29_val126_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_29_val126_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_30_val127_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_30_val127_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_2_3_31_val128_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_2_3_31_val128_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="i0_cast2_loc_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="7 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="i0_cast2_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln386_loc_c_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="7 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln386_loc_c_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln386_loc_c2_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="7 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln386_loc_c2_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_0_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_0_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_1_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_1_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_2_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_2_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_3_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_3_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_4_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_4_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_5_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_5_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_6_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_6_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_7_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_7_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_8_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_8_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_9_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_9_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_10_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_10_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_11_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_11_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_12_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_12_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_13_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_13_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_14_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_14_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_15_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_15_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_16_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_16_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_17_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_17_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_18_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_18_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_19_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_19_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_20_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_20_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_21_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_21_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_22_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_22_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_23_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_23_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_24_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_24_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_25_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_25_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_26_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_26_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_27_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_27_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_28_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_28_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_29_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_29_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_30_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_30_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_0_31_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_0_31_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_0_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_0_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_1_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_1_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_2_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_2_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_3_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_3_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_4_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_4_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_5_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_5_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_6_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_6_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_7_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_7_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_8_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_8_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_9_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_9_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_10_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_10_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_11_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_11_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_12_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_12_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_13_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_13_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_14_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_14_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_15_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_15_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_16_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_16_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_17_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_17_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_18_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_18_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_19_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_19_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_20_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_20_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_21_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_21_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_22_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_22_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_23_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_23_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_24_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_24_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_25_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_25_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_26_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_26_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_27_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_27_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_28_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_28_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_29_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_29_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_30_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_30_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_1_31_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_1_31_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_0_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_0_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_1_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_1_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_2_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_2_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_3_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_3_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_4_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_4_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_5_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_5_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_6_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_6_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_7_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_7_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_8_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_8_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_9_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_9_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_10_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_10_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_11_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_11_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_12_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_12_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_13_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_13_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_14_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_14_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_15_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_15_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_16_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_16_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_17_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_17_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_18_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_18_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_19_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_19_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_20_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_20_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_21_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_21_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_22_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_22_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_23_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_23_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_24_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_24_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_25_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_25_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_26_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_26_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_27_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_27_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_28_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_28_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_29_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_29_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_30_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_30_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_2_31_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_2_31_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_0_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_0_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_1_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_1_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_2_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_2_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_3_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_3_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_4_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_4_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_5_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_5_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_6_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_6_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_7_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_7_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_8_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_8_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_9_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_9_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_10_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_10_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_11_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_11_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_12_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_12_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_13_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_13_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_14_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_14_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_15_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_15_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_16_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_16_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_17_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_17_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_18_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_18_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_19_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_19_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_20_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_20_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_21_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_21_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_22_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_22_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_23_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_23_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_24_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_24_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_25_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_25_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_26_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_26_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_27_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_27_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_28_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_28_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_29_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_29_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_30_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_30_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D_1_3_31_in_out_tmp_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:388" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="D_1_3_31_in_out_tmp_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln390_loc_channel_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:386" STORAGESIZE="7 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln390_loc_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_D_FT1</Name>
            <Loops>
                <VITIS_LOOP_1091_1_VITIS_LOOP_1092_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.067</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.450 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.450 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.450 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1091_1_VITIS_LOOP_1092_2>
                        <Name>VITIS_LOOP_1091_1_VITIS_LOOP_1092_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>36.360 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1091_1_VITIS_LOOP_1092_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1092</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1091_1_VITIS_LOOP_1092_2>
                            <Name>VITIS_LOOP_1091_1_VITIS_LOOP_1092_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1091</SourceLocation>
                        </VITIS_LOOP_1091_1_VITIS_LOOP_1092_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>528</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2522</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1091_1_VITIS_LOOP_1092_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1091_2_fu_1129_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1091" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1091_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1091_1_VITIS_LOOP_1092_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1091_fu_1141_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1091" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1091"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1091_1_VITIS_LOOP_1092_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1092_fu_2081_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1092" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1092"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT1_level1</Name>
            <Loops>
                <VITIS_LOOP_414_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.594</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7934</Best-caseLatency>
                    <Average-caseLatency>7983</Average-caseLatency>
                    <Worst-caseLatency>8032</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>36.283 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>36.505 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7934 ~ 8032</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_414_1>
                        <Name>VITIS_LOOP_414_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>45</TripCount>
                        <Latency>7920</Latency>
                        <AbsoluteTimeLatency>35.996 us</AbsoluteTimeLatency>
                        <IterationLatency>176</IterationLatency>
                        <PipelineDepth>176</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT1_level1_fu_3810</Instance>
                        </InstanceList>
                    </VITIS_LOOP_414_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:414</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_414_1>
                            <Name>VITIS_LOOP_414_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:414</SourceLocation>
                        </VITIS_LOOP_414_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1153</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>172988</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>120064</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_414_1" OPTYPE="add" PRAGMA="" RTLNAME="i0_2_fu_9221_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:414" STORAGESUBTYPE="" URAM="0" VARIABLE="i0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_414_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln414_1_fu_12303_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:414" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln414_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT1_level0</Name>
            <Loops>
                <VITIS_LOOP_361_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.594</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55555</Best-caseLatency>
                    <Average-caseLatency>56091</Average-caseLatency>
                    <Worst-caseLatency>56627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.252 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.255 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.257 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55555 ~ 56627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_361_1>
                        <Name>VITIS_LOOP_361_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>7</TripCount>
                        <Latency>55552 ~ 56238</Latency>
                        <AbsoluteTimeLatency>0.252 ms ~ 0.256 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7936</min>
                                <max>8034</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7936 ~ 8034</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_FT1_level1_fu_1544</Instance>
                        </InstanceList>
                    </VITIS_LOOP_361_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:361</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_361_1>
                            <Name>VITIS_LOOP_361_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:361</SourceLocation>
                        </VITIS_LOOP_361_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1153</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>181256</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>141819</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>48</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>5</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_2_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_3_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_4_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_5_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_6_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_7_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_8_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_9_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_10_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_11_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_16_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_17_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_18_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_19_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_20_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_21_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_22_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_23_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_24_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_25_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_26_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_27_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_28_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_29_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_30_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_31_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_32_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_33_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_34_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_35_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_36_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_37_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_38_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_39_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_40_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_41_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_42_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_43_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_44_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_45_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_46_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_47_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_48_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_49_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_50_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_51_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_52_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_53_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_54_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_55_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_56_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_57_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_58_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_59_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_60_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_61_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_62_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_63_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_64_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_65_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_66_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_67_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_68_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_69_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_70_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_71_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_72_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_73_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_74_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_75_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_76_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_77_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_78_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_79_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_80_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_81_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_82_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_83_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_84_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_85_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_86_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_87_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_88_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_89_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_90_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_91_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_92_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_93_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_94_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_95_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_96_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_97_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_98_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_99_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_100_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_101_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_102_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_103_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_104_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_105_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_106_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_107_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_108_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_109_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_110_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_111_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_112_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_113_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_114_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_115_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_116_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_117_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_118_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_119_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_120_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_121_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_122_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_123_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_124_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_125_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_126_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_127_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:343" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0_127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_2_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_3_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_4_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_5_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_6_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_7_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_8_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_9_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_10_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_11_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_16_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_17_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_18_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_19_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_20_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_21_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_22_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_23_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_24_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_25_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_26_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_27_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_28_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_29_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_30_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_31_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_32_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_33_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_34_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_35_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_36_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_37_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_38_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_39_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_40_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_41_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_42_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_43_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_44_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_45_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_46_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_47_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_48_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_49_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_50_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_51_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_52_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_53_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_54_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_55_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_56_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_57_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_58_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_59_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_60_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_61_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_62_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_63_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_64_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_65_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_66_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_67_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_68_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_69_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_70_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_71_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_72_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_73_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_74_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_75_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_76_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_77_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_78_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_79_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_80_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_81_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_82_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_83_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_84_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_85_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_86_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_87_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_88_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_89_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_90_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_91_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_92_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_93_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_94_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_95_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_96_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_97_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_98_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_99_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_100_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_101_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_102_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_103_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_104_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_105_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_106_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_107_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_108_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_109_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_110_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_111_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_112_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_113_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_114_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_115_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_116_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_117_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_118_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_119_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_120_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_121_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_122_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_123_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_124_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_125_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_126_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_127_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:347" STORAGESIZE="32 48 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1_127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_2_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_3_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_4_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_5_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_6_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_7_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_8_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_9_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_10_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_11_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_0_15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:351" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_2_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_3_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_4_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_5_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_6_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_7_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_8_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_9_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_10_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_11_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_1_15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:354" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_1_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_2_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_3_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_4_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_5_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_6_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_7_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_8_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_9_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_10_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_11_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_12_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_13_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_14_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="tmp_2_15_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:357" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="1" VARIABLE="tmp_2_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_361_1" OPTYPE="add" PRAGMA="" RTLNAME="j0_2_fu_1747_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="j0_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vtmp_for_task1</Name>
            <Loops>
                <VITIS_LOOP_152_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2232</Best-caseLatency>
                    <Average-caseLatency>2232</Average-caseLatency>
                    <Worst-caseLatency>2232</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.144 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.144 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.144 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2232</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_152_1>
                        <Name>VITIS_LOOP_152_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2160</TripCount>
                        <Latency>2230</Latency>
                        <AbsoluteTimeLatency>10.135 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_152_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:152</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_152_1>
                            <Name>VITIS_LOOP_152_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:152</SourceLocation>
                        </VITIS_LOOP_152_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>793</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>186</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_152_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_142_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vD_for_task2</Name>
            <Loops>
                <VITIS_LOOP_204_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2592</Best-caseLatency>
                    <Average-caseLatency>2592</Average-caseLatency>
                    <Worst-caseLatency>2592</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.781 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.781 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.781 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2592</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_204_1>
                        <Name>VITIS_LOOP_204_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2520</TripCount>
                        <Latency>2590</Latency>
                        <AbsoluteTimeLatency>11.772 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_204_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:204</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_204_1>
                            <Name>VITIS_LOOP_204_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:204</SourceLocation>
                        </VITIS_LOOP_204_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>793</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>186</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_204_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_142_p2" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_slr0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.594</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57411</Best-caseLatency>
                    <Average-caseLatency>57947</Average-caseLatency>
                    <Worst-caseLatency>58483</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.261 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.263 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.266 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>55556</min>
                            <max>56628</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>55556 ~ 56628</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1193</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>383</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>1937</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>21</UTIL_DSP>
                    <FF>353360</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>274952</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <URAM>48</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>5</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="alpha_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1193" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="alpha_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="beta_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1193" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="beta_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vtmp_for_task1_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1193" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vtmp_for_task1_c"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_from_off_chip_to_S3_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_C_from_off_chip_to_S3"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_D_from_off_chip_to_S2_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_D_from_off_chip_to_S2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vD_for_task2_c_U" SOURCE="/scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:1193" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vD_for_task2_c"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_from_off_chip_to_S1_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_A_from_off_chip_to_S1"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_from_off_chip_to_S1_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_B_from_off_chip_to_S1"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_tmp_from_task1_to_task3_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_tmp_from_task1_to_task3"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_tmp_to_off_chip_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_tmp_to_off_chip"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_D_to_off_chip_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_D_to_off_chip"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vA_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vA_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vB_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vB_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vC_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vC_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vD_for_task2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vD_for_task2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vtmp_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vtmp_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>fifo_C_from_off_chip_to_S3_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_D_from_off_chip_to_S2_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_from_off_chip_to_S1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_from_off_chip_to_S1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_tmp_from_task1_to_task3_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_tmp_to_off_chip_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_D_to_off_chip_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export format="xo" ipname="kernel_nlp_slr0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="alpha" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vtmp_for_task1" index="2" direction="out" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vtmp_for_task1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vtmp_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vtmp_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vA_for_task1" index="3" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vA_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vB_for_task1" index="4" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vB_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vB_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vB_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vD_for_task2" index="5" direction="inout" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vD_for_task2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="vD_for_task2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vD_for_task2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vC_for_task3" index="6" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vC_for_task3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vC_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vC_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="alpha" access="W" description="Data signal of alpha" range="32">
                    <fields>
                        <field offset="0" width="32" name="alpha" access="W" description="Bit 31 to 0 of alpha"/>
                    </fields>
                </register>
                <register offset="0x18" name="beta" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 31 to 0 of beta"/>
                    </fields>
                </register>
                <register offset="0x20" name="vtmp_for_task1_1" access="W" description="Data signal of vtmp_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vtmp_for_task1" access="W" description="Bit 31 to 0 of vtmp_for_task1"/>
                    </fields>
                </register>
                <register offset="0x24" name="vtmp_for_task1_2" access="W" description="Data signal of vtmp_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vtmp_for_task1" access="W" description="Bit 63 to 32 of vtmp_for_task1"/>
                    </fields>
                </register>
                <register offset="0x2c" name="vA_for_task1_1" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 31 to 0 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x30" name="vA_for_task1_2" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 63 to 32 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x38" name="vB_for_task1_1" access="W" description="Data signal of vB_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vB_for_task1" access="W" description="Bit 31 to 0 of vB_for_task1"/>
                    </fields>
                </register>
                <register offset="0x3c" name="vB_for_task1_2" access="W" description="Data signal of vB_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vB_for_task1" access="W" description="Bit 63 to 32 of vB_for_task1"/>
                    </fields>
                </register>
                <register offset="0x44" name="vD_for_task2_1" access="W" description="Data signal of vD_for_task2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vD_for_task2" access="W" description="Bit 31 to 0 of vD_for_task2"/>
                    </fields>
                </register>
                <register offset="0x48" name="vD_for_task2_2" access="W" description="Data signal of vD_for_task2" range="32">
                    <fields>
                        <field offset="0" width="32" name="vD_for_task2" access="W" description="Bit 63 to 32 of vD_for_task2"/>
                    </fields>
                </register>
                <register offset="0x50" name="vC_for_task3_1" access="W" description="Data signal of vC_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vC_for_task3" access="W" description="Bit 31 to 0 of vC_for_task3"/>
                    </fields>
                </register>
                <register offset="0x54" name="vC_for_task3_2" access="W" description="Data signal of vC_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vC_for_task3" access="W" description="Bit 63 to 32 of vC_for_task3"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="alpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="vtmp_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="vA_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="vB_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="vD_for_task2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="vC_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_kernel_vA_for_task1:m_axi_kernel_vB_for_task1:m_axi_kernel_vC_for_task3:m_axi_kernel_vD_for_task2:m_axi_kernel_vtmp_for_task1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vA_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vA_for_task1_" paramPrefix="C_M_AXI_KERNEL_VA_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vA_for_task1_ARADDR</port>
                <port>m_axi_kernel_vA_for_task1_ARBURST</port>
                <port>m_axi_kernel_vA_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vA_for_task1_ARID</port>
                <port>m_axi_kernel_vA_for_task1_ARLEN</port>
                <port>m_axi_kernel_vA_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vA_for_task1_ARPROT</port>
                <port>m_axi_kernel_vA_for_task1_ARQOS</port>
                <port>m_axi_kernel_vA_for_task1_ARREADY</port>
                <port>m_axi_kernel_vA_for_task1_ARREGION</port>
                <port>m_axi_kernel_vA_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vA_for_task1_ARUSER</port>
                <port>m_axi_kernel_vA_for_task1_ARVALID</port>
                <port>m_axi_kernel_vA_for_task1_AWADDR</port>
                <port>m_axi_kernel_vA_for_task1_AWBURST</port>
                <port>m_axi_kernel_vA_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vA_for_task1_AWID</port>
                <port>m_axi_kernel_vA_for_task1_AWLEN</port>
                <port>m_axi_kernel_vA_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vA_for_task1_AWPROT</port>
                <port>m_axi_kernel_vA_for_task1_AWQOS</port>
                <port>m_axi_kernel_vA_for_task1_AWREADY</port>
                <port>m_axi_kernel_vA_for_task1_AWREGION</port>
                <port>m_axi_kernel_vA_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vA_for_task1_AWUSER</port>
                <port>m_axi_kernel_vA_for_task1_AWVALID</port>
                <port>m_axi_kernel_vA_for_task1_BID</port>
                <port>m_axi_kernel_vA_for_task1_BREADY</port>
                <port>m_axi_kernel_vA_for_task1_BRESP</port>
                <port>m_axi_kernel_vA_for_task1_BUSER</port>
                <port>m_axi_kernel_vA_for_task1_BVALID</port>
                <port>m_axi_kernel_vA_for_task1_RDATA</port>
                <port>m_axi_kernel_vA_for_task1_RID</port>
                <port>m_axi_kernel_vA_for_task1_RLAST</port>
                <port>m_axi_kernel_vA_for_task1_RREADY</port>
                <port>m_axi_kernel_vA_for_task1_RRESP</port>
                <port>m_axi_kernel_vA_for_task1_RUSER</port>
                <port>m_axi_kernel_vA_for_task1_RVALID</port>
                <port>m_axi_kernel_vA_for_task1_WDATA</port>
                <port>m_axi_kernel_vA_for_task1_WID</port>
                <port>m_axi_kernel_vA_for_task1_WLAST</port>
                <port>m_axi_kernel_vA_for_task1_WREADY</port>
                <port>m_axi_kernel_vA_for_task1_WSTRB</port>
                <port>m_axi_kernel_vA_for_task1_WUSER</port>
                <port>m_axi_kernel_vA_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vA_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vA_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vB_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vB_for_task1_" paramPrefix="C_M_AXI_KERNEL_VB_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vB_for_task1_ARADDR</port>
                <port>m_axi_kernel_vB_for_task1_ARBURST</port>
                <port>m_axi_kernel_vB_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vB_for_task1_ARID</port>
                <port>m_axi_kernel_vB_for_task1_ARLEN</port>
                <port>m_axi_kernel_vB_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vB_for_task1_ARPROT</port>
                <port>m_axi_kernel_vB_for_task1_ARQOS</port>
                <port>m_axi_kernel_vB_for_task1_ARREADY</port>
                <port>m_axi_kernel_vB_for_task1_ARREGION</port>
                <port>m_axi_kernel_vB_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vB_for_task1_ARUSER</port>
                <port>m_axi_kernel_vB_for_task1_ARVALID</port>
                <port>m_axi_kernel_vB_for_task1_AWADDR</port>
                <port>m_axi_kernel_vB_for_task1_AWBURST</port>
                <port>m_axi_kernel_vB_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vB_for_task1_AWID</port>
                <port>m_axi_kernel_vB_for_task1_AWLEN</port>
                <port>m_axi_kernel_vB_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vB_for_task1_AWPROT</port>
                <port>m_axi_kernel_vB_for_task1_AWQOS</port>
                <port>m_axi_kernel_vB_for_task1_AWREADY</port>
                <port>m_axi_kernel_vB_for_task1_AWREGION</port>
                <port>m_axi_kernel_vB_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vB_for_task1_AWUSER</port>
                <port>m_axi_kernel_vB_for_task1_AWVALID</port>
                <port>m_axi_kernel_vB_for_task1_BID</port>
                <port>m_axi_kernel_vB_for_task1_BREADY</port>
                <port>m_axi_kernel_vB_for_task1_BRESP</port>
                <port>m_axi_kernel_vB_for_task1_BUSER</port>
                <port>m_axi_kernel_vB_for_task1_BVALID</port>
                <port>m_axi_kernel_vB_for_task1_RDATA</port>
                <port>m_axi_kernel_vB_for_task1_RID</port>
                <port>m_axi_kernel_vB_for_task1_RLAST</port>
                <port>m_axi_kernel_vB_for_task1_RREADY</port>
                <port>m_axi_kernel_vB_for_task1_RRESP</port>
                <port>m_axi_kernel_vB_for_task1_RUSER</port>
                <port>m_axi_kernel_vB_for_task1_RVALID</port>
                <port>m_axi_kernel_vB_for_task1_WDATA</port>
                <port>m_axi_kernel_vB_for_task1_WID</port>
                <port>m_axi_kernel_vB_for_task1_WLAST</port>
                <port>m_axi_kernel_vB_for_task1_WREADY</port>
                <port>m_axi_kernel_vB_for_task1_WSTRB</port>
                <port>m_axi_kernel_vB_for_task1_WUSER</port>
                <port>m_axi_kernel_vB_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vB_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vB_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vC_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vC_for_task3_" paramPrefix="C_M_AXI_KERNEL_VC_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vC_for_task3_ARADDR</port>
                <port>m_axi_kernel_vC_for_task3_ARBURST</port>
                <port>m_axi_kernel_vC_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vC_for_task3_ARID</port>
                <port>m_axi_kernel_vC_for_task3_ARLEN</port>
                <port>m_axi_kernel_vC_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vC_for_task3_ARPROT</port>
                <port>m_axi_kernel_vC_for_task3_ARQOS</port>
                <port>m_axi_kernel_vC_for_task3_ARREADY</port>
                <port>m_axi_kernel_vC_for_task3_ARREGION</port>
                <port>m_axi_kernel_vC_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vC_for_task3_ARUSER</port>
                <port>m_axi_kernel_vC_for_task3_ARVALID</port>
                <port>m_axi_kernel_vC_for_task3_AWADDR</port>
                <port>m_axi_kernel_vC_for_task3_AWBURST</port>
                <port>m_axi_kernel_vC_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vC_for_task3_AWID</port>
                <port>m_axi_kernel_vC_for_task3_AWLEN</port>
                <port>m_axi_kernel_vC_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vC_for_task3_AWPROT</port>
                <port>m_axi_kernel_vC_for_task3_AWQOS</port>
                <port>m_axi_kernel_vC_for_task3_AWREADY</port>
                <port>m_axi_kernel_vC_for_task3_AWREGION</port>
                <port>m_axi_kernel_vC_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vC_for_task3_AWUSER</port>
                <port>m_axi_kernel_vC_for_task3_AWVALID</port>
                <port>m_axi_kernel_vC_for_task3_BID</port>
                <port>m_axi_kernel_vC_for_task3_BREADY</port>
                <port>m_axi_kernel_vC_for_task3_BRESP</port>
                <port>m_axi_kernel_vC_for_task3_BUSER</port>
                <port>m_axi_kernel_vC_for_task3_BVALID</port>
                <port>m_axi_kernel_vC_for_task3_RDATA</port>
                <port>m_axi_kernel_vC_for_task3_RID</port>
                <port>m_axi_kernel_vC_for_task3_RLAST</port>
                <port>m_axi_kernel_vC_for_task3_RREADY</port>
                <port>m_axi_kernel_vC_for_task3_RRESP</port>
                <port>m_axi_kernel_vC_for_task3_RUSER</port>
                <port>m_axi_kernel_vC_for_task3_RVALID</port>
                <port>m_axi_kernel_vC_for_task3_WDATA</port>
                <port>m_axi_kernel_vC_for_task3_WID</port>
                <port>m_axi_kernel_vC_for_task3_WLAST</port>
                <port>m_axi_kernel_vC_for_task3_WREADY</port>
                <port>m_axi_kernel_vC_for_task3_WSTRB</port>
                <port>m_axi_kernel_vC_for_task3_WUSER</port>
                <port>m_axi_kernel_vC_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vC_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vC_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vD_for_task2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vD_for_task2_" paramPrefix="C_M_AXI_KERNEL_VD_FOR_TASK2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vD_for_task2_ARADDR</port>
                <port>m_axi_kernel_vD_for_task2_ARBURST</port>
                <port>m_axi_kernel_vD_for_task2_ARCACHE</port>
                <port>m_axi_kernel_vD_for_task2_ARID</port>
                <port>m_axi_kernel_vD_for_task2_ARLEN</port>
                <port>m_axi_kernel_vD_for_task2_ARLOCK</port>
                <port>m_axi_kernel_vD_for_task2_ARPROT</port>
                <port>m_axi_kernel_vD_for_task2_ARQOS</port>
                <port>m_axi_kernel_vD_for_task2_ARREADY</port>
                <port>m_axi_kernel_vD_for_task2_ARREGION</port>
                <port>m_axi_kernel_vD_for_task2_ARSIZE</port>
                <port>m_axi_kernel_vD_for_task2_ARUSER</port>
                <port>m_axi_kernel_vD_for_task2_ARVALID</port>
                <port>m_axi_kernel_vD_for_task2_AWADDR</port>
                <port>m_axi_kernel_vD_for_task2_AWBURST</port>
                <port>m_axi_kernel_vD_for_task2_AWCACHE</port>
                <port>m_axi_kernel_vD_for_task2_AWID</port>
                <port>m_axi_kernel_vD_for_task2_AWLEN</port>
                <port>m_axi_kernel_vD_for_task2_AWLOCK</port>
                <port>m_axi_kernel_vD_for_task2_AWPROT</port>
                <port>m_axi_kernel_vD_for_task2_AWQOS</port>
                <port>m_axi_kernel_vD_for_task2_AWREADY</port>
                <port>m_axi_kernel_vD_for_task2_AWREGION</port>
                <port>m_axi_kernel_vD_for_task2_AWSIZE</port>
                <port>m_axi_kernel_vD_for_task2_AWUSER</port>
                <port>m_axi_kernel_vD_for_task2_AWVALID</port>
                <port>m_axi_kernel_vD_for_task2_BID</port>
                <port>m_axi_kernel_vD_for_task2_BREADY</port>
                <port>m_axi_kernel_vD_for_task2_BRESP</port>
                <port>m_axi_kernel_vD_for_task2_BUSER</port>
                <port>m_axi_kernel_vD_for_task2_BVALID</port>
                <port>m_axi_kernel_vD_for_task2_RDATA</port>
                <port>m_axi_kernel_vD_for_task2_RID</port>
                <port>m_axi_kernel_vD_for_task2_RLAST</port>
                <port>m_axi_kernel_vD_for_task2_RREADY</port>
                <port>m_axi_kernel_vD_for_task2_RRESP</port>
                <port>m_axi_kernel_vD_for_task2_RUSER</port>
                <port>m_axi_kernel_vD_for_task2_RVALID</port>
                <port>m_axi_kernel_vD_for_task2_WDATA</port>
                <port>m_axi_kernel_vD_for_task2_WID</port>
                <port>m_axi_kernel_vD_for_task2_WLAST</port>
                <port>m_axi_kernel_vD_for_task2_WREADY</port>
                <port>m_axi_kernel_vD_for_task2_WSTRB</port>
                <port>m_axi_kernel_vD_for_task2_WUSER</port>
                <port>m_axi_kernel_vD_for_task2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vD_for_task2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vD_for_task2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vtmp_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vtmp_for_task1_" paramPrefix="C_M_AXI_KERNEL_VTMP_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vtmp_for_task1_ARADDR</port>
                <port>m_axi_kernel_vtmp_for_task1_ARBURST</port>
                <port>m_axi_kernel_vtmp_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vtmp_for_task1_ARID</port>
                <port>m_axi_kernel_vtmp_for_task1_ARLEN</port>
                <port>m_axi_kernel_vtmp_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vtmp_for_task1_ARPROT</port>
                <port>m_axi_kernel_vtmp_for_task1_ARQOS</port>
                <port>m_axi_kernel_vtmp_for_task1_ARREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_ARREGION</port>
                <port>m_axi_kernel_vtmp_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vtmp_for_task1_ARUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_ARVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_AWADDR</port>
                <port>m_axi_kernel_vtmp_for_task1_AWBURST</port>
                <port>m_axi_kernel_vtmp_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vtmp_for_task1_AWID</port>
                <port>m_axi_kernel_vtmp_for_task1_AWLEN</port>
                <port>m_axi_kernel_vtmp_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vtmp_for_task1_AWPROT</port>
                <port>m_axi_kernel_vtmp_for_task1_AWQOS</port>
                <port>m_axi_kernel_vtmp_for_task1_AWREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_AWREGION</port>
                <port>m_axi_kernel_vtmp_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vtmp_for_task1_AWUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_AWVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_BID</port>
                <port>m_axi_kernel_vtmp_for_task1_BREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_BRESP</port>
                <port>m_axi_kernel_vtmp_for_task1_BUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_BVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_RDATA</port>
                <port>m_axi_kernel_vtmp_for_task1_RID</port>
                <port>m_axi_kernel_vtmp_for_task1_RLAST</port>
                <port>m_axi_kernel_vtmp_for_task1_RREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_RRESP</port>
                <port>m_axi_kernel_vtmp_for_task1_RUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_RVALID</port>
                <port>m_axi_kernel_vtmp_for_task1_WDATA</port>
                <port>m_axi_kernel_vtmp_for_task1_WID</port>
                <port>m_axi_kernel_vtmp_for_task1_WLAST</port>
                <port>m_axi_kernel_vtmp_for_task1_WREADY</port>
                <port>m_axi_kernel_vtmp_for_task1_WSTRB</port>
                <port>m_axi_kernel_vtmp_for_task1_WUSER</port>
                <port>m_axi_kernel_vtmp_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vtmp_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vtmp_for_task1"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_kernel_vA_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vB_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vC_for_task3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vD_for_task2">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vtmp_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">alpha, 0x10, 32, W, Data signal of alpha, </column>
                    <column name="s_axi_control">beta, 0x18, 32, W, Data signal of beta, </column>
                    <column name="s_axi_control">vtmp_for_task1_1, 0x20, 32, W, Data signal of vtmp_for_task1, </column>
                    <column name="s_axi_control">vtmp_for_task1_2, 0x24, 32, W, Data signal of vtmp_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_1, 0x2c, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_2, 0x30, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vB_for_task1_1, 0x38, 32, W, Data signal of vB_for_task1, </column>
                    <column name="s_axi_control">vB_for_task1_2, 0x3c, 32, W, Data signal of vB_for_task1, </column>
                    <column name="s_axi_control">vD_for_task2_1, 0x44, 32, W, Data signal of vD_for_task2, </column>
                    <column name="s_axi_control">vD_for_task2_2, 0x48, 32, W, Data signal of vD_for_task2, </column>
                    <column name="s_axi_control">vC_for_task3_1, 0x50, 32, W, Data signal of vC_for_task3, </column>
                    <column name="s_axi_control">vC_for_task3_2, 0x54, 32, W, Data signal of vC_for_task3, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="alpha">in, float</column>
                    <column name="beta">in, float</column>
                    <column name="vtmp_for_task1">out, vector&lt;float 16&gt;*</column>
                    <column name="vA_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vB_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vD_for_task2">inout, vector&lt;float 16&gt;*</column>
                    <column name="vC_for_task3">in, vector&lt;float 16&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="alpha">s_axi_control, register, , name=alpha offset=0x10 range=32</column>
                    <column name="beta">s_axi_control, register, , name=beta offset=0x18 range=32</column>
                    <column name="vtmp_for_task1">m_axi_kernel_vtmp_for_task1, interface, , </column>
                    <column name="vtmp_for_task1">s_axi_control, register, offset, name=vtmp_for_task1_1 offset=0x20 range=32</column>
                    <column name="vtmp_for_task1">s_axi_control, register, offset, name=vtmp_for_task1_2 offset=0x24 range=32</column>
                    <column name="vA_for_task1">m_axi_kernel_vA_for_task1, interface, , </column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_1 offset=0x2c range=32</column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_2 offset=0x30 range=32</column>
                    <column name="vB_for_task1">m_axi_kernel_vB_for_task1, interface, , </column>
                    <column name="vB_for_task1">s_axi_control, register, offset, name=vB_for_task1_1 offset=0x38 range=32</column>
                    <column name="vB_for_task1">s_axi_control, register, offset, name=vB_for_task1_2 offset=0x3c range=32</column>
                    <column name="vD_for_task2">m_axi_kernel_vD_for_task2, interface, , </column>
                    <column name="vD_for_task2">s_axi_control, register, offset, name=vD_for_task2_1 offset=0x44 range=32</column>
                    <column name="vD_for_task2">s_axi_control, register, offset, name=vD_for_task2_2 offset=0x48 range=32</column>
                    <column name="vC_for_task3">m_axi_kernel_vC_for_task3, interface, , </column>
                    <column name="vC_for_task3">s_axi_control, register, offset, name=vC_for_task3_1 offset=0x50 range=32</column>
                    <column name="vC_for_task3">s_axi_control, register, offset, name=vC_for_task3_2 offset=0x54 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_kernel_vA_for_task1">read, 2520, 512, VITIS_LOOP_82_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:82:19</column>
                    <column name="m_axi_kernel_vB_for_task1">read, 2544, 512, VITIS_LOOP_117_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:117:20</column>
                    <column name="m_axi_kernel_vC_for_task3">read, 2688, 512, VITIS_LOOP_12_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:12:19</column>
                    <column name="m_axi_kernel_vD_for_task2">read, 2520, 512, VITIS_LOOP_47_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:47:19</column>
                    <column name="m_axi_kernel_vD_for_task2">write, 2520, 512, VITIS_LOOP_204_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:204:20</column>
                    <column name="m_axi_kernel_vtmp_for_task1">write, 2160, 512, VITIS_LOOP_152_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:152:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:14:29, read, Inferred, 2520, VITIS_LOOP_82_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:82:19, , </column>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:84:29, read, Widen Fail, , VITIS_LOOP_82_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:82:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vB_for_task1">vB, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:14:29, read, Inferred, 2544, VITIS_LOOP_117_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:117:20, , </column>
                    <column name="m_axi_kernel_vB_for_task1">vB, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:119:29, read, Widen Fail, , VITIS_LOOP_117_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:117:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vC_for_task3">vC, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:14:29, read, Widen Fail, , VITIS_LOOP_12_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:12:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vC_for_task3">vC, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:14:29, read, Inferred, 2688, VITIS_LOOP_12_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:12:19, , </column>
                    <column name="m_axi_kernel_vD_for_task2">vD, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:14:29, read, Inferred, 2520, VITIS_LOOP_47_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:47:19, , </column>
                    <column name="m_axi_kernel_vD_for_task2">vD, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:49:29, write, Widen Fail, , VITIS_LOOP_204_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:204:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vD_for_task2">vD, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:49:29, read, Widen Fail, , VITIS_LOOP_47_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:47:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vD_for_task2">vD, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:154:10, write, Inferred, 2520, VITIS_LOOP_204_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:204:20, , </column>
                    <column name="m_axi_kernel_vtmp_for_task1">vtmp, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:154:10, write, Widen Fail, , VITIS_LOOP_152_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:152:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vtmp_for_task1">vtmp, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:154:10, write, Inferred, 2160, VITIS_LOOP_152_1, /scratch/spouget/2mm_MEDIUM_eval_bit_11/src/slr0.cpp:152:20, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../src/slr0.cpp:11" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:13" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:20" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:22" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:46" status="valid" parentFunction="load_vd_for_task2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:48" status="valid" parentFunction="load_vd_for_task2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:55" status="valid" parentFunction="load_vd_for_task2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:57" status="valid" parentFunction="load_vd_for_task2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:81" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:83" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:90" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:92" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:116" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:118" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:125" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:127" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:151" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:153" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:160" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:162" status="valid" parentFunction="store_vtmp_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:203" status="valid" parentFunction="store_vd_for_task2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:205" status="valid" parentFunction="store_vd_for_task2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:211" status="valid" parentFunction="store_vd_for_task2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:213" status="valid" parentFunction="store_vd_for_task2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:257" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:260" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:261" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 4 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:264" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:265" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 4 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:267" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = B cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:268" status="valid" parentFunction="ft0_level0" variable="" isDirective="0" options="variable = B cyclic factor = 32 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:292" status="valid" parentFunction="compute_ft0_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:293" status="valid" parentFunction="compute_ft0_level1" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:305" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:308" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="variable = tmp_0 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:309" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="variable = tmp_0 cyclic factor = 32 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:312" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="variable = tmp_1 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:313" status="valid" parentFunction="ft0_level1" variable="" isDirective="0" options="variable = tmp_1 cyclic factor = 32 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:342" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:345" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_0 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:346" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_0 cyclic factor = 32 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:349" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_1 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:350" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_1 cyclic factor = 32 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:352" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = tmp_0 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:353" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = tmp_0 cyclic factor = 4 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:355" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = tmp_1 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:356" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = tmp_1 cyclic factor = 4 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:358" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = tmp_2 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:359" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = tmp_2 cyclic factor = 4 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:384" status="valid" parentFunction="compute_ft1_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:385" status="valid" parentFunction="compute_ft1_level1" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:399" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:402" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = D_0 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:403" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = D_0 cyclic factor = 32 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:406" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = D_1 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:407" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = D_1 cyclic factor = 32 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:410" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = D_2 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:411" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = D_2 cyclic factor = 32 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:452" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:456" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:458" status="valid" parentFunction="task0_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:467" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:472" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:474" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:476" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:478" status="valid" parentFunction="task1_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:490" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:494" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:496" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:505" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:510" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:512" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:514" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:516" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:528" status="valid" parentFunction="read_b_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:531" status="valid" parentFunction="read_b_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:555" status="valid" parentFunction="read_b_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:558" status="valid" parentFunction="read_b_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:597" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:603" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:643" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:649" status="valid" parentFunction="read_a_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:720" status="valid" parentFunction="read_c_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:726" status="valid" parentFunction="read_c_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:750" status="valid" parentFunction="read_c_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:756" status="valid" parentFunction="read_c_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:796" status="valid" parentFunction="read_d_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:802" status="valid" parentFunction="read_d_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:826" status="valid" parentFunction="read_d_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:832" status="valid" parentFunction="read_d_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:872" status="valid" parentFunction="read_tmp_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:925" status="valid" parentFunction="read_tmp_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:1009" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:1015" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:1041" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:1047" status="valid" parentFunction="write_tmp_ft0" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:1087" status="valid" parentFunction="write_d_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:1093" status="valid" parentFunction="write_d_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:1118" status="valid" parentFunction="write_d_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:1124" status="valid" parentFunction="write_d_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1166" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = alpha offset = slave bundle = kernel_alpha">
            <Msg msg_id="207-5568" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface m_axi'"/>
        </Pragma>
        <Pragma type="interface" location="../../../src/slr0.cpp:1167" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = beta offset = slave bundle = kernel_beta">
            <Msg msg_id="207-5568" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface m_axi'"/>
        </Pragma>
        <Pragma type="interface" location="../../../src/slr0.cpp:1168" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vtmp_for_task1 offset = slave bundle = kernel_vtmp_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1170" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vA_for_task1 offset = slave bundle = kernel_vA_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1172" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vB_for_task1 offset = slave bundle = kernel_vB_for_task1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1174" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vD_for_task2 offset = slave bundle = kernel_vD_for_task2"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1176" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vC_for_task3 offset = slave bundle = kernel_vC_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1178" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = alpha bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1179" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = beta bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1180" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vtmp_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1181" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vA_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1182" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vB_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1183" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vD_for_task2 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:1184" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vC_for_task3 bundle = control"/>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1185" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1186" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1187" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1188" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1189" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1190" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:1191" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="interface" location="../../../src/slr0.cpp:1192" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:1193" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1195" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_tmp_from_task1_to_task3 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1197" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_D_to_off_chip depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1199" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_tmp_to_off_chip depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1201" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_B_from_off_chip_to_S1 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1203" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_A_from_off_chip_to_S1 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1205" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_D_from_off_chip_to_S2 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:1207" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_C_from_off_chip_to_S3 depth = 1024"/>
    </PragmaReport>
</profile>

