$date
	Mon Mar 18 20:32:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module profileCi_tb $end
$scope module DUT $end
$var wire 1 ! busIdle $end
$var wire 8 " ciN [7:0] $end
$var wire 1 # clock $end
$var wire 1 $ done $end
$var wire 1 % reset $end
$var wire 1 & s_enCounter0 $end
$var wire 1 ' s_enCounter1 $end
$var wire 1 ( s_enCounter2 $end
$var wire 1 ) s_enCounter3 $end
$var wire 1 * s_resetCounter0 $end
$var wire 1 + s_resetCounter1 $end
$var wire 1 , s_resetCounter2 $end
$var wire 1 - s_resetCounter3 $end
$var wire 1 . stall $end
$var wire 1 / start $end
$var wire 32 0 valueA [31:0] $end
$var wire 32 1 valueB [31:0] $end
$var wire 32 2 s_valCounter3 [31:0] $end
$var wire 32 3 s_valCounter2 [31:0] $end
$var wire 32 4 s_valCounter1 [31:0] $end
$var wire 32 5 s_valCounter0 [31:0] $end
$var wire 32 6 result [31:0] $end
$var wire 32 7 outputCounters [31:0] $end
$var parameter 8 8 customId $end
$var reg 1 9 r_enCounter0 $end
$var reg 1 : r_enCounter1 $end
$var reg 1 ; r_enCounter2 $end
$var reg 1 < r_enCounter3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1011 8
$end
#0
$dumpvars
x<
x;
x:
x9
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
b0 1
b0 0
x/
1.
1-
1,
1+
1*
x)
x(
x'
x&
1%
x$
0#
b1011 "
1!
$end
#5
b0 6
b0 7
b0 5
b0 4
b0 3
b0 2
1#
#10
0#
#15
1#
#20
0*
0+
0,
0-
0%
0#
#25
b0x 6
b0x 7
b0x 5
b0x 4
b0x 3
b0x 2
1#
#30
0#
#35
bx 6
bx 7
bx 2
bx 3
bx 4
bx 5
1#
#40
0#
#45
1$
1/
b1 1
1#
#50
0#
#55
1&
19
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
b0 6
0$
b1100 "
1#
#90
0#
#95
1#
#100
0#
#105
b11 1
1#
#110
0#
#115
bx 6
1$
b1011 "
1#
#120
0#
#125
1'
1:
1#
#130
0#
#135
b10001 1
1#
#140
0#
#145
b0 1
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
b10 1
1#
#190
0#
#195
b0 1
1#
#200
0#
#205
1#
#210
0#
#215
1#
#220
0#
#225
0'
0.
1#
#230
0#
#235
1#
#240
0#
#245
1(
1)
1<
1;
b1101 1
1#
#250
0#
#255
b0 1
1#
#260
0#
#265
1#
#270
0#
#275
1#
