[RKNN_C0, npu]
@ = 0x0FDAB0000, 0x00010000

+ = NPU

PC_OPERATION_ENABLE = 0x0008 ; Operation Enable
PC_BASE_ADDRESS = 0x0010 ; PC address register
PC_REGISTER_AMOUNTS = 0x0014 ; Register amount for each task
PC_INTERRUPT_MASK = 0x0020 ; Interrupt Mask
PC_INTERRUPT_CLEAR = 0x0024 ; Interrupt clear s
PC_INTERRUPT_STATUS = 0x0028 ; Interrupt status
PC_INTERRUPT_RAW_STATUS = 0x002C ; Interrupt raw status
> 13, 1, DMA_WRITE_ERROR
= 1, SET

> 12, 1, DMA_READ_ERROR
= 1, SET

> 11, 1, PPU_GROUP_1
= 1, SET

> 10, 1, PPU_GROUP_0
= 1, SET

> 9, 1, DPU_GROUP_1
= 1, SET

> 8, 1, DPU_GROUP_0
= 1, SET

> 7, 1, CORE_GROUP_1
= 1, SET

> 6, 1, CORE_GROUP_0
= 1, SET

> 5, 1, CNA_CSC_GROUP_1
= 1, SET

> 4, 1, CNA_CSC_GROUP_0
= 1, SET

> 3, 1, CNA_WEIGHT_GROUP_1
= 1, SET

> 2, 1, CNA_WEIGHT_GROUP_0
= 1, SET

> 1, 1, CNA_FEATURE_GROUP_1
= 1, SET

> 0, 1, CNA_FEATURE_GROUP_0
= 1, SET

PC_TASK_CON = 0x0030 ; Task control register
PC_TASK_DMA_BASE_ADDR = 0x0034 ; Task Base address
PC_TASK_STATUS = 0x003C ; Task status register

CNA_S_STATUS = 0x1000 ; Single register group status
CNA_S_POINTER = 0x1004 ; Single register group pointer
CNA_OPERATION_ENABLE = 0x1008 ; Operation Enable
CNA_CONV_CON1 = 0x100C ; Convolution control register1
CNA_CONV_CON2 = 0x1010 ; Convolution control register2
CNA_CONV_CON3 = 0x1014 ; Convolution control register3
CNA_DATA_SIZE0 = 0x1020 ; Feature data size control register0
CNA_DATA_SIZE1 = 0x1024 ; Feature data size control register1
CNA_DATA_SIZE2 = 0x1028 ; Feature data size control register2
CNA_DATA_SIZE3 = 0x102C ; Feature data size control register3
CNA_WEIGHT_SIZE0 = 0x1030 ; Weight size control 0
CNA_WEIGHT_SIZE1 = 0x1034 ; Weight size control 1
CNA_WEIGHT_SIZE2 = 0x1038 ; Weight size control 2
CNA_CBUF_CON0 = 0x1040 ; CBUF control register 0
CNA_CBUF_CON1 = 0x1044 ; CBUF control register 1
CNA_CVT_CON0 = 0x104C ; Input convert control register0
CNA_CVT_CON1 = 0x1050 ; Input convert control register1
CNA_CVT_CON2 = 0x1054 ; Input convert control register2
CNA_CVT_CON3 = 0x1058 ; Input convert control register3
CNA_CVT_CON4 = 0x105C ; Input convert control register4
CNA_FC_CON0 = 0x1060 ; Full connected control register0
CNA_FC_CON1 = 0x1064 ; Full connected control register1
CNA_PAD_CON0 = 0x1068 ; Pad control register0
CNA_FEATURE_DATA_ADDR = 0x1070 ; Base address for input feature data
CNA_FC_CON2 = 0x1074 ; Full connected control register2
CNA_DMA_CON0 = 0x1078 ; AXI control register 0
CNA_DMA_CON1 = 0x107C ; AXI control register 1
CNA_DMA_CON2 = 0x1080 ; AXI control register 2
CNA_FC_DATA_SIZE0 = 0x1084 ; Full connected data size control register0
CNA_FC_DATA_SIZE1 = 0x1088 ; Full connected data size control register1
CNA_CLK_GATE = 0x1090 ; Clock gating control register
CNA_DCOMP_CTRL = 0x1100 ; Weight decompress control register
CNA_DCOMP_REGNUM = 0x1104 ; Weight decompress register number
CNA_DCOMP_ADDR0 = 0x1110 ; Base address of the weight
CNA_DCOMP_AMOUNT0 = 0x1140 ; Amount of the weight decompress for the 0 decompress
CNA_DCOMP_AMOUNT1 = 0x1144 ; Amount of the weight decompress for the 1 decompress
CNA_DCOMP_AMOUNT2 = 0x1148 ; Amount of the weight decompress for the 2 decompress
CNA_DCOMP_AMOUNT3 = 0x114C ; Amount of the weight decompress for the 3 decompress
CNA_DCOMP_AMOUNT4 = 0x1150 ; Amount of the weight decompress for the 4 decompress
CNA_DCOMP_AMOUNT5 = 0x1154 ; Amount of the weight decompress for the 5 decompress
CNA_DCOMP_AMOUNT6 = 0x1158 ; Amount of the weight decompress for the 6 decompress
CNA_DCOMP_AMOUNT7 = 0x115C ; Amount of the weight decompress for the 7 decompress
CNA_DCOMP_AMOUNT8 = 0x1160 ; Amount of the weight decompress for the 8 decompress
CNA_DCOMP_AMOUNT9 = 0x1164 ; Amount of the weight decompress for the 9 decompress
CNA_DCOMP_AMOUNT10 = 0x1168 ; Amount of the weight decompress for the 10 decompress
CNA_DCOMP_AMOUNT11 = 0x116C ; Amount of the weight decompress for the 11 decompress
CNA_DCOMP_AMOUNT12 = 0x1170 ; Amount of the weight decompress for the 12 decompress
CNA_DCOMP_AMOUNT13 = 0x1174 ; Amount of the weight decompress for the 13 decompress
CNA_DCOMP_AMOUNT14 = 0x1178 ; Amount of the weight decompress for the 14 decompress
CNA_DCOMP_AMOUNT15 = 0x117C ; Amount of the weight decompress for the 15 decompress
CNA_CVT_CON5 = 0x1180 ; Input convert control register5
CNA_PAD_CON1 = 0x1184 ; Pad controller register1

CORE_S_STATUS = 0x3000 ; Single register group status
CORE_S_POINTER = 0x3004 ; Single register group pointer
CORE_OPERATION_ENABLE = 0x3008 ; Operation Enable
CORE_MAC_GATING = 0x300C ; MAC gating register
CORE_MISC_CFG = 0x3010 ; Misc configuration register
CORE_DATAOUT_SIZE_0 = 0x3014 ; Feature size register 0 of output
CORE_DATAOUT_SIZE_1 = 0x3018 ; Feature size register 1 of output
CORE_CLIP_TRUNCATE = 0x301C ; Shift value register

DPU_S_STATUS = 0x4000 ; Single register group status
DPU_S_POINTER = 0x4004 ; Single register group pointer
DPU_OPERATION_ENABLE = 0x4008 ; Operation Enable
DPU_FEATURE_MODE_CFG = 0x400C ; Configuration of the feature mode
DPU_DATA_FORMAT = 0x4010 ; Configuration of the data format
DPU_OFFSET_PEND = 0x4014 ; Value of the offset pend r
DPU_DST_BASE_ADD = 0x4020 ; Destination base address e
DPU_DST_SURF_STRID = 0x4024 ; Destination surface size
DPU_DATA_CUBE_WIDTH = 0x4030 ; Width of the input cube
DPU_DATA_CUBE_HEIGHT = 0x4034 ; Height of the input cube
DPU_DATA_CUBE_NOTCH_ADDR = 0x4038 ; Notch signal of the input cube
DPU_DATA_CUBE_CHANNEL = 0x403C ; Channel of the input cube
DPU_BS_CFG = 0x4040 ; Configuration of the BS
DPU_BS_ALU_CFG = 0x4044 ; Configuration of the BS ALU
DPU_BS_MUL_CFG = 0x4048 ; Configuration of the BS MUL
DPU_BS_RELUX_CMP_VALUE = 0x404C ; Value of the RELUX compare with
DPU_BS_OW_CFG = 0x4050 ; Configuration of the BS OW
DPU_BS_OW_OP = 0x4054 ; Ow op of the BS OW
DPU_WDMA_SIZE_0 = 0x4058 ; Size 0 of the WDMA
DPU_WDMA_SIZE_1 = 0x405C ; Size 1 of the WDMA
DPU_BN_CFG = 0x4060 ; Configuration of BN
DPU_BN_ALU_CFG = 0x4064 ; Configuration of the BN ALU
DPU_BN_MUL_CFG = 0x4068 ; Configuration of the BN MUL
DPU_BN_RELUX_CMP_VALUE = 0x406C ; Value of the RELUX compare with
DPU_EW_CFG = 0x4070 ; Configuration of EW
DPU_EW_CVT_OFFSET_VALUE = 0x4074 ; Offset of the EW input convert
DPU_EW_CVT_SCALE_VALUE = 0x4078 ; Scale of the EW input convert
DPU_EW_RELUX_CMP_VALUE = 0x407C ; Value of the RELUX compare with
DPU_OUT_CVT_OFFSET = 0x4080 ; Offset of the output converter
DPU_OUT_CVT_SCALE = 0x4084 ; Scale of the output converter
DPU_OUT_CVT_SHIFT = 0x4088 ; Shift of the output converter
DPU_EW_OP_VALUE_0 = 0x4090 ; Configure operand0 of the EW
DPU_EW_OP_VALUE_1 = 0x4094 ; Configure operand1 of the EW
DPU_EW_OP_VALUE_2 = 0x4098 ; Configure operand2 of the EW
DPU_EW_OP_VALUE_3 = 0x409C ; Configure operand3 of the EW
DPU_EW_OP_VALUE_4 = 0x40A0 ; Configure operand4 of the EW
DPU_EW_OP_VALUE_5 = 0x40A4 ; Configure operand5 of the EW
DPU_EW_OP_VALUE_6 = 0x40A8 ; Configure operand6 of the EW
DPU_EW_OP_VALUE_7 = 0x40AC ; Configure operand7 of the EW
DPU_SURFACE_ADD = 0x40C0 ; Value of the surface adder
DPU_LUT_ACCESS_CFG = 0x4100 ; LUT access address and type
DPU_LUT_ACCESS_DATA = 0x4104 ; Configuration of LUT access data
DPU_LUT_CFG = 0x4108 ; Configuration of the LUT
DPU_LUT_INFO = 0x410C ; LUT information register
DPU_LUT_LE_START = 0x4110 ; LE LUT start point
DPU_LUT_LE_END = 0x4114 ; LE LUT end point
DPU_LUT_LO_START = 0x4118 ; LO LUT start point
DPU_LUT_LO_END = 0x411C ; LO LUT end point
DPU_LUT_LE_SLOPE_SCALE = 0x4120 ; LE LUT slope scale
DPU_LUT_LE_SLOPE_SHIFT = 0x4124 ; LE LUT slope shift
DPU_LUT_LO_SLOPE_SCALE = 0x4128 ; LO LUT slope scale
DPU_LUT_LO_SLOPE_SHIFT = 0x412C ; LO LUT slope shift s

DPU_RDMA_S_STATU = 0x5000 ; Single register group status
DPU_RDMA_S_POINTER = 0x5004 ; Single register group pointer
DPU_RDMA_OPERATION_ENABLE = 0x5008 ; Operation Enable
DPU_RDMA_DATA_CUBE_WIDTH = 0x500C ; Input cube width
DPU_RDMA_DATA_CUBE_HEIGHT = 0x5010 ; Input cube height
DPU_RDMA_DATA_CUBE_CHANNEL = 0x5014 ; Input cube channel
DPU_RDMA_SRC_BASE_ADDR = 0x5018 ; Base address of the input cube
DPU_RDMA_BRDMA_CFG = 0x501C ; Configurations of BRDMA
DPU_RDMA_BS_BASE_ADDR = 0x5020 ; Source base address of BRDMA
DPU_RDMA_NRDMA_CFG = 0x5028 ; Configurations of NRDMA
DPU_RDMA_BN_BASE_ADDR = 0x502C ; Source base address of NRDMA
DPU_RDMA_ERDMA_CFG = 0x5034 ; Configurations of ERDMA
DPU_RDMA_EW_BASE_ADDR = 0x5038 ; Source base address of ERDMA
DPU_RDMA_EW_SURF_STRIDE = 0x5040 ; Surface size of the cube that the ERDMA read
DPU_RDMA_FEATURE_MODE_CFG = 0x5044 ; Configuration of the feature mode
DPU_RDMA_SRC_DMA_CFG = 0x5048 ; Configuration of the source read DMA
DPU_RDMA_SURF_NOTCH = 0x504C ; Surface notch
DPU_RDMA_PAD_CFG = 0x5064 ; Configuration of the pad
DPU_RDMA_WEIGHT = 0x5068 ; Weight of the arbiter
DPU_RDMA_EW_SURF_NOTCH = 0x506C ; Surface notch

PPU_S_STATUS = 0x6000 ; Single register group status
PPU_S_POINTER = 0x6004 ; Single register group pointer
PPU_OPERATION_ENABLE = 0x6008 ; Operation Enable
PPU_DATA_CUBE_IN_WIDTH = 0x600C ; Width of the input cube
PPU_DATA_CUBE_IN_HEIGHT = 0x6010 ; Height of the input cube
PPU_DATA_CUBE_IN_CHANNEL = 0x6014 ; Channel of the input cube
PPU_DATA_CUBE_OUT_WIDTH = 0x6018 ; Width of the output cube
PPU_DATA_CUBE_OUT_HEIGHT = 0x601C ; Height of the output cube
PPU_DATA_CUBE_OUT_CHANNEL = 0x6020 ; Channel of the output cube
PPU_OPERATION_MODE_CFG = 0x6024 ; Configuration of the operation mode
PPU_POOLING_KERNEL_CFG = 0x6034 ; Configuration of the pooling kernel size
PPU_RECIP_KERNEL_WIDTH = 0x6038 ; The reciprocal of the kernel width
PPU_RECIP_KERNEL_HEIGHT = 0x603C ; The reciprocal of the kernel height
PPU_POOLING_PADDING_CFG = 0x6040 ; Configuration of the pooling pad
PPU_PADDING_VALUE_1_CFG = 0x6044 ; Pad Value register0
PPU_PADDING_VALUE_2_CFG = 0x6048 ; Pad Value register1 r
PPU_DST_BASE_ADD = 0x6070 ; Destination address of the output cube e
PPU_DST_SURF_STRID = 0x607C ; Destination surface size
PPU_DATA_FORMAT = 0x6084 ; Configuration of the data format
PPU_MISC_CTRL = 0x60DC ; Misc configuration s

PPU_RDMA_S_STATU = 0x7000 ; Single register group status
PPU_RDMA_S_POINTER = 0x7004 ; Single register group pointer
PPU_RDMA_OPERATION_ENABLE = 0x7008 ; Operation Enable
PPU_RDMA_CUBE_IN_WIDTH = 0x700C ; Input cube width
PPU_RDMA_CUBE_IN_HEIGHT = 0x7010 ; Input cube height
PPU_RDMA_CUBE_IN_CHANNEL = 0x7014 ; Input cube channel
PPU_RDMA_SRC_BASE_ADDR = 0x701C ; Source base address for input feature
PPU_RDMA_SRC_LINE_STRIDE = 0x7024 ; Source line number including Virtual box
PPU_RDMA_SRC_SURF_STRIDE = 0x7028 ; Source surface size including Virtual box
PPU_RDMA_DATA_FORMAT = 0x7030 ; Data format for the input feature

DDMA_CFG_OUTSTANDING = 0x8000 ; Outstanding config register
DDMA_RD_WEIGHT_0 = 0x8004 ; Weight of read arbiter
DDMA_WR_WEIGHT_0 = 0x8008 ; Weight of write arbiter
DDMA_CFG_ID_ERROR = 0x800C ; Id where error happened
DDMA_RD_WEIGHT_1 = 0x8010 ; Weight of read arbiter register1
DDMA_CFG_DMA_FIFO_CLR = 0x8014 ; Clear DMA FIFO
DDMA_CFG_DMA_ARB = 0x8018 ; DMA arbiter configuration register
DDMA_CFG_DMA_RD_QOS = 0x8020 ; Read Qos for DMA
DDMA_CFG_DMA_RD_CFG = 0x8024 ; Read configuration for AXI signals
DDMA_CFG_DMA_WR_CFG = 0x8028 ; Write configuration for AXI signals
DDMA_CFG_DMA_WSTRB = 0x802C ; Write strobe signal for AXI
DDMA_CFG_STATUS = 0x8030 ; AXI status signal

SDMA_CFG_OUTSTANDING = 0x9000 ; Outstanding configuration register
SDMA_RD_WEIGHT_0 = 0x9004 ; Weight of read arbiter
SDMA_WR_WEIGHT_0 = 0x9008 ; Weight of write arbiter
SDMA_CFG_ID_ERROR = 0x900C ; Id where error happened
SDMA_RD_WEIGHT_1 = 0x9010 ; Weight of read arbiter register1
SDMA_CFG_DMA_FIFO_CLR = 0x9014 ; Clear DMA FIFO
SDMA_CFG_DMA_ARB = 0x9018 ; DMA arbiter configuration register
SDMA_CFG_DMA_RD_QOS = 0x9020 ; Read Qos for DMA
SDMA_CFG_DMA_RD_CFG = 0x9024 ; Read configuration for AXI signals
SDMA_CFG_DMA_WR_CFG = 0x9028 ; Write configuration for AXI signals
SDMA_CFG_DMA_WSTRB = 0x902C ; Write strobe signal for AXI
SDMA_CFG_STATUS = 0x9030 ; AXI status signal
GLOBAL_OPERATION_ENABLE = 0xF008 ; Combine Operation Enable
