# AIIC_PROJECT2
In paper, Actual devices are PRAM(not ReRAM). But, It's not significant.
RRAM based DNN simulation both fowarding and backwarding based verilog-A.
I designed only current path architecture. Application is implemented bt my team coworkers.

## Current Path Architecutre
![image](https://user-images.githubusercontent.com/109369687/204360414-39a79b8f-842f-4891-a162-0ff270cb142d.png)

## Application Architecture
![image](https://user-images.githubusercontent.com/109369687/204360681-de30c5bc-4ecd-4a9f-9f31-124859808208.png)

## Model Sequence
![image](https://user-images.githubusercontent.com/109369687/204360818-f0357d3c-84eb-4749-b586-2755a47b08b4.png)
![image](https://user-images.githubusercontent.com/109369687/204360913-465b83cb-d232-4462-ad06-94c84df69a76.png)

## FSM for Test
![image](https://user-images.githubusercontent.com/109369687/204361054-f372e1b7-21ca-4807-9a80-320caa900daa.png)
