#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jul 14 11:13:48 2017
# Process ID: 13380
# Current directory: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11948 D:\Users\Alex\Documents\GitHub\Frequency-comb-DPLL_v2\Frequency-comb-DPLL-DPLL-python3\Firmware_Vivado_Project\redpitaya.xpr
# Log file: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/vivado.log
# Journal file: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.xpr
update_compile_order -fileset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/multiplexer_3to1_testbench.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top multiplexer_3to1_testbench [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target Simulation [get_files D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk.xci]
export_ip_user_files -of_objects [get_files D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/fir_compiler_minimumphase_N_times_clk.xci] -no_script -force -quiet
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
source multiplexer_3to1_testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
source multiplexer_3to1_testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
source multiplexer_3to1_testbench.tcl
add_wave {{/multiplexer_3to1_testbench/in0_mux}} {{/multiplexer_3to1_testbench/in1_mux}} {{/multiplexer_3to1_testbench/in2_mux}} 
restart
run all
close_sim
launch_simulation
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
source multiplexer_3to1_testbench.tcl
add_wave {{/multiplexer_3to1_testbench/clk}} {{/multiplexer_3to1_testbench/stop_the_clock}} {{/multiplexer_3to1_testbench/selector_mux}} {{/multiplexer_3to1_testbench/in0_mux}} {{/multiplexer_3to1_testbench/in1_mux}} {{/multiplexer_3to1_testbench/in2_mux}} {{/multiplexer_3to1_testbench/out_mux}} {{/multiplexer_3to1_testbench/clock_period}} 
restart
run all
close_sim
launch_simulation
launch_simulation
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
source multiplexer_3to1_testbench.tcl
close_sim
launch_simulation
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
source multiplexer_3to1_testbench.tcl
add_wave {{/multiplexer_3to1_testbench/clk}} {{/multiplexer_3to1_testbench/stop_the_clock}} {{/multiplexer_3to1_testbench/selector_mux}} {{/multiplexer_3to1_testbench/in0_mux}} {{/multiplexer_3to1_testbench/in1_mux}} {{/multiplexer_3to1_testbench/in2_mux}} {{/multiplexer_3to1_testbench/out_mux}} {{/multiplexer_3to1_testbench/clock_period}} 
restart
run all
close_sim
launch_simulation
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
source multiplexer_3to1_testbench.tcl
close_sim
launch_simulation
update_compile_order -fileset sim_1
create_project mux3_1 {D:/Users/Alex/Documents/Red Pitaya/mux3_1} -part xc7vx485tffg1157-1
set_property target_language VHDL [current_project]
file mkdir D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new
file mkdir D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new
file mkdir D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new
file mkdir D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new
file mkdir D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new
file mkdir D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new
file mkdir {D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new}
close [ open {D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new/test.vhd} w ]
add_files {{D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new/test.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {{D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new/multiplexer_3to1.vhd}}
update_compile_order -fileset sources_1
remove_files {{D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new/test.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Users/Alex/Documents/Red Pitaya/mux3_1/mux3_1.srcs/sources_1/new/multiplexer_3to1_testbench.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source multiplexer_3to1_testbench.tcl
current_project redpitaya
current_project mux3_1
close_sim
current_project redpitaya
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
source multiplexer_3to1_testbench.tcl
add_wave {{/multiplexer_3to1_testbench/clk}} {{/multiplexer_3to1_testbench/stop_the_clock}} {{/multiplexer_3to1_testbench/selector_mux}} {{/multiplexer_3to1_testbench/in0_mux}} {{/multiplexer_3to1_testbench/in1_mux}} {{/multiplexer_3to1_testbench/in2_mux}} {{/multiplexer_3to1_testbench/out_mux}} {{/multiplexer_3to1_testbench/clock_period}} 
restart
run all
close_sim
current_project mux3_1
close_project
launch_simulation
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
source multiplexer_3to1_testbench.tcl
add_wave {{/multiplexer_3to1_testbench/clk}} {{/multiplexer_3to1_testbench/stop_the_clock}} {{/multiplexer_3to1_testbench/selector_mux}} {{/multiplexer_3to1_testbench/in0_mux}} {{/multiplexer_3to1_testbench/in1_mux}} {{/multiplexer_3to1_testbench/in2_mux}} {{/multiplexer_3to1_testbench/out_mux}} {{/multiplexer_3to1_testbench/clock_period}} 
restart
run all
save_wave_config {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/n_times_clk_fir_wrapper_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/system_identification_vna_with_dither_testbench_behav.wcfg
open_wave_config D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/registers_read_testbench_behav.wcfg
source multiplexer_3to1_testbench.tcl
close_sim
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_compile_order -fileset sources_1
