Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Oct 26 14:50:14 2016
| Host         : Error404 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file Lab5_wrapper_control_sets_placed.rpt
| Design       : Lab5_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     1 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+---------------+----------------------------+------------------+----------------+
|                 Clock Signal                | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------------------------------+---------------+----------------------------+------------------+----------------+
|  Lab5_i/processing_system7_0/inst/FCLK_CLK1 |               | Lab5_i/Debounce_0/U0/clear |                8 |             32 |
+---------------------------------------------+---------------+----------------------------+------------------+----------------+


