ARM GAS  /tmp/cc8JLCId.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32c0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32c0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB358:
   1:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32c0xx_hal_msp.c **** /**
   3:Core/Src/stm32c0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32c0xx_hal_msp.c ****   * @file         stm32c0xx_hal_msp.c
   5:Core/Src/stm32c0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32c0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32c0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32c0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32c0xx_hal_msp.c ****   *
  10:Core/Src/stm32c0xx_hal_msp.c ****   * Copyright (c) 2026 STMicroelectronics.
  11:Core/Src/stm32c0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32c0xx_hal_msp.c ****   *
  13:Core/Src/stm32c0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32c0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32c0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32c0xx_hal_msp.c ****   *
  17:Core/Src/stm32c0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32c0xx_hal_msp.c ****   */
  19:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32c0xx_hal_msp.c **** 
  21:Core/Src/stm32c0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32c0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32c0xx_hal_msp.c **** 
  25:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32c0xx_hal_msp.c **** 
  27:Core/Src/stm32c0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32c0xx_hal_msp.c **** 
  30:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32c0xx_hal_msp.c **** 
  32:Core/Src/stm32c0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cc8JLCId.s 			page 2


  33:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32c0xx_hal_msp.c **** 
  35:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32c0xx_hal_msp.c **** 
  37:Core/Src/stm32c0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32c0xx_hal_msp.c **** 
  40:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32c0xx_hal_msp.c **** 
  42:Core/Src/stm32c0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32c0xx_hal_msp.c **** 
  45:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32c0xx_hal_msp.c **** 
  47:Core/Src/stm32c0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32c0xx_hal_msp.c **** 
  50:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32c0xx_hal_msp.c **** 
  52:Core/Src/stm32c0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32c0xx_hal_msp.c **** 
  55:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32c0xx_hal_msp.c **** 
  57:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32c0xx_hal_msp.c **** 
  59:Core/Src/stm32c0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32c0xx_hal_msp.c **** /**
  61:Core/Src/stm32c0xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32c0xx_hal_msp.c ****   */
  63:Core/Src/stm32c0xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32c0xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32c0xx_hal_msp.c **** 
  66:Core/Src/stm32c0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32c0xx_hal_msp.c **** 
  68:Core/Src/stm32c0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32c0xx_hal_msp.c **** 
  70:Core/Src/stm32c0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 196C     		ldr	r1, [r3, #64]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 1964     		str	r1, [r3, #64]
  44              		.loc 1 70 3 view .LVU4
  45 000c 196C     		ldr	r1, [r3, #64]
ARM GAS  /tmp/cc8JLCId.s 			page 3


  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 70 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32c0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 71 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 71 3 view .LVU8
  55              		.loc 1 71 3 view .LVU9
  56 0014 DA6B     		ldr	r2, [r3, #60]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA63     		str	r2, [r3, #60]
  61              		.loc 1 71 3 view .LVU10
  62 001e DB6B     		ldr	r3, [r3, #60]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 71 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32c0xx_hal_msp.c **** 
  73:Core/Src/stm32c0xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32c0xx_hal_msp.c **** 
  75:Core/Src/stm32c0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32c0xx_hal_msp.c **** 
  77:Core/Src/stm32c0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32c0xx_hal_msp.c **** }
  69              		.loc 1 78 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE358:
  80              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_ADC_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  87              	HAL_ADC_MspInit:
  88              	.LVL0:
  89              	.LFB359:
  79:Core/Src/stm32c0xx_hal_msp.c **** 
  80:Core/Src/stm32c0xx_hal_msp.c **** /**
  81:Core/Src/stm32c0xx_hal_msp.c ****   * @brief ADC MSP Initialization
  82:Core/Src/stm32c0xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  83:Core/Src/stm32c0xx_hal_msp.c ****   * @param hadc: ADC handle pointer
  84:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
  85:Core/Src/stm32c0xx_hal_msp.c ****   */
ARM GAS  /tmp/cc8JLCId.s 			page 4


  86:Core/Src/stm32c0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  87:Core/Src/stm32c0xx_hal_msp.c **** {
  90              		.loc 1 87 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 64
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 87 1 is_stmt 0 view .LVU15
  95 0000 10B5     		push	{r4, lr}
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 4, -8
  99              		.cfi_offset 14, -4
 100 0002 90B0     		sub	sp, sp, #64
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 72
 103 0004 0400     		movs	r4, r0
  88:Core/Src/stm32c0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 88 3 is_stmt 1 view .LVU16
 105              		.loc 1 88 20 is_stmt 0 view .LVU17
 106 0006 1422     		movs	r2, #20
 107 0008 0021     		movs	r1, #0
 108 000a 0BA8     		add	r0, sp, #44
 109              	.LVL1:
 110              		.loc 1 88 20 view .LVU18
 111 000c FFF7FEFF 		bl	memset
 112              	.LVL2:
  89:Core/Src/stm32c0xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 113              		.loc 1 89 3 is_stmt 1 view .LVU19
 114              		.loc 1 89 28 is_stmt 0 view .LVU20
 115 0010 2022     		movs	r2, #32
 116 0012 0021     		movs	r1, #0
 117 0014 03A8     		add	r0, sp, #12
 118 0016 FFF7FEFF 		bl	memset
 119              	.LVL3:
  90:Core/Src/stm32c0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 120              		.loc 1 90 3 is_stmt 1 view .LVU21
 121              		.loc 1 90 10 is_stmt 0 view .LVU22
 122 001a 2268     		ldr	r2, [r4]
 123              		.loc 1 90 5 view .LVU23
 124 001c 164B     		ldr	r3, .L9
 125 001e 9A42     		cmp	r2, r3
 126 0020 01D0     		beq	.L7
 127              	.L4:
  91:Core/Src/stm32c0xx_hal_msp.c ****   {
  92:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32c0xx_hal_msp.c **** 
  94:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32c0xx_hal_msp.c **** 
  96:Core/Src/stm32c0xx_hal_msp.c ****   /** Initializes the peripherals clocks
  97:Core/Src/stm32c0xx_hal_msp.c ****   */
  98:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  99:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 100:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 101:Core/Src/stm32c0xx_hal_msp.c ****     {
 102:Core/Src/stm32c0xx_hal_msp.c ****       Error_Handler();
 103:Core/Src/stm32c0xx_hal_msp.c ****     }
 104:Core/Src/stm32c0xx_hal_msp.c **** 
ARM GAS  /tmp/cc8JLCId.s 			page 5


 105:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock enable */
 106:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 107:Core/Src/stm32c0xx_hal_msp.c **** 
 108:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 109:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 110:Core/Src/stm32c0xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 111:Core/Src/stm32c0xx_hal_msp.c ****     */
 112:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 113:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 114:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 115:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 116:Core/Src/stm32c0xx_hal_msp.c **** 
 117:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 118:Core/Src/stm32c0xx_hal_msp.c **** 
 119:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 1 */
 120:Core/Src/stm32c0xx_hal_msp.c **** 
 121:Core/Src/stm32c0xx_hal_msp.c ****   }
 122:Core/Src/stm32c0xx_hal_msp.c **** 
 123:Core/Src/stm32c0xx_hal_msp.c **** }
 128              		.loc 1 123 1 view .LVU24
 129 0022 10B0     		add	sp, sp, #64
 130              		@ sp needed
 131              	.LVL4:
 132              		.loc 1 123 1 view .LVU25
 133 0024 10BD     		pop	{r4, pc}
 134              	.LVL5:
 135              	.L7:
  98:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 136              		.loc 1 98 5 is_stmt 1 view .LVU26
  98:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 137              		.loc 1 98 40 is_stmt 0 view .LVU27
 138 0026 2023     		movs	r3, #32
 139 0028 0393     		str	r3, [sp, #12]
  99:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 140              		.loc 1 99 5 is_stmt 1 view .LVU28
 100:Core/Src/stm32c0xx_hal_msp.c ****     {
 141              		.loc 1 100 5 view .LVU29
 100:Core/Src/stm32c0xx_hal_msp.c ****     {
 142              		.loc 1 100 9 is_stmt 0 view .LVU30
 143 002a 03A8     		add	r0, sp, #12
 144 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 145              	.LVL6:
 100:Core/Src/stm32c0xx_hal_msp.c ****     {
 146              		.loc 1 100 8 discriminator 1 view .LVU31
 147 0030 0028     		cmp	r0, #0
 148 0032 1DD1     		bne	.L8
 149              	.L6:
 106:Core/Src/stm32c0xx_hal_msp.c **** 
 150              		.loc 1 106 5 is_stmt 1 view .LVU32
 151              	.LBB4:
 106:Core/Src/stm32c0xx_hal_msp.c **** 
 152              		.loc 1 106 5 view .LVU33
 106:Core/Src/stm32c0xx_hal_msp.c **** 
 153              		.loc 1 106 5 view .LVU34
 154 0034 114B     		ldr	r3, .L9+4
 155 0036 1A6C     		ldr	r2, [r3, #64]
 156 0038 8021     		movs	r1, #128
ARM GAS  /tmp/cc8JLCId.s 			page 6


 157 003a 4903     		lsls	r1, r1, #13
 158 003c 0A43     		orrs	r2, r1
 159 003e 1A64     		str	r2, [r3, #64]
 106:Core/Src/stm32c0xx_hal_msp.c **** 
 160              		.loc 1 106 5 view .LVU35
 161 0040 1A6C     		ldr	r2, [r3, #64]
 162 0042 0A40     		ands	r2, r1
 163 0044 0192     		str	r2, [sp, #4]
 106:Core/Src/stm32c0xx_hal_msp.c **** 
 164              		.loc 1 106 5 view .LVU36
 165 0046 019A     		ldr	r2, [sp, #4]
 166              	.LBE4:
 106:Core/Src/stm32c0xx_hal_msp.c **** 
 167              		.loc 1 106 5 view .LVU37
 108:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 108 5 view .LVU38
 169              	.LBB5:
 108:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 170              		.loc 1 108 5 view .LVU39
 108:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 171              		.loc 1 108 5 view .LVU40
 172 0048 596B     		ldr	r1, [r3, #52]
 173 004a 0122     		movs	r2, #1
 174 004c 1143     		orrs	r1, r2
 175 004e 5963     		str	r1, [r3, #52]
 108:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 176              		.loc 1 108 5 view .LVU41
 177 0050 5B6B     		ldr	r3, [r3, #52]
 178 0052 1A40     		ands	r2, r3
 179 0054 0292     		str	r2, [sp, #8]
 108:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 180              		.loc 1 108 5 view .LVU42
 181 0056 029B     		ldr	r3, [sp, #8]
 182              	.LBE5:
 108:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 183              		.loc 1 108 5 view .LVU43
 112:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 184              		.loc 1 112 5 view .LVU44
 112:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 185              		.loc 1 112 25 is_stmt 0 view .LVU45
 186 0058 0BA9     		add	r1, sp, #44
 187 005a 0423     		movs	r3, #4
 188 005c 0B93     		str	r3, [sp, #44]
 113:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 113 5 is_stmt 1 view .LVU46
 113:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190              		.loc 1 113 26 is_stmt 0 view .LVU47
 191 005e 013B     		subs	r3, r3, #1
 192 0060 4B60     		str	r3, [r1, #4]
 114:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193              		.loc 1 114 5 is_stmt 1 view .LVU48
 114:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194              		.loc 1 114 26 is_stmt 0 view .LVU49
 195 0062 0023     		movs	r3, #0
 196 0064 8B60     		str	r3, [r1, #8]
 115:Core/Src/stm32c0xx_hal_msp.c **** 
 197              		.loc 1 115 5 is_stmt 1 view .LVU50
ARM GAS  /tmp/cc8JLCId.s 			page 7


 198 0066 A020     		movs	r0, #160
 199 0068 C005     		lsls	r0, r0, #23
 200 006a FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL7:
 202              		.loc 1 123 1 is_stmt 0 view .LVU51
 203 006e D8E7     		b	.L4
 204              	.L8:
 102:Core/Src/stm32c0xx_hal_msp.c ****     }
 205              		.loc 1 102 7 is_stmt 1 view .LVU52
 206 0070 FFF7FEFF 		bl	Error_Handler
 207              	.LVL8:
 208 0074 DEE7     		b	.L6
 209              	.L10:
 210 0076 C046     		.align	2
 211              	.L9:
 212 0078 00240140 		.word	1073816576
 213 007c 00100240 		.word	1073876992
 214              		.cfi_endproc
 215              	.LFE359:
 217              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 218              		.align	1
 219              		.global	HAL_ADC_MspDeInit
 220              		.syntax unified
 221              		.code	16
 222              		.thumb_func
 224              	HAL_ADC_MspDeInit:
 225              	.LVL9:
 226              	.LFB360:
 124:Core/Src/stm32c0xx_hal_msp.c **** 
 125:Core/Src/stm32c0xx_hal_msp.c **** /**
 126:Core/Src/stm32c0xx_hal_msp.c ****   * @brief ADC MSP De-Initialization
 127:Core/Src/stm32c0xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 128:Core/Src/stm32c0xx_hal_msp.c ****   * @param hadc: ADC handle pointer
 129:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 130:Core/Src/stm32c0xx_hal_msp.c ****   */
 131:Core/Src/stm32c0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 132:Core/Src/stm32c0xx_hal_msp.c **** {
 227              		.loc 1 132 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		.loc 1 132 1 is_stmt 0 view .LVU54
 232 0000 10B5     		push	{r4, lr}
 233              	.LCFI3:
 234              		.cfi_def_cfa_offset 8
 235              		.cfi_offset 4, -8
 236              		.cfi_offset 14, -4
 133:Core/Src/stm32c0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 237              		.loc 1 133 3 is_stmt 1 view .LVU55
 238              		.loc 1 133 10 is_stmt 0 view .LVU56
 239 0002 0268     		ldr	r2, [r0]
 240              		.loc 1 133 5 view .LVU57
 241 0004 074B     		ldr	r3, .L14
 242 0006 9A42     		cmp	r2, r3
 243 0008 00D0     		beq	.L13
 244              	.LVL10:
 245              	.L11:
ARM GAS  /tmp/cc8JLCId.s 			page 8


 134:Core/Src/stm32c0xx_hal_msp.c ****   {
 135:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 0 */
 136:Core/Src/stm32c0xx_hal_msp.c **** 
 137:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 0 */
 138:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock disable */
 139:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 140:Core/Src/stm32c0xx_hal_msp.c **** 
 141:Core/Src/stm32c0xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 142:Core/Src/stm32c0xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 143:Core/Src/stm32c0xx_hal_msp.c ****     */
 144:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2);
 145:Core/Src/stm32c0xx_hal_msp.c **** 
 146:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 1 */
 147:Core/Src/stm32c0xx_hal_msp.c **** 
 148:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 1 */
 149:Core/Src/stm32c0xx_hal_msp.c ****   }
 150:Core/Src/stm32c0xx_hal_msp.c **** 
 151:Core/Src/stm32c0xx_hal_msp.c **** }
 246              		.loc 1 151 1 view .LVU58
 247              		@ sp needed
 248 000a 10BD     		pop	{r4, pc}
 249              	.LVL11:
 250              	.L13:
 139:Core/Src/stm32c0xx_hal_msp.c **** 
 251              		.loc 1 139 5 is_stmt 1 view .LVU59
 252 000c 064A     		ldr	r2, .L14+4
 253 000e 136C     		ldr	r3, [r2, #64]
 254 0010 0649     		ldr	r1, .L14+8
 255 0012 0B40     		ands	r3, r1
 256 0014 1364     		str	r3, [r2, #64]
 144:Core/Src/stm32c0xx_hal_msp.c **** 
 257              		.loc 1 144 5 view .LVU60
 258 0016 A020     		movs	r0, #160
 259              	.LVL12:
 144:Core/Src/stm32c0xx_hal_msp.c **** 
 260              		.loc 1 144 5 is_stmt 0 view .LVU61
 261 0018 0421     		movs	r1, #4
 262 001a C005     		lsls	r0, r0, #23
 263 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 264              	.LVL13:
 265              		.loc 1 151 1 view .LVU62
 266 0020 F3E7     		b	.L11
 267              	.L15:
 268 0022 C046     		.align	2
 269              	.L14:
 270 0024 00240140 		.word	1073816576
 271 0028 00100240 		.word	1073876992
 272 002c FFFFEFFF 		.word	-1048577
 273              		.cfi_endproc
 274              	.LFE360:
 276              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
 277              		.align	1
 278              		.global	HAL_FDCAN_MspInit
 279              		.syntax unified
 280              		.code	16
 281              		.thumb_func
 283              	HAL_FDCAN_MspInit:
ARM GAS  /tmp/cc8JLCId.s 			page 9


 284              	.LVL14:
 285              	.LFB361:
 152:Core/Src/stm32c0xx_hal_msp.c **** 
 153:Core/Src/stm32c0xx_hal_msp.c **** /**
 154:Core/Src/stm32c0xx_hal_msp.c ****   * @brief FDCAN MSP Initialization
 155:Core/Src/stm32c0xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 156:Core/Src/stm32c0xx_hal_msp.c ****   * @param hfdcan: FDCAN handle pointer
 157:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 158:Core/Src/stm32c0xx_hal_msp.c ****   */
 159:Core/Src/stm32c0xx_hal_msp.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
 160:Core/Src/stm32c0xx_hal_msp.c **** {
 286              		.loc 1 160 1 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 64
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290              		.loc 1 160 1 is_stmt 0 view .LVU64
 291 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 292              	.LCFI4:
 293              		.cfi_def_cfa_offset 20
 294              		.cfi_offset 4, -20
 295              		.cfi_offset 5, -16
 296              		.cfi_offset 6, -12
 297              		.cfi_offset 7, -8
 298              		.cfi_offset 14, -4
 299 0002 91B0     		sub	sp, sp, #68
 300              	.LCFI5:
 301              		.cfi_def_cfa_offset 88
 302 0004 0400     		movs	r4, r0
 161:Core/Src/stm32c0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 303              		.loc 1 161 3 is_stmt 1 view .LVU65
 304              		.loc 1 161 20 is_stmt 0 view .LVU66
 305 0006 1422     		movs	r2, #20
 306 0008 0021     		movs	r1, #0
 307 000a 0BA8     		add	r0, sp, #44
 308              	.LVL15:
 309              		.loc 1 161 20 view .LVU67
 310 000c FFF7FEFF 		bl	memset
 311              	.LVL16:
 162:Core/Src/stm32c0xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 312              		.loc 1 162 3 is_stmt 1 view .LVU68
 313              		.loc 1 162 28 is_stmt 0 view .LVU69
 314 0010 2022     		movs	r2, #32
 315 0012 0021     		movs	r1, #0
 316 0014 03A8     		add	r0, sp, #12
 317 0016 FFF7FEFF 		bl	memset
 318              	.LVL17:
 163:Core/Src/stm32c0xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 319              		.loc 1 163 3 is_stmt 1 view .LVU70
 320              		.loc 1 163 12 is_stmt 0 view .LVU71
 321 001a 2268     		ldr	r2, [r4]
 322              		.loc 1 163 5 view .LVU72
 323 001c 214B     		ldr	r3, .L21
 324 001e 9A42     		cmp	r2, r3
 325 0020 01D0     		beq	.L19
 326              	.LVL18:
 327              	.L16:
 164:Core/Src/stm32c0xx_hal_msp.c ****   {
ARM GAS  /tmp/cc8JLCId.s 			page 10


 165:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN FDCAN1_MspInit 0 */
 166:Core/Src/stm32c0xx_hal_msp.c **** 
 167:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END FDCAN1_MspInit 0 */
 168:Core/Src/stm32c0xx_hal_msp.c **** 
 169:Core/Src/stm32c0xx_hal_msp.c ****   /** Initializes the peripherals clocks
 170:Core/Src/stm32c0xx_hal_msp.c ****   */
 171:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 172:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_HSIKER;
 173:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 174:Core/Src/stm32c0xx_hal_msp.c ****     {
 175:Core/Src/stm32c0xx_hal_msp.c ****       Error_Handler();
 176:Core/Src/stm32c0xx_hal_msp.c ****     }
 177:Core/Src/stm32c0xx_hal_msp.c **** 
 178:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock enable */
 179:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_FDCAN1_CLK_ENABLE();
 180:Core/Src/stm32c0xx_hal_msp.c **** 
 181:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 182:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 183:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 184:Core/Src/stm32c0xx_hal_msp.c ****     PA12 [PA10]     ------> FDCAN1_TX
 185:Core/Src/stm32c0xx_hal_msp.c ****     PB5     ------> FDCAN1_RX
 186:Core/Src/stm32c0xx_hal_msp.c ****     */
 187:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 188:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 191:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 192:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193:Core/Src/stm32c0xx_hal_msp.c **** 
 194:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 195:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 198:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 199:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 200:Core/Src/stm32c0xx_hal_msp.c **** 
 201:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN FDCAN1_MspInit 1 */
 202:Core/Src/stm32c0xx_hal_msp.c **** 
 203:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END FDCAN1_MspInit 1 */
 204:Core/Src/stm32c0xx_hal_msp.c **** 
 205:Core/Src/stm32c0xx_hal_msp.c ****   }
 206:Core/Src/stm32c0xx_hal_msp.c **** 
 207:Core/Src/stm32c0xx_hal_msp.c **** }
 328              		.loc 1 207 1 view .LVU73
 329 0022 11B0     		add	sp, sp, #68
 330              		@ sp needed
 331 0024 F0BD     		pop	{r4, r5, r6, r7, pc}
 332              	.LVL19:
 333              	.L19:
 171:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_HSIKER;
 334              		.loc 1 171 5 is_stmt 1 view .LVU74
 171:Core/Src/stm32c0xx_hal_msp.c ****     PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_HSIKER;
 335              		.loc 1 171 40 is_stmt 0 view .LVU75
 336 0026 03A8     		add	r0, sp, #12
 337 0028 1023     		movs	r3, #16
 338 002a 0393     		str	r3, [sp, #12]
 172:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  /tmp/cc8JLCId.s 			page 11


 339              		.loc 1 172 5 is_stmt 1 view .LVU76
 172:Core/Src/stm32c0xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 340              		.loc 1 172 40 is_stmt 0 view .LVU77
 341 002c F033     		adds	r3, r3, #240
 342 002e 4361     		str	r3, [r0, #20]
 173:Core/Src/stm32c0xx_hal_msp.c ****     {
 343              		.loc 1 173 5 is_stmt 1 view .LVU78
 173:Core/Src/stm32c0xx_hal_msp.c ****     {
 344              		.loc 1 173 9 is_stmt 0 view .LVU79
 345 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 346              	.LVL20:
 173:Core/Src/stm32c0xx_hal_msp.c ****     {
 347              		.loc 1 173 8 discriminator 1 view .LVU80
 348 0034 0028     		cmp	r0, #0
 349 0036 31D1     		bne	.L20
 350              	.L18:
 179:Core/Src/stm32c0xx_hal_msp.c **** 
 351              		.loc 1 179 5 is_stmt 1 view .LVU81
 352              	.LBB6:
 179:Core/Src/stm32c0xx_hal_msp.c **** 
 353              		.loc 1 179 5 view .LVU82
 179:Core/Src/stm32c0xx_hal_msp.c **** 
 354              		.loc 1 179 5 view .LVU83
 355 0038 1B4B     		ldr	r3, .L21+4
 356 003a DA6B     		ldr	r2, [r3, #60]
 357 003c 8021     		movs	r1, #128
 358 003e 4901     		lsls	r1, r1, #5
 359 0040 0A43     		orrs	r2, r1
 360 0042 DA63     		str	r2, [r3, #60]
 179:Core/Src/stm32c0xx_hal_msp.c **** 
 361              		.loc 1 179 5 view .LVU84
 362 0044 DA6B     		ldr	r2, [r3, #60]
 363 0046 0A40     		ands	r2, r1
 364 0048 0092     		str	r2, [sp]
 179:Core/Src/stm32c0xx_hal_msp.c **** 
 365              		.loc 1 179 5 view .LVU85
 366 004a 009A     		ldr	r2, [sp]
 367              	.LBE6:
 179:Core/Src/stm32c0xx_hal_msp.c **** 
 368              		.loc 1 179 5 view .LVU86
 181:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 369              		.loc 1 181 5 view .LVU87
 370              	.LBB7:
 181:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 371              		.loc 1 181 5 view .LVU88
 181:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 372              		.loc 1 181 5 view .LVU89
 373 004c 586B     		ldr	r0, [r3, #52]
 374 004e 0122     		movs	r2, #1
 375 0050 1043     		orrs	r0, r2
 376 0052 5863     		str	r0, [r3, #52]
 181:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 377              		.loc 1 181 5 view .LVU90
 378 0054 586B     		ldr	r0, [r3, #52]
 379 0056 0240     		ands	r2, r0
 380 0058 0192     		str	r2, [sp, #4]
 181:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /tmp/cc8JLCId.s 			page 12


 381              		.loc 1 181 5 view .LVU91
 382 005a 019A     		ldr	r2, [sp, #4]
 383              	.LBE7:
 181:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 384              		.loc 1 181 5 view .LVU92
 182:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 385              		.loc 1 182 5 view .LVU93
 386              	.LBB8:
 182:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 387              		.loc 1 182 5 view .LVU94
 182:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 388              		.loc 1 182 5 view .LVU95
 389 005c 5A6B     		ldr	r2, [r3, #52]
 390 005e 0226     		movs	r6, #2
 391 0060 3243     		orrs	r2, r6
 392 0062 5A63     		str	r2, [r3, #52]
 182:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 393              		.loc 1 182 5 view .LVU96
 394 0064 5B6B     		ldr	r3, [r3, #52]
 395 0066 3340     		ands	r3, r6
 396 0068 0293     		str	r3, [sp, #8]
 182:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 397              		.loc 1 182 5 view .LVU97
 398 006a 029B     		ldr	r3, [sp, #8]
 399              	.LBE8:
 182:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 400              		.loc 1 182 5 view .LVU98
 187:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 401              		.loc 1 187 5 view .LVU99
 187:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 402              		.loc 1 187 25 is_stmt 0 view .LVU100
 403 006c 0BAC     		add	r4, sp, #44
 404              	.LVL21:
 187:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 405              		.loc 1 187 25 view .LVU101
 406 006e 0B91     		str	r1, [sp, #44]
 188:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 407              		.loc 1 188 5 is_stmt 1 view .LVU102
 188:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 408              		.loc 1 188 26 is_stmt 0 view .LVU103
 409 0070 0C96     		str	r6, [sp, #48]
 189:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 410              		.loc 1 189 5 is_stmt 1 view .LVU104
 189:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 411              		.loc 1 189 26 is_stmt 0 view .LVU105
 412 0072 0025     		movs	r5, #0
 413 0074 0D95     		str	r5, [sp, #52]
 190:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 414              		.loc 1 190 5 is_stmt 1 view .LVU106
 190:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 415              		.loc 1 190 27 is_stmt 0 view .LVU107
 416 0076 0E95     		str	r5, [sp, #56]
 191:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 417              		.loc 1 191 5 is_stmt 1 view .LVU108
 191:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 418              		.loc 1 191 31 is_stmt 0 view .LVU109
 419 0078 0427     		movs	r7, #4
ARM GAS  /tmp/cc8JLCId.s 			page 13


 420 007a 0F97     		str	r7, [sp, #60]
 192:Core/Src/stm32c0xx_hal_msp.c **** 
 421              		.loc 1 192 5 is_stmt 1 view .LVU110
 422 007c A020     		movs	r0, #160
 423 007e 2100     		movs	r1, r4
 424 0080 C005     		lsls	r0, r0, #23
 425 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 426              	.LVL22:
 194:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 427              		.loc 1 194 5 view .LVU111
 194:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 428              		.loc 1 194 25 is_stmt 0 view .LVU112
 429 0086 2023     		movs	r3, #32
 430 0088 0B93     		str	r3, [sp, #44]
 195:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431              		.loc 1 195 5 is_stmt 1 view .LVU113
 195:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 432              		.loc 1 195 26 is_stmt 0 view .LVU114
 433 008a 0C96     		str	r6, [sp, #48]
 196:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 434              		.loc 1 196 5 is_stmt 1 view .LVU115
 196:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 435              		.loc 1 196 26 is_stmt 0 view .LVU116
 436 008c 0D95     		str	r5, [sp, #52]
 197:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 437              		.loc 1 197 5 is_stmt 1 view .LVU117
 197:Core/Src/stm32c0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_FDCAN1;
 438              		.loc 1 197 27 is_stmt 0 view .LVU118
 439 008e 0E95     		str	r5, [sp, #56]
 198:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 440              		.loc 1 198 5 is_stmt 1 view .LVU119
 198:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 441              		.loc 1 198 31 is_stmt 0 view .LVU120
 442 0090 0F97     		str	r7, [sp, #60]
 199:Core/Src/stm32c0xx_hal_msp.c **** 
 443              		.loc 1 199 5 is_stmt 1 view .LVU121
 444 0092 2100     		movs	r1, r4
 445 0094 0548     		ldr	r0, .L21+8
 446 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 447              	.LVL23:
 448              		.loc 1 207 1 is_stmt 0 view .LVU122
 449 009a C2E7     		b	.L16
 450              	.LVL24:
 451              	.L20:
 175:Core/Src/stm32c0xx_hal_msp.c ****     }
 452              		.loc 1 175 7 is_stmt 1 view .LVU123
 453 009c FFF7FEFF 		bl	Error_Handler
 454              	.LVL25:
 455 00a0 CAE7     		b	.L18
 456              	.L22:
 457 00a2 C046     		.align	2
 458              	.L21:
 459 00a4 00640040 		.word	1073767424
 460 00a8 00100240 		.word	1073876992
 461 00ac 00040050 		.word	1342178304
 462              		.cfi_endproc
 463              	.LFE361:
ARM GAS  /tmp/cc8JLCId.s 			page 14


 465              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 466              		.align	1
 467              		.global	HAL_FDCAN_MspDeInit
 468              		.syntax unified
 469              		.code	16
 470              		.thumb_func
 472              	HAL_FDCAN_MspDeInit:
 473              	.LVL26:
 474              	.LFB362:
 208:Core/Src/stm32c0xx_hal_msp.c **** 
 209:Core/Src/stm32c0xx_hal_msp.c **** /**
 210:Core/Src/stm32c0xx_hal_msp.c ****   * @brief FDCAN MSP De-Initialization
 211:Core/Src/stm32c0xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 212:Core/Src/stm32c0xx_hal_msp.c ****   * @param hfdcan: FDCAN handle pointer
 213:Core/Src/stm32c0xx_hal_msp.c ****   * @retval None
 214:Core/Src/stm32c0xx_hal_msp.c ****   */
 215:Core/Src/stm32c0xx_hal_msp.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* hfdcan)
 216:Core/Src/stm32c0xx_hal_msp.c **** {
 475              		.loc 1 216 1 view -0
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 0
 478              		@ frame_needed = 0, uses_anonymous_args = 0
 479              		.loc 1 216 1 is_stmt 0 view .LVU125
 480 0000 10B5     		push	{r4, lr}
 481              	.LCFI6:
 482              		.cfi_def_cfa_offset 8
 483              		.cfi_offset 4, -8
 484              		.cfi_offset 14, -4
 217:Core/Src/stm32c0xx_hal_msp.c ****   if(hfdcan->Instance==FDCAN1)
 485              		.loc 1 217 3 is_stmt 1 view .LVU126
 486              		.loc 1 217 12 is_stmt 0 view .LVU127
 487 0002 0268     		ldr	r2, [r0]
 488              		.loc 1 217 5 view .LVU128
 489 0004 094B     		ldr	r3, .L26
 490 0006 9A42     		cmp	r2, r3
 491 0008 00D0     		beq	.L25
 492              	.LVL27:
 493              	.L23:
 218:Core/Src/stm32c0xx_hal_msp.c ****   {
 219:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN FDCAN1_MspDeInit 0 */
 220:Core/Src/stm32c0xx_hal_msp.c **** 
 221:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END FDCAN1_MspDeInit 0 */
 222:Core/Src/stm32c0xx_hal_msp.c ****     /* Peripheral clock disable */
 223:Core/Src/stm32c0xx_hal_msp.c ****     __HAL_RCC_FDCAN1_CLK_DISABLE();
 224:Core/Src/stm32c0xx_hal_msp.c **** 
 225:Core/Src/stm32c0xx_hal_msp.c ****     /**FDCAN1 GPIO Configuration
 226:Core/Src/stm32c0xx_hal_msp.c ****     PA12 [PA10]     ------> FDCAN1_TX
 227:Core/Src/stm32c0xx_hal_msp.c ****     PB5     ------> FDCAN1_RX
 228:Core/Src/stm32c0xx_hal_msp.c ****     */
 229:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12);
 230:Core/Src/stm32c0xx_hal_msp.c **** 
 231:Core/Src/stm32c0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5);
 232:Core/Src/stm32c0xx_hal_msp.c **** 
 233:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 234:Core/Src/stm32c0xx_hal_msp.c **** 
 235:Core/Src/stm32c0xx_hal_msp.c ****     /* USER CODE END FDCAN1_MspDeInit 1 */
 236:Core/Src/stm32c0xx_hal_msp.c ****   }
ARM GAS  /tmp/cc8JLCId.s 			page 15


 237:Core/Src/stm32c0xx_hal_msp.c **** 
 238:Core/Src/stm32c0xx_hal_msp.c **** }
 494              		.loc 1 238 1 view .LVU129
 495              		@ sp needed
 496 000a 10BD     		pop	{r4, pc}
 497              	.LVL28:
 498              	.L25:
 223:Core/Src/stm32c0xx_hal_msp.c **** 
 499              		.loc 1 223 5 is_stmt 1 view .LVU130
 500 000c 084A     		ldr	r2, .L26+4
 501 000e D36B     		ldr	r3, [r2, #60]
 502 0010 0849     		ldr	r1, .L26+8
 503 0012 0B40     		ands	r3, r1
 504 0014 D363     		str	r3, [r2, #60]
 229:Core/Src/stm32c0xx_hal_msp.c **** 
 505              		.loc 1 229 5 view .LVU131
 506 0016 8021     		movs	r1, #128
 507 0018 A020     		movs	r0, #160
 508              	.LVL29:
 229:Core/Src/stm32c0xx_hal_msp.c **** 
 509              		.loc 1 229 5 is_stmt 0 view .LVU132
 510 001a 4901     		lsls	r1, r1, #5
 511 001c C005     		lsls	r0, r0, #23
 512 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 513              	.LVL30:
 231:Core/Src/stm32c0xx_hal_msp.c **** 
 514              		.loc 1 231 5 is_stmt 1 view .LVU133
 515 0022 2021     		movs	r1, #32
 516 0024 0448     		ldr	r0, .L26+12
 517 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 518              	.LVL31:
 519              		.loc 1 238 1 is_stmt 0 view .LVU134
 520 002a EEE7     		b	.L23
 521              	.L27:
 522              		.align	2
 523              	.L26:
 524 002c 00640040 		.word	1073767424
 525 0030 00100240 		.word	1073876992
 526 0034 FFEFFFFF 		.word	-4097
 527 0038 00040050 		.word	1342178304
 528              		.cfi_endproc
 529              	.LFE362:
 531              		.text
 532              	.Letext0:
 533              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 534              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 535              		.file 4 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c092xx.h"
 536              		.file 5 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c0xx.h"
 537              		.file 6 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_def.h"
 538              		.file 7 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_rcc_ex.h"
 539              		.file 8 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_gpio.h"
 540              		.file 9 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_dma.h"
 541              		.file 10 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_adc.h"
 542              		.file 11 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_fdcan.h"
 543              		.file 12 "Core/Inc/main.h"
 544              		.file 13 "<built-in>"
ARM GAS  /tmp/cc8JLCId.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 stm32c0xx_hal_msp.c
     /tmp/cc8JLCId.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/cc8JLCId.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cc8JLCId.s:76     .text.HAL_MspInit:0000002c $d
     /tmp/cc8JLCId.s:81     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/cc8JLCId.s:87     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/cc8JLCId.s:212    .text.HAL_ADC_MspInit:00000078 $d
     /tmp/cc8JLCId.s:218    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/cc8JLCId.s:224    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/cc8JLCId.s:270    .text.HAL_ADC_MspDeInit:00000024 $d
     /tmp/cc8JLCId.s:277    .text.HAL_FDCAN_MspInit:00000000 $t
     /tmp/cc8JLCId.s:283    .text.HAL_FDCAN_MspInit:00000000 HAL_FDCAN_MspInit
     /tmp/cc8JLCId.s:459    .text.HAL_FDCAN_MspInit:000000a4 $d
     /tmp/cc8JLCId.s:466    .text.HAL_FDCAN_MspDeInit:00000000 $t
     /tmp/cc8JLCId.s:472    .text.HAL_FDCAN_MspDeInit:00000000 HAL_FDCAN_MspDeInit
     /tmp/cc8JLCId.s:524    .text.HAL_FDCAN_MspDeInit:0000002c $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
