{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@83:93@HdlStmAssign", "     end\n     else if(clr_freez) begin\n       freez <= 0;\n     end\n   end\n   assign issue_ready = ~freez;\n\n\n   // Keep single cycle delay on exec signals\n   always @ ( posedge clk or posedge rst ) begin\n      if(rst) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[88, "   assign issue_ready = ~freez;\n"]], "Add": []}}