(S (NP (NP (DT The) (VBG increasing) (NN number)) (PP (IN of) (NP (NNS threads) (S (PP (IN inside) (NP (NP (NP (DT the) (NNS cores)) (PP (IN of) (NP (DT a) (NN multicore) (NN processor)))) (, ,) (CC and) (NP (NP (JJ competitive) (NN access)) (PP (IN to) (NP (DT the) (VBN shared) (NN cache) (NN memory)))))) (, ,) (VP (VB become) (NP (DT the) (JJ main) (NNS reasons)) (PP (IN for) (NP (NP (DT an) (VBN increased) (NN number)) (PP (IN of) (NP (JJ competitive) (NN cache)))))))))) (VP (VP (VBZ misses)) (CC and) (NP (NN performance) (NN decline))) (. .))
(S (ADVP (RB Inevitably)) (, ,) (NP (NP (DT the) (NN development)) (PP (IN of) (NP (NP (JJ modern) (NN processor) (NNS architectures)) (SBAR (S (VP (VBZ leads) (PP (IN to) (NP (NP (DT an) (VBN increased) (NN number)) (PP (IN of) (NP (NN cache))))))))))) (VP (VBZ misses)) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP make) (SBAR (S (NP (DT an) (NN attempt) (S (VP (TO to) (VP (VB implement) (NP (DT a) (NN technique)) (PP (IN for) (S (VP (VBG decreasing) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (JJ competitive) (NN cache))))))))))) (VP (VBZ misses) (PP (IN in) (NP (NP (DT the) (JJ first) (NN level)) (PP (IN of) (NP (NN cache) (NN memory))))))))) (. .))
(S (S (NP (DT This) (NN technique)) (VP (VBZ enables) (NP (JJ competitive) (NN access)) (PP (IN to) (NP (NP (DT the) (JJ entire) (NN cache) (NN memory)) (SBAR (WHADVP (WRB when)) (S (NP (EX there)) (VP (VBZ is) (NP (DT a) (NN hit))))))))) (HYPH -) (S (CC but) (, ,) (SBAR (IN if) (S (NP (EX there)) (VP (VBP are) (NP (NP (NN cache)) (SBAR (S (VP (VBZ misses)))))))) (, ,) (NP (NP (NN memory) (NNS data)) (-LRB- -LRB-) (PP (IN by) (S (VP (VBG using) (NP (NN replacement) (NNS techniques))))) (-RRB- -RRB-)) (VP (VBZ is) (VP (VBN put) (PP (IN in) (NP (DT a) (JJ virtual) (NN part))) (PP (VBN given) (PP (IN to) (NP (NNS threads)))) (, ,) (SBAR (IN so) (IN that) (S (NP (JJ competitive) (NN cache)) (VP (VBZ misses) (SBAR (S (VP (VBP are) (VP (VBN avoided))))))))))) (. .))
(S (PP (IN By) (S (VP (VBG using) (NP (DT a) (NN simulator) (NN tool))))) (, ,) (NP (DT the) (NNS results)) (VP (VBP show) (SBAR (S (NP (NP (DT a) (NN decrease)) (PP (IN in) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NN cache)))))) (VP (VP (VBZ misses)) (CC and) (VP (NP (NN performance) (NN increase)) (PP (IN for) (NP (QP (RB up) (IN to) (CD 15)) (NN %)))))))) (. .))
(S (NP (NP (DT The) (NN conclusion)) (SBAR (WHNP (WDT that)) (S (VP (VBZ comes) (PRT (IN out)) (PP (IN of) (NP (DT this) (NN research))))))) (VP (VBZ is) (SBAR (IN that) (S (NP (NN cache)) (VP (VBZ misses) (SBAR (S (VP (VBP are) (NP (NP (DT a) (JJ real) (NN challenge)) (PP (IN for) (NP (JJ future) (NN processor) (NNS designers)))) (, ,) (PP (IN in) (NP (NN order) (S (VP (TO to) (VP (VB hide) (NP (NN memory) (NN latency)))))))))))))) (. .))
