// Seed: 4200790609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_7 = -1;
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri  id_1
);
  if (-1'b0) logic [7:0] id_3;
  else wire id_4;
  always id_3[-1] <= -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
endmodule
module module_2;
  wire id_1;
endmodule
