(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h17):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire3;
  input wire [(4'h8):(1'h0)] wire2;
  input wire [(2'h3):(1'h0)] wire1;
  input wire [(4'h8):(1'h0)] wire0;
  wire [(2'h3):(1'h0)] wire8;
  wire signed [(3'h5):(1'h0)] wire7;
  wire [(3'h5):(1'h0)] wire6;
  wire [(2'h3):(1'h0)] wire5;
  wire [(3'h6):(1'h0)] wire4;
  assign y = {wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = wire1;
  assign wire5 = wire0;
  assign wire6 = $unsigned({$unsigned(((8'haf) >>> wire0))});
  assign wire7 = ((^~((wire0 ? wire4 : wire2) > $unsigned(wire6))) ?
                     $signed(wire5) : wire1);
  assign wire8 = $unsigned(wire6);
endmodule