{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Design Software" 0 -1 1649702228726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1649702228810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1649702228810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/nios_system_tec1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/nios_system_tec1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1 " "Found entity 1: nios_system_tec1" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system_tec1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system_tec1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_irq_mapper " "Found entity 1: nios_system_tec1_irq_mapper" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_irq_mapper.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1 " "Found entity 1: nios_system_tec1_mm_interconnect_1" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_tec1_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1_rsp_mux " "Found entity 1: nios_system_tec1_mm_interconnect_1_rsp_mux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243350 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1_rsp_demux " "Found entity 1: nios_system_tec1_mm_interconnect_1_rsp_demux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1_cmd_mux " "Found entity 1: nios_system_tec1_mm_interconnect_1_cmd_mux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1_cmd_demux " "Found entity 1: nios_system_tec1_mm_interconnect_1_cmd_demux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243467 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702243537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702243537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1_router_001_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_1_router_001_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243540 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_1_router_001 " "Found entity 2: nios_system_tec1_mm_interconnect_1_router_001" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702243566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702243566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_1_router_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_1_router_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243569 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_1_router " "Found entity 2: nios_system_tec1_mm_interconnect_1_router" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0 " "Found entity 1: nios_system_tec1_mm_interconnect_0" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_tec1_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_tec1_mm_interconnect_0_rsp_mux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_system_tec1_mm_interconnect_0_rsp_demux_002" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_tec1_mm_interconnect_0_rsp_demux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_system_tec1_mm_interconnect_0_cmd_mux_002" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_tec1_mm_interconnect_0_cmd_mux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_tec1_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702243988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702243988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_tec1_mm_interconnect_0_cmd_demux" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244108 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244108 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244108 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244108 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702244139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_system_tec1/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702244194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_system_tec1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_system_tec1/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702244273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702244273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_0_router_006_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244278 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_0_router_006 " "Found entity 2: nios_system_tec1_mm_interconnect_0_router_006" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702244290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702244290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_0_router_004_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244295 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_0_router_004 " "Found entity 2: nios_system_tec1_mm_interconnect_0_router_004" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702244320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702244320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244325 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_0_router_002 " "Found entity 2: nios_system_tec1_mm_interconnect_0_router_002" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702244352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702244352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244357 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_0_router_001 " "Found entity 2: nios_system_tec1_mm_interconnect_0_router_001" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702244371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_tec1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649702244371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_tec1_mm_interconnect_0_router_default_decode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244376 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_mm_interconnect_0_router " "Found entity 2: nios_system_tec1_mm_interconnect_0_router" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: nios_system_tec1_cpu_custom_instruction_master_multi_xconnect" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: nios_system_tec1_cpu_custom_instruction_master_comb_xconnect" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "nios_system_tec1/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_timer " "Found entity 1: nios_system_tec1_timer" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_timer.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_sysid " "Found entity 1: nios_system_tec1_sysid" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sysid.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_sw " "Found entity 1: nios_system_tec1_sw" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sw.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_sdram_input_efifo_module " "Found entity 1: nios_system_tec1_sdram_input_efifo_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244563 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_sdram " "Found entity 2: nios_system_tec1_sdram" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_pll " "Found entity 1: nios_system_tec1_pll" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_performance_counter_0 " "Found entity 1: nios_system_tec1_performance_counter_0" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_performance_counter_0.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_nios_custom_instr_floating_point_2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_nios_custom_instr_floating_point_2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_nios_custom_instr_floating_point_2_0 " "Found entity 1: nios_system_tec1_nios_custom_instr_floating_point_2_0" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_nios_custom_instr_floating_point_2_0.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_nios_custom_instr_floating_point_2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702244632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702244632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi-fpmulti " "Found design unit 1: fpoint2_multi-fpmulti" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245177 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi " "Found entity 1: fpoint2_multi" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_datapath-fp_data_path " "Found design unit 1: fpoint2_multi_datapath-fp_data_path" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245218 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_datapath " "Found entity 1: fpoint2_multi_datapath" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_library_package (nios_system_tec1) " "Found design unit 1: fpoint2_multi_dspba_library_package (nios_system_tec1)" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_delay-delay " "Found design unit 1: fpoint2_multi_dspba_delay-delay" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245269 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_dspba_delay " "Found entity 1: fpoint2_multi_dspba_delay" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpaddsub/fpaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpaddsub/fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAddSub-normal " "Found design unit 1: FPAddSub-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245304 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAddSub " "Found entity 1: FPAddSub" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpdiv/fpdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpdiv/fpdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPDiv-beh " "Found design unit 1: FPDiv-beh" {  } { { "nios_system_tec1/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPDiv/FPDiv.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245348 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPDiv " "Found entity 1: FPDiv" {  } { { "nios_system_tec1/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPDiv/FPDiv.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMult-normal " "Found design unit 1: FPMult-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245372 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMult " "Found entity 1: FPMult" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/inttofloat/inttofloat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/inttofloat/inttofloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntToFloat-normal " "Found design unit 1: IntToFloat-normal" {  } { { "nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245397 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntToFloat " "Found entity 1: IntToFloat" {  } { { "nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/floattoint/floattoint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/floattoint/floattoint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatToInt-normal " "Found design unit 1: FloatToInt-normal" {  } { { "nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245419 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatToInt " "Found entity 1: FloatToInt" {  } { { "nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd 2 0 " "Found 2 design units, including 0 entities, in source file nios_system_tec1/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt_safe_path (nios_system_tec1) " "Found design unit 1: FPSqrt_safe_path (nios_system_tec1)" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245438 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPSqrt_safe_path-body " "Found design unit 2: FPSqrt_safe_path-body" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpsqrt/fpsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpsqrt/fpsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt-normal " "Found design unit 1: FPSqrt-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245466 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPSqrt " "Found entity 1: FPSqrt" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_combi-fpcombi " "Found design unit 1: fpoint2_combi-fpcombi" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245487 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_combi " "Found entity 1: fpoint2_combi" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMinMaxFused-normal " "Found design unit 1: FPMinMaxFused-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245513 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMinMaxFused " "Found entity 1: FPMinMaxFused" {  } { { "nios_system_tec1/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpcomparefused/fpcomparefused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpcomparefused/fpcomparefused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPCompareFused-normal " "Found design unit 1: FPCompareFused-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245540 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPCompareFused " "Found entity 1: FPCompareFused" {  } { { "nios_system_tec1/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpneg_abs/fpneg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpneg_abs/fpneg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPNeg-normal " "Found design unit 1: FPNeg-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245558 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPNeg " "Found entity 1: FPNeg" {  } { { "nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/fpneg_abs/fpabs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/fpneg_abs/fpabs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAbs-normal " "Found design unit 1: FPAbs-normal" {  } { { "nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245586 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAbs " "Found entity 1: FPAbs" {  } { { "nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_led " "Found entity 1: nios_system_tec1_led" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_led.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_key.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_key " "Found entity 1: nios_system_tec1_key" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_key.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_tec1_jtag_uart_sim_scfifo_w" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245691 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_jtag_uart_scfifo_w " "Found entity 2: nios_system_tec1_jtag_uart_scfifo_w" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245691 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_tec1_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_tec1_jtag_uart_sim_scfifo_r" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245691 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_tec1_jtag_uart_scfifo_r " "Found entity 4: nios_system_tec1_jtag_uart_scfifo_r" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245691 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_tec1_jtag_uart " "Found entity 5: nios_system_tec1_jtag_uart" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu " "Found entity 1: nios_system_tec1_cpu" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702245729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702245729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_cpu_ic_data_module " "Found entity 1: nios_system_tec1_cpu_cpu_ic_data_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec1_cpu_cpu_ic_tag_module " "Found entity 2: nios_system_tec1_cpu_cpu_ic_tag_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_tec1_cpu_cpu_bht_module " "Found entity 3: nios_system_tec1_cpu_cpu_bht_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_tec1_cpu_cpu_register_bank_a_module " "Found entity 4: nios_system_tec1_cpu_cpu_register_bank_a_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_tec1_cpu_cpu_register_bank_b_module " "Found entity 5: nios_system_tec1_cpu_cpu_register_bank_b_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_tec1_cpu_cpu_dc_tag_module " "Found entity 6: nios_system_tec1_cpu_cpu_dc_tag_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_tec1_cpu_cpu_dc_data_module " "Found entity 7: nios_system_tec1_cpu_cpu_dc_data_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_tec1_cpu_cpu_dc_victim_module " "Found entity 8: nios_system_tec1_cpu_cpu_dc_victim_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_tec1_cpu_cpu_nios2_oci_debug " "Found entity 9: nios_system_tec1_cpu_cpu_nios2_oci_debug" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_tec1_cpu_cpu_nios2_oci_break " "Found entity 10: nios_system_tec1_cpu_cpu_nios2_oci_break" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_tec1_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios_system_tec1_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_tec1_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nios_system_tec1_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_tec1_cpu_cpu_nios2_oci_itrace " "Found entity 13: nios_system_tec1_cpu_cpu_nios2_oci_itrace" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_tec1_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nios_system_tec1_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_tec1_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nios_system_tec1_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_tec1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios_system_tec1_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_tec1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios_system_tec1_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_tec1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios_system_tec1_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_tec1_cpu_cpu_nios2_oci_fifo " "Found entity 19: nios_system_tec1_cpu_cpu_nios2_oci_fifo" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_tec1_cpu_cpu_nios2_oci_pib " "Found entity 20: nios_system_tec1_cpu_cpu_nios2_oci_pib" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_tec1_cpu_cpu_nios2_oci_im " "Found entity 21: nios_system_tec1_cpu_cpu_nios2_oci_im" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_tec1_cpu_cpu_nios2_performance_monitors " "Found entity 22: nios_system_tec1_cpu_cpu_nios2_performance_monitors" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_tec1_cpu_cpu_nios2_avalon_reg " "Found entity 23: nios_system_tec1_cpu_cpu_nios2_avalon_reg" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_system_tec1_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nios_system_tec1_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_system_tec1_cpu_cpu_nios2_ocimem " "Found entity 25: nios_system_tec1_cpu_cpu_nios2_ocimem" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_system_tec1_cpu_cpu_nios2_oci " "Found entity 26: nios_system_tec1_cpu_cpu_nios2_oci" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_system_tec1_cpu_cpu " "Found entity 27: nios_system_tec1_cpu_cpu" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702246800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_system_tec1_cpu_cpu_debug_slave_sysclk" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702246830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_cpu_debug_slave_tck " "Found entity 1: nios_system_tec1_cpu_cpu_debug_slave_tck" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702246861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_system_tec1_cpu_cpu_debug_slave_wrapper" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702246887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_cpu_mult_cell " "Found entity 1: nios_system_tec1_cpu_cpu_mult_cell" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_mult_cell.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702246909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec1_cpu_cpu_test_bench " "Found entity 1: nios_system_tec1_cpu_cpu_test_bench" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_test_bench.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702246945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702246970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702246999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702246999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "nios_system_tec1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702247008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702247008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec1/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec1/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_system_tec1/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702247025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702247025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tecnica1.v 1 1 " "Found 1 design units, including 1 entities, in source file tecnica1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecnica1 " "Found entity 1: tecnica1" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702247038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702247038 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_tec1_sdram.v(318) " "Verilog HDL or VHDL warning at nios_system_tec1_sdram.v(318): conditional expression evaluates to a constant" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1649702247122 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_tec1_sdram.v(328) " "Verilog HDL or VHDL warning at nios_system_tec1_sdram.v(328): conditional expression evaluates to a constant" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1649702247122 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_tec1_sdram.v(338) " "Verilog HDL or VHDL warning at nios_system_tec1_sdram.v(338): conditional expression evaluates to a constant" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1649702247122 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_tec1_sdram.v(682) " "Verilog HDL or VHDL warning at nios_system_tec1_sdram.v(682): conditional expression evaluates to a constant" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1649702247124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tecnica1 " "Elaborating entity \"tecnica1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1649702247337 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 tecnica1.v(89) " "Output port \"HEX0\" at tecnica1.v(89) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247339 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 tecnica1.v(92) " "Output port \"HEX1\" at tecnica1.v(92) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247339 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 tecnica1.v(95) " "Output port \"HEX2\" at tecnica1.v(95) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247339 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 tecnica1.v(98) " "Output port \"HEX3\" at tecnica1.v(98) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247339 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 tecnica1.v(101) " "Output port \"HEX4\" at tecnica1.v(101) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247339 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 tecnica1.v(104) " "Output port \"HEX5\" at tecnica1.v(104) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247339 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR tecnica1.v(170) " "Output port \"LEDR\" at tecnica1.v(170) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247339 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B tecnica1.v(203) " "Output port \"VGA_B\" at tecnica1.v(203) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247339 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G tecnica1.v(206) " "Output port \"VGA_G\" at tecnica1.v(206) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R tecnica1.v(208) " "Output port \"VGA_R\" at tecnica1.v(208) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_B tecnica1.v(213) " "Output port \"MTL2_B\" at tecnica1.v(213) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_G tecnica1.v(215) " "Output port \"MTL2_G\" at tecnica1.v(215) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_R tecnica1.v(217) " "Output port \"MTL2_R\" at tecnica1.v(217) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN tecnica1.v(41) " "Output port \"ADC_DIN\" at tecnica1.v(41) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK tecnica1.v(43) " "Output port \"ADC_SCLK\" at tecnica1.v(43) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT tecnica1.v(49) " "Output port \"AUD_DACDAT\" at tecnica1.v(49) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK tecnica1.v(51) " "Output port \"AUD_XCK\" at tecnica1.v(51) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL tecnica1.v(79) " "Output port \"FAN_CTRL\" at tecnica1.v(79) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK tecnica1.v(82) " "Output port \"FPGA_I2C_SCLK\" at tecnica1.v(82) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD tecnica1.v(164) " "Output port \"IRDA_TXD\" at tecnica1.v(164) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N tecnica1.v(185) " "Output port \"TD_RESET_N\" at tecnica1.v(185) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N tecnica1.v(204) " "Output port \"VGA_BLANK_N\" at tecnica1.v(204) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247340 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK tecnica1.v(205) " "Output port \"VGA_CLK\" at tecnica1.v(205) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247341 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS tecnica1.v(207) " "Output port \"VGA_HS\" at tecnica1.v(207) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247341 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N tecnica1.v(209) " "Output port \"VGA_SYNC_N\" at tecnica1.v(209) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247341 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS tecnica1.v(210) " "Output port \"VGA_VS\" at tecnica1.v(210) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247341 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_DCLK tecnica1.v(214) " "Output port \"MTL2_DCLK\" at tecnica1.v(214) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247341 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_HSD tecnica1.v(216) " "Output port \"MTL2_HSD\" at tecnica1.v(216) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247341 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_TOUCH_I2C_SCL tecnica1.v(218) " "Output port \"MTL2_TOUCH_I2C_SCL\" at tecnica1.v(218) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247341 "|tecnica1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_VSD tecnica1.v(223) " "Output port \"MTL2_VSD\" at tecnica1.v(223) has no driver" {  } { { "tecnica1.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1649702247341 "|tecnica1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1 nios_system_tec1:u0 " "Elaborating entity \"nios_system_tec1\" for hierarchy \"nios_system_tec1:u0\"" {  } { { "tecnica1.v" "u0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/tecnica1.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702247373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge nios_system_tec1:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"nios_system_tec1:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "clock_crossing_io" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702247473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo nios_system_tec1:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"nios_system_tec1:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702247511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle nios_system_tec1:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"nios_system_tec1:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702247568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_system_tec1:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_system_tec1:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702247593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo nios_system_tec1:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"nios_system_tec1:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702247753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle nios_system_tec1:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"nios_system_tec1:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702247815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu nios_system_tec1:u0\|nios_system_tec1_cpu:cpu " "Elaborating entity \"nios_system_tec1_cpu\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "cpu" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702248040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu " "Elaborating entity \"nios_system_tec1_cpu_cpu\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu.v" "cpu" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702248113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_test_bench nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_test_bench:the_nios_system_tec1_cpu_cpu_test_bench " "Elaborating entity \"nios_system_tec1_cpu_cpu_test_bench\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_test_bench:the_nios_system_tec1_cpu_cpu_test_bench\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_test_bench" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 6098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702248726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_ic_data_module nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_ic_data_module:nios_system_tec1_cpu_cpu_ic_data " "Elaborating entity \"nios_system_tec1_cpu_cpu_ic_data_module\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_ic_data_module:nios_system_tec1_cpu_cpu_ic_data\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "nios_system_tec1_cpu_cpu_ic_data" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 7112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702248800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_ic_data_module:nios_system_tec1_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_ic_data_module:nios_system_tec1_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702249004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702249133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702249133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_ic_data_module:nios_system_tec1_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_ic_data_module:nios_system_tec1_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702249141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_ic_tag_module nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_ic_tag_module:nios_system_tec1_cpu_cpu_ic_tag " "Elaborating entity \"nios_system_tec1_cpu_cpu_ic_tag_module\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_ic_tag_module:nios_system_tec1_cpu_cpu_ic_tag\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "nios_system_tec1_cpu_cpu_ic_tag" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 7178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702249249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_ic_tag_module:nios_system_tec1_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_ic_tag_module:nios_system_tec1_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702249286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702249458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702249458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_ic_tag_module:nios_system_tec1_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_ic_tag_module:nios_system_tec1_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702249467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_bht_module nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_bht_module:nios_system_tec1_cpu_cpu_bht " "Elaborating entity \"nios_system_tec1_cpu_cpu_bht_module\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_bht_module:nios_system_tec1_cpu_cpu_bht\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "nios_system_tec1_cpu_cpu_bht" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 7376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702249565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_bht_module:nios_system_tec1_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_bht_module:nios_system_tec1_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702249600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702249729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702249729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_bht_module:nios_system_tec1_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_bht_module:nios_system_tec1_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702249738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_register_bank_a_module nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_register_bank_a_module:nios_system_tec1_cpu_cpu_register_bank_a " "Elaborating entity \"nios_system_tec1_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_register_bank_a_module:nios_system_tec1_cpu_cpu_register_bank_a\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "nios_system_tec1_cpu_cpu_register_bank_a" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 8335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702249828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_register_bank_a_module:nios_system_tec1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_register_bank_a_module:nios_system_tec1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702249864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702250014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702250014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_register_bank_a_module:nios_system_tec1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_register_bank_a_module:nios_system_tec1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702250023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_register_bank_b_module nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_register_bank_b_module:nios_system_tec1_cpu_cpu_register_bank_b " "Elaborating entity \"nios_system_tec1_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_register_bank_b_module:nios_system_tec1_cpu_cpu_register_bank_b\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "nios_system_tec1_cpu_cpu_register_bank_b" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 8353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702250127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_mult_cell nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell " "Elaborating entity \"nios_system_tec1_cpu_cpu_mult_cell\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_mult_cell" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 8939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702250217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702250290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702250391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702250391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702250417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702250651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702250782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702250857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702250909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702251059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702251473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702251529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702251669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702251815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702251868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702251920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702252081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702253163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702253456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702253536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702253651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702253702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702253843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_mult_cell:the_nios_system_tec1_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702253989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_dc_tag_module nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_tag_module:nios_system_tec1_cpu_cpu_dc_tag " "Elaborating entity \"nios_system_tec1_cpu_cpu_dc_tag_module\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_tag_module:nios_system_tec1_cpu_cpu_dc_tag\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "nios_system_tec1_cpu_cpu_dc_tag" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 9361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702259806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_tag_module:nios_system_tec1_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_tag_module:nios_system_tec1_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702259843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpi1 " "Found entity 1: altsyncram_lpi1" {  } { { "db/altsyncram_lpi1.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_lpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702259966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702259966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpi1 nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_tag_module:nios_system_tec1_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lpi1:auto_generated " "Elaborating entity \"altsyncram_lpi1\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_tag_module:nios_system_tec1_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702259975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_dc_data_module nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_data_module:nios_system_tec1_cpu_cpu_dc_data " "Elaborating entity \"nios_system_tec1_cpu_cpu_dc_data_module\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_data_module:nios_system_tec1_cpu_cpu_dc_data\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "nios_system_tec1_cpu_cpu_dc_data" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 9427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702260077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_data_module:nios_system_tec1_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_data_module:nios_system_tec1_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702260116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702260241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702260241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_data_module:nios_system_tec1_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_data_module:nios_system_tec1_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702260250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_dc_victim_module nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_victim_module:nios_system_tec1_cpu_cpu_dc_victim " "Elaborating entity \"nios_system_tec1_cpu_cpu_dc_victim_module\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_victim_module:nios_system_tec1_cpu_cpu_dc_victim\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "nios_system_tec1_cpu_cpu_dc_victim" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 9539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702260353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_victim_module:nios_system_tec1_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_victim_module:nios_system_tec1_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702260388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702260511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702260511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_victim_module:nios_system_tec1_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_dc_victim_module:nios_system_tec1_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702260520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 10411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702260620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_debug nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_debug:the_nios_system_tec1_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_debug:the_nios_system_tec1_cpu_cpu_nios2_oci_debug\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_debug" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702260702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_debug:the_nios_system_tec1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_debug:the_nios_system_tec1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702260791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_break nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_break:the_nios_system_tec1_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_break:the_nios_system_tec1_cpu_cpu_nios2_oci_break\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_break" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702260862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_xbrk nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_xbrk:the_nios_system_tec1_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_xbrk:the_nios_system_tec1_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702260968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_dbrk nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_dbrk:the_nios_system_tec1_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_dbrk:the_nios_system_tec1_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_itrace nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_itrace:the_nios_system_tec1_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_itrace:the_nios_system_tec1_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_dtrace nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_dtrace:the_nios_system_tec1_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_dtrace:the_nios_system_tec1_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_td_mode nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_dtrace:the_nios_system_tec1_cpu_cpu_nios2_oci_dtrace\|nios_system_tec1_cpu_cpu_nios2_oci_td_mode:nios_system_tec1_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_dtrace:the_nios_system_tec1_cpu_cpu_nios2_oci_dtrace\|nios_system_tec1_cpu_cpu_nios2_oci_td_mode:nios_system_tec1_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "nios_system_tec1_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_fifo nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_fifo:the_nios_system_tec1_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_fifo:the_nios_system_tec1_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_fifo:the_nios_system_tec1_cpu_cpu_nios2_oci_fifo\|nios_system_tec1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_tec1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_fifo:the_nios_system_tec1_cpu_cpu_nios2_oci_fifo\|nios_system_tec1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_tec1_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_fifo:the_nios_system_tec1_cpu_cpu_nios2_oci_fifo\|nios_system_tec1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_tec1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_fifo:the_nios_system_tec1_cpu_cpu_nios2_oci_fifo\|nios_system_tec1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_tec1_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_fifo_cnt_inc nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_fifo:the_nios_system_tec1_cpu_cpu_nios2_oci_fifo\|nios_system_tec1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_tec1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_fifo:the_nios_system_tec1_cpu_cpu_nios2_oci_fifo\|nios_system_tec1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_tec1_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_pib nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_pib:the_nios_system_tec1_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_pib:the_nios_system_tec1_cpu_cpu_nios2_oci_pib\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_pib" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_oci_im nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_im:the_nios_system_tec1_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_oci_im:the_nios_system_tec1_cpu_cpu_nios2_oci_im\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_im" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_avalon_reg nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_avalon_reg:the_nios_system_tec1_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_avalon_reg:the_nios_system_tec1_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_nios2_ocimem nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_ocimem:the_nios_system_tec1_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_system_tec1_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_ocimem:the_nios_system_tec1_cpu_cpu_nios2_ocimem\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_ocimem" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_ociram_sp_ram_module nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_ocimem:the_nios_system_tec1_cpu_cpu_nios2_ocimem\|nios_system_tec1_cpu_cpu_ociram_sp_ram_module:nios_system_tec1_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_tec1_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_ocimem:the_nios_system_tec1_cpu_cpu_nios2_ocimem\|nios_system_tec1_cpu_cpu_ociram_sp_ram_module:nios_system_tec1_cpu_cpu_ociram_sp_ram\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "nios_system_tec1_cpu_cpu_ociram_sp_ram" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_ocimem:the_nios_system_tec1_cpu_cpu_nios2_ocimem\|nios_system_tec1_cpu_cpu_ociram_sp_ram_module:nios_system_tec1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_ocimem:the_nios_system_tec1_cpu_cpu_nios2_ocimem\|nios_system_tec1_cpu_cpu_ociram_sp_ram_module:nios_system_tec1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702261993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702262119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702262119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_ocimem:the_nios_system_tec1_cpu_cpu_nios2_ocimem\|nios_system_tec1_cpu_cpu_ociram_sp_ram_module:nios_system_tec1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_nios2_ocimem:the_nios_system_tec1_cpu_cpu_nios2_ocimem\|nios_system_tec1_cpu_cpu_ociram_sp_ram_module:nios_system_tec1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702262129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_debug_slave_wrapper nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_tec1_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702262213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_debug_slave_tck nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\|nios_system_tec1_cpu_cpu_debug_slave_tck:the_nios_system_tec1_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_system_tec1_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\|nios_system_tec1_cpu_cpu_debug_slave_tck:the_nios_system_tec1_cpu_cpu_debug_slave_tck\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v" "the_nios_system_tec1_cpu_cpu_debug_slave_tck" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702262240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_cpu_debug_slave_sysclk nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\|nios_system_tec1_cpu_cpu_debug_slave_sysclk:the_nios_system_tec1_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_tec1_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\|nios_system_tec1_cpu_cpu_debug_slave_sysclk:the_nios_system_tec1_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v" "the_nios_system_tec1_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702262341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec1_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec1_cpu_cpu_debug_slave_phy\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v" "nios_system_tec1_cpu_cpu_debug_slave_phy" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702262508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702262539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702262709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu:cpu\|nios_system_tec1_cpu_cpu:cpu\|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci\|nios_system_tec1_cpu_cpu_debug_slave_wrapper:the_nios_system_tec1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702262944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_jtag_uart nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart " "Elaborating entity \"nios_system_tec1_jtag_uart\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "jtag_uart" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_jtag_uart_scfifo_w nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w " "Elaborating entity \"nios_system_tec1_jtag_uart_scfifo_w\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "the_nios_system_tec1_jtag_uart_scfifo_w" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "wfifo" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1649702263454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263455 ""}  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1649702263455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702263555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702263555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702263712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702263712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702263771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702263771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702263875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702263875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702263898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702263987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702263987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702264005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702264102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702264102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_w:the_nios_system_tec1_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702264120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_jtag_uart_scfifo_r nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_r:the_nios_system_tec1_jtag_uart_scfifo_r " "Elaborating entity \"nios_system_tec1_jtag_uart_scfifo_r\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|nios_system_tec1_jtag_uart_scfifo_r:the_nios_system_tec1_jtag_uart_scfifo_r\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "the_nios_system_tec1_jtag_uart_scfifo_r" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702264206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "nios_system_tec1_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702264775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1649702264808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702264808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702264808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702264808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702264808 ""}  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1649702264808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702264906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702264918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702264977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec1_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702264997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_key nios_system_tec1:u0\|nios_system_tec1_key:key " "Elaborating entity \"nios_system_tec1_key\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_key:key\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "key" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_led nios_system_tec1:u0\|nios_system_tec1_led:led " "Elaborating entity \"nios_system_tec1_led\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_led:led\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "led" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_nios_custom_instr_floating_point_2_0 nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0 " "Elaborating entity \"nios_system_tec1_nios_custom_instr_floating_point_2_0\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "nios_custom_instr_floating_point_2_0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_combi nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi " "Elaborating entity \"fpoint2_combi\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_nios_custom_instr_floating_point_2_0.v" "fpci_combi" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_nios_custom_instr_floating_point_2_0.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPNeg nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPNeg:\\ARITH_GEN:neg_map " "Elaborating entity \"FPNeg\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPNeg:\\ARITH_GEN:neg_map\"" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" "\\ARITH_GEN:neg_map" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAbs nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPAbs:\\ARITH_GEN:abs_map " "Elaborating entity \"FPAbs\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPAbs:\\ARITH_GEN:abs_map\"" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" "\\ARITH_GEN:abs_map" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPMinMaxFused nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPMinMaxFused:\\COMP_GEN:FPMinMax " "Elaborating entity \"FPMinMaxFused\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPMinMaxFused:\\COMP_GEN:FPMinMax\"" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" "\\COMP_GEN:FPMinMax" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q FPMinMaxFused.vhd(63) " "Verilog HDL or VHDL warning at FPMinMaxFused.vhd(63): object \"VCC_q\" assigned a value but never read" {  } { { "nios_system_tec1/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1649702265181 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "join_uid68_fpMinMaxFusedTest_q FPMinMaxFused.vhd(364) " "VHDL warning at FPMinMaxFused.vhd(364): sensitivity list already contains join_uid68_fpMinMaxFusedTest_q" {  } { { "nios_system_tec1/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 364 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Design Software" 0 -1 1649702265191 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPCompareFused nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPCompareFused:\\COMP_GEN:compare " "Elaborating entity \"FPCompareFused\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPCompareFused:\\COMP_GEN:compare\"" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" "\\COMP_GEN:compare" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_combi.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q FPCompareFused.vhd(62) " "Verilog HDL or VHDL warning at FPCompareFused.vhd(62): object \"VCC_q\" assigned a value but never read" {  } { { "nios_system_tec1/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1649702265228 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GND_q FPCompareFused.vhd(536) " "VHDL Process Statement warning at FPCompareFused.vhd(536): signal \"GND_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702265234 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi " "Elaborating entity \"fpoint2_multi\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_nios_custom_instr_floating_point_2_0.v" "fpci_multi" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_nios_custom_instr_floating_point_2_0.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_datapath nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath " "Elaborating entity \"fpoint2_multi_datapath\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\"" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd" "datapath" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPDiv nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPDiv:\\ARITH_GEN:div " "Elaborating entity \"FPDiv\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPDiv:\\ARITH_GEN:div\"" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:div" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPMult nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply " "Elaborating entity \"FPMult\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\"" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:multiply" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265363 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWE_uid16_fpMulTest_q FPMult.vhd(840) " "VHDL Process Statement warning at FPMult.vhd(840): signal \"cstAllZWE_uid16_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 840 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702265380 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid14_fpMulTest_q FPMult.vhd(842) " "VHDL Process Statement warning at FPMult.vhd(842): signal \"cstAllOWE_uid14_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702265380 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid14_fpMulTest_q FPMult.vhd(843) " "VHDL Process Statement warning at FPMult.vhd(843): signal \"cstAllOWE_uid14_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702265381 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid15_fpMulTest_q FPMult.vhd(861) " "VHDL Process Statement warning at FPMult.vhd(861): signal \"cstAllZWF_uid15_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 861 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702265381 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid15_fpMulTest_q FPMult.vhd(863) " "VHDL Process Statement warning at FPMult.vhd(863): signal \"cstAllZWF_uid15_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702265382 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oneFracRPostExc2_uid81_fpMulTest_q FPMult.vhd(864) " "VHDL Process Statement warning at FPMult.vhd(864): signal \"oneFracRPostExc2_uid81_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702265382 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c\"" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\"" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "sm1_uid102_prod_uid49_fpMulTest_component" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\"" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1649702265600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Instantiated megafunction \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265600 ""}  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1649702265600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rau.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rau.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rau " "Found entity 1: mult_rau" {  } { { "db/mult_rau.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/mult_rau.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702265710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702265710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rau nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\|mult_rau:auto_generated " "Elaborating entity \"mult_rau\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\|mult_rau:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\"" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "sm0_uid99_prod_uid49_fpMulTest_component" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\"" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 492 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1649702265830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Instantiated megafunction \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265830 ""}  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 492 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1649702265830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sau.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sau.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sau " "Found entity 1: mult_sau" {  } { { "db/mult_sau.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/mult_sau.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702265941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702265941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_sau nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\|mult_sau:auto_generated " "Elaborating entity \"mult_sau\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\|mult_sau:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702265967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\"" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "topProd_uid96_prod_uid49_fpMulTest_component" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\"" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 533 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1649702266049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Instantiated megafunction \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266049 ""}  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 533 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1649702266049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1eu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1eu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1eu " "Found entity 1: mult_1eu" {  } { { "db/mult_1eu.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/mult_1eu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702266160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702266160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1eu nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\|mult_1eu:auto_generated " "Elaborating entity \"mult_1eu\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\|mult_1eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c\"" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a\"" {  } { { "nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" "ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPMult/FPMult.vhd" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAddSub nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub " "Elaborating entity \"FPAddSub\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\"" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:addsub" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266424 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(657) " "VHDL Process Statement warning at FPAddSub.vhd(657): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266437 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_q FPAddSub.vhd(676) " "VHDL Process Statement warning at FPAddSub.vhd(676): signal \"VCC_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 676 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266438 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1281) " "VHDL Process Statement warning at FPAddSub.vhd(1281): signal \"shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266449 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1372) " "VHDL Process Statement warning at FPAddSub.vhd(1372): signal \"countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266452 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1373) " "VHDL Process Statement warning at FPAddSub.vhd(1373): signal \"countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266452 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1374) " "VHDL Process Statement warning at FPAddSub.vhd(1374): signal \"countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266452 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1375) " "VHDL Process Statement warning at FPAddSub.vhd(1375): signal \"countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266452 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1548) " "VHDL Process Statement warning at FPAddSub.vhd(1548): signal \"leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266457 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b FPAddSub.vhd(1590) " "VHDL warning at FPAddSub.vhd(1590): sensitivity list already contains fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1590 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Design Software" 0 -1 1649702266459 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_q FPAddSub.vhd(1645) " "VHDL Process Statement warning at FPAddSub.vhd(1645): signal \"VCC_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266460 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1891) " "VHDL Process Statement warning at FPAddSub.vhd(1891): signal \"cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1891 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266469 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1893) " "VHDL Process Statement warning at FPAddSub.vhd(1893): signal \"cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1893 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266469 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1894) " "VHDL Process Statement warning at FPAddSub.vhd(1894): signal \"cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1894 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266469 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1917) " "VHDL Process Statement warning at FPAddSub.vhd(1917): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1917 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266470 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1919) " "VHDL Process Statement warning at FPAddSub.vhd(1919): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266470 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1920) " "VHDL Process Statement warning at FPAddSub.vhd(1920): signal \"oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702266470 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a\"" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d\"" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b\"" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b\"" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a\"" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702266973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c\"" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c\"" {  } { { "nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToFloat nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float " "Elaborating entity \"IntToFloat\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\"" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\CON_GEN:int2float" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267308 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q IntToFloat.vhd(264) " "VHDL Process Statement warning at IntToFloat.vhd(264): signal \"zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267314 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxCount_uid11_fxpToFPTest_q IntToFloat.vhd(443) " "VHDL Process Statement warning at IntToFloat.vhd(443): signal \"maxCount_uid11_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267319 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expZ_uid30_fxpToFPTest_q IntToFloat.vhd(551) " "VHDL Process Statement warning at IntToFloat.vhd(551): signal \"expZ_uid30_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267322 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expInf_uid21_fxpToFPTest_q IntToFloat.vhd(552) " "VHDL Process Statement warning at IntToFloat.vhd(552): signal \"expInf_uid21_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267322 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expInf_uid21_fxpToFPTest_q IntToFloat.vhd(553) " "VHDL Process Statement warning at IntToFloat.vhd(553): signal \"expInf_uid21_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267322 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fracZ_uid24_fxpToFPTest_q IntToFloat.vhd(577) " "VHDL Process Statement warning at IntToFloat.vhd(577): signal \"fracZ_uid24_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267322 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b\"" {  } { { "nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" "ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c\"" {  } { { "nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" "ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/IntToFloat/IntToFloat.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatToInt nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FloatToInt:\\CON_GEN:Float2Int " "Elaborating entity \"FloatToInt\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FloatToInt:\\CON_GEN:Float2Int\"" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\CON_GEN:Float2Int" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267484 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0_uid29_fpToFxPTest_q FloatToInt.vhd(165) " "VHDL Process Statement warning at FloatToInt.vhd(165): signal \"d0_uid29_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267488 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1_uid28_fpToFxPTest_q FloatToInt.vhd(166) " "VHDL Process Statement warning at FloatToInt.vhd(166): signal \"d1_uid28_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267488 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3_uid26_fpToFxPTest_q FloatToInt.vhd(167) " "VHDL Process Statement warning at FloatToInt.vhd(167): signal \"d3_uid26_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267488 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3_uid26_fpToFxPTest_q FloatToInt.vhd(168) " "VHDL Process Statement warning at FloatToInt.vhd(168): signal \"d3_uid26_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267488 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxPosValueS_uid36_fpToFxPTest_q FloatToInt.vhd(327) " "VHDL Process Statement warning at FloatToInt.vhd(327): signal \"maxPosValueS_uid36_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267491 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxNegValueS_uid37_fpToFxPTest_q FloatToInt.vhd(328) " "VHDL Process Statement warning at FloatToInt.vhd(328): signal \"maxNegValueS_uid37_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267492 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxNegValueU_uid41_fpToFxPTest_q FloatToInt.vhd(329) " "VHDL Process Statement warning at FloatToInt.vhd(329): signal \"maxNegValueU_uid41_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FloatToInt/FloatToInt.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1649702267492 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSqrt nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt " "Elaborating entity \"FPSqrt\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\"" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\FPSQRT_GEN:sqrt" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267525 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "FPSqrt.vhd(758) " "VHDL warning at FPSqrt.vhd(758): ignored assignment of value to null range" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 758 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Design Software" 0 -1 1649702267545 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "negZero_uid59_fpSqrtTest_delay" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist0 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist0\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "memoryC2_uid66_sqrtTableGenerator_lutmem_dmem" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 347 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267683 ""}  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 347 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1649702267683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rf44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rf44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rf44 " "Found entity 1: altsyncram_rf44" {  } { { "db/altsyncram_rf44.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_rf44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702267793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702267793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rf44 nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\|altsyncram_rf44:auto_generated " "Elaborating entity \"altsyncram_rf44\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\|altsyncram_rf44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702267802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist2 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist2\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist2" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268096 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fpoint2_multi_dspba_library.vhd(51) " "VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 51 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Design Software" 0 -1 1649702268097 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist4 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist4\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist4" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "memoryC1_uid64_sqrtTableGenerator_lutmem_dmem" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1649702268174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268175 ""}  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1649702268175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pf44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pf44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pf44 " "Found entity 1: altsyncram_pf44" {  } { { "db/altsyncram_pf44.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_pf44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702268287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702268287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pf44 nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\|altsyncram_pf44:auto_generated " "Elaborating entity \"altsyncram_pf44\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\|altsyncram_pf44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268706 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fpoint2_multi_dspba_library.vhd(51) " "VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range" {  } { { "nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 51 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Design Software" 0 -1 1649702268706 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "memoryC0_uid62_sqrtTableGenerator_lutmem_dmem" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 29 " "Parameter \"width_a\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 29 " "Parameter \"width_b\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268776 ""}  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1649702268776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gg44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gg44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gg44 " "Found entity 1: altsyncram_gg44" {  } { { "db/altsyncram_gg44.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_gg44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702268888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702268888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gg44 nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_gg44:auto_generated " "Elaborating entity \"altsyncram_gg44\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_gg44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702268898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist6_mem_dmem" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 735 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Instantiated megafunction \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family  " "Parameter \"intended_device_family\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269464 ""}  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 735 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1649702269464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pv3 " "Found entity 1: altsyncram_5pv3" {  } { { "db/altsyncram_5pv3.tdf" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/altsyncram_5pv3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702269577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702269577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pv3 nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\|altsyncram_5pv3:auto_generated " "Elaborating entity \"altsyncram_5pv3\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\|altsyncram_5pv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist1 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist1\"" {  } { { "nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist1" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/FPSqrt/FPSqrt.vhd" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_performance_counter_0 nios_system_tec1:u0\|nios_system_tec1_performance_counter_0:performance_counter_0 " "Elaborating entity \"nios_system_tec1_performance_counter_0\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_performance_counter_0:performance_counter_0\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "performance_counter_0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_pll nios_system_tec1:u0\|nios_system_tec1_pll:pll " "Elaborating entity \"nios_system_tec1_pll\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_pll:pll\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "pll" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702269861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll nios_system_tec1:u0\|nios_system_tec1_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v" "altera_pll_i" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270005 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1649702270032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec1:u0\|nios_system_tec1_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|nios_system_tec1_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1649702270049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec1:u0\|nios_system_tec1_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"nios_system_tec1:u0\|nios_system_tec1_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 7500 ps " "Parameter \"phase_shift1\" = \"7500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 50.000000 MHz " "Parameter \"output_clock_frequency2\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270050 ""}  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1649702270050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_sdram nios_system_tec1:u0\|nios_system_tec1_sdram:sdram " "Elaborating entity \"nios_system_tec1_sdram\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_sdram:sdram\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "sdram" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_sdram_input_efifo_module nios_system_tec1:u0\|nios_system_tec1_sdram:sdram\|nios_system_tec1_sdram_input_efifo_module:the_nios_system_tec1_sdram_input_efifo_module " "Elaborating entity \"nios_system_tec1_sdram_input_efifo_module\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_sdram:sdram\|nios_system_tec1_sdram_input_efifo_module:the_nios_system_tec1_sdram_input_efifo_module\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" "the_nios_system_tec1_sdram_input_efifo_module" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_sw nios_system_tec1:u0\|nios_system_tec1_sw:sw " "Elaborating entity \"nios_system_tec1_sw\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_sw:sw\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "sw" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_sysid nios_system_tec1:u0\|nios_system_tec1_sysid:sysid " "Elaborating entity \"nios_system_tec1_sysid\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_sysid:sysid\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "sysid" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_timer nios_system_tec1:u0\|nios_system_tec1_timer:timer " "Elaborating entity \"nios_system_tec1_timer\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_timer:timer\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "timer" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator nios_system_tec1:u0\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"nios_system_tec1:u0\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "cpu_custom_instruction_master_translator" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_custom_instruction_master_comb_xconnect nios_system_tec1:u0\|nios_system_tec1_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect " "Elaborating entity \"nios_system_tec1_cpu_custom_instruction_master_comb_xconnect\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "cpu_custom_instruction_master_comb_xconnect" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator nios_system_tec1:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"nios_system_tec1:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "cpu_custom_instruction_master_comb_slave_translator0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1649702270349 "|tecnica1|nios_system_tec1:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1649702270349 "|tecnica1|nios_system_tec1:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1649702270349 "|tecnica1|nios_system_tec1:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_cpu_custom_instruction_master_multi_xconnect nios_system_tec1:u0\|nios_system_tec1_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"nios_system_tec1_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "cpu_custom_instruction_master_multi_xconnect" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator nios_system_tec1:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"nios_system_tec1:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1649702270405 "|tecnica1|nios_system_tec1:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1649702270406 "|tecnica1|nios_system_tec1:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1649702270406 "|tecnica1|nios_system_tec1:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_tec1_mm_interconnect_0\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "mm_interconnect_0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "clock_crossing_io_s0_translator" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702270983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702271009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702271045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702271079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "clock_crossing_io_s0_agent_rsp_fifo" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702271196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702272733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702272770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702272800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702272908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_router nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_router\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router:router\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "router" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702272945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_router_default_decode nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router:router\|nios_system_tec1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router:router\|nios_system_tec1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702272991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_router_001 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_router_001\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "router_001" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_router_001_default_decode nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_001:router_001\|nios_system_tec1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_001:router_001\|nios_system_tec1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_router_002 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_router_002\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "router_002" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_router_002_default_decode nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_002:router_002\|nios_system_tec1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_002:router_002\|nios_system_tec1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_router_004 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_router_004\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_004:router_004\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "router_004" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_router_004_default_decode nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_004:router_004\|nios_system_tec1_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_004:router_004\|nios_system_tec1_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_router_006 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_router_006\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_006:router_006\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "router_006" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_router_006_default_decode nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_006:router_006\|nios_system_tec1_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_router_006:router_006\|nios_system_tec1_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_cmd_demux nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_cmd_demux_001 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_cmd_mux nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_cmd_mux_002 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_cmd_mux_002.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_rsp_demux nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_rsp_demux_002 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_rsp_mux nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_rsp_mux_001 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1649702273860 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1649702273861 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1649702273861 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_avalon_st_adapter nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702273995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_tec1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_0:mm_interconnect_0\|nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_1 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"nios_system_tec1_mm_interconnect_1\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "mm_interconnect_1" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "clock_crossing_io_m0_translator" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "timer_s1_translator" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "led_s1_translator" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "clock_crossing_io_m0_agent" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "sysid_control_slave_agent" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "sysid_control_slave_agent_rsp_fifo" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_1_router nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_router:router " "Elaborating entity \"nios_system_tec1_mm_interconnect_1_router\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_router:router\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "router" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_1_router_default_decode nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_router:router\|nios_system_tec1_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec1_mm_interconnect_1_router_default_decode\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_router:router\|nios_system_tec1_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_1_router_001 nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"nios_system_tec1_mm_interconnect_1_router_001\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_router_001:router_001\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "router_001" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_1_router_001_default_decode nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_router_001:router_001\|nios_system_tec1_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec1_mm_interconnect_1_router_001_default_decode\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_router_001:router_001\|nios_system_tec1_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702274923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "clock_crossing_io_m0_limiter" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_1_cmd_demux nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_tec1_mm_interconnect_1_cmd_demux\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_1_cmd_mux nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_tec1_mm_interconnect_1_cmd_mux\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 1658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_1_rsp_demux nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_tec1_mm_interconnect_1_rsp_demux\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_mm_interconnect_1_rsp_mux nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_tec1_mm_interconnect_1_rsp_mux\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_mm_interconnect_1:mm_interconnect_1\|nios_system_tec1_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_mm_interconnect_1.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec1_irq_mapper nios_system_tec1:u0\|nios_system_tec1_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_tec1_irq_mapper\" for hierarchy \"nios_system_tec1:u0\|nios_system_tec1_irq_mapper:irq_mapper\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "irq_mapper" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "irq_synchronizer" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1649702275471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275472 ""}  } { { "nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1649702275472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275491 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"nios_system_tec1:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system_tec1:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system_tec1:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "rst_controller" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system_tec1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system_tec1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system_tec1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system_tec1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system_tec1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system_tec1:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system_tec1:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "rst_controller_001" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system_tec1:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system_tec1:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "nios_system_tec1/synthesis/nios_system_tec1.v" "rst_controller_002" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/nios_system_tec1.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649702275698 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_system_tec1_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_system_tec1_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" "the_nios_system_tec1_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/nios_system_tec1/synthesis/submodules/nios_system_tec1_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1649702278467 "|tecnica1|nios_system_tec1:u0|nios_system_tec1_cpu:cpu|nios_system_tec1_cpu_cpu:cpu|nios_system_tec1_cpu_cpu_nios2_oci:the_nios_system_tec1_cpu_cpu_nios2_oci|nios_system_tec1_cpu_cpu_nios2_oci_itrace:the_nios_system_tec1_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1649702280646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.11.20:38:09 Progress: Loading sld71843a6b/alt_sld_fab_wrapper_hw.tcl " "2022.04.11.20:38:09 Progress: Loading sld71843a6b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1649702289268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1649702295548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1649702295982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1649702300462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1649702300633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1649702300816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1649702301028 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1649702301036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1649702301037 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1649702301769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71843a6b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71843a6b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld71843a6b/alt_sld_fab.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/ip/sld71843a6b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702302282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702302282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702302526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702302526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702302561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702302561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702302691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702302691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702302859 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702302859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702302859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/db/ip/sld71843a6b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649702303005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649702303005 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1649702306812 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1649702306812 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1649702306812 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Design Software" 0 -1 1649702306813 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Design Software" 0 -1 1649702306814 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1649702306834 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC_MTL2_PAINTER 404 " "Ignored 404 assignments for entity \"DE1_SoC_MTL2_PAINTER\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HSD -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HSD -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_B\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_DCLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_DCLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_G\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_HSD -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_HSD -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_R\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_TOUCH_I2C_SCL -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_TOUCH_I2C_SCL -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_TOUCH_I2C_SDA -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_TOUCH_I2C_SDA -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_TOUCH_INT_n -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_TOUCH_INT_n -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_VSD -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MTL2_VSD -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC_MTL2_PAINTER " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC_MTL2_PAINTER was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC_MTL2_PAINTER -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC_MTL2_PAINTER -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1649702307104 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1649702307104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/output_files/tecnica1.map.smsg " "Generated suppressed messages file C:/Users/jose_/Documents/UPV/MUISE_21_22/SID-Laboratories/Tarea3/aceleracion_partida/output_files/tecnica1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1649702309181 ""}
