--
--	Conversion of AS76_FFP2.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu May 09 12:45:31 2024
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_8190 : bit;
SIGNAL Net_7234 : bit;
SIGNAL tmpOE__Pin_Buzzer_net_0 : bit;
SIGNAL Net_11627 : bit;
SIGNAL tmpFB_0__Pin_Buzzer_net_0 : bit;
SIGNAL tmpIO_0__Pin_Buzzer_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Buzzer_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Pin_Buzzer_net_0 : bit;
SIGNAL Net_11626 : bit;
SIGNAL tmpOE__Pin_Backlight_net_0 : bit;
SIGNAL tmpFB_0__Pin_Backlight_net_0 : bit;
SIGNAL tmpIO_0__Pin_Backlight_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Backlight_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Backlight_net_0 : bit;
SIGNAL tmpOE__Pin_OptDec_X_A_net_0 : bit;
SIGNAL Net_7698 : bit;
SIGNAL tmpIO_0__Pin_OptDec_X_A_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_OptDec_X_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_OptDec_X_A_net_0 : bit;
SIGNAL tmpOE__LED2_net_0 : bit;
SIGNAL tmpFB_0__LED2_net_0 : bit;
SIGNAL tmpIO_0__LED2_net_0 : bit;
TERMINAL tmpSIOVREF__LED2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED2_net_0 : bit;
SIGNAL tmpOE__Pin_OptDec_Z_A_net_0 : bit;
SIGNAL Net_13127 : bit;
SIGNAL tmpIO_0__Pin_OptDec_Z_A_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_OptDec_Z_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_OptDec_Z_A_net_0 : bit;
SIGNAL tmpOE__Pin_OptDec_Z_B_net_0 : bit;
SIGNAL Net_13129 : bit;
SIGNAL tmpIO_0__Pin_OptDec_Z_B_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_OptDec_Z_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_OptDec_Z_B_net_0 : bit;
SIGNAL tmpOE__Pin_CSMotorY_net_0 : bit;
SIGNAL tmpFB_0__Pin_CSMotorY_net_0 : bit;
SIGNAL tmpIO_0__Pin_CSMotorY_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_CSMotorY_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_CSMotorY_net_0 : bit;
SIGNAL tmpOE__Pin_CSMotorZ_net_0 : bit;
SIGNAL tmpFB_0__Pin_CSMotorZ_net_0 : bit;
SIGNAL tmpIO_0__Pin_CSMotorZ_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_CSMotorZ_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_CSMotorZ_net_0 : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_13130 : bit;
SIGNAL Net_13126 : bit;
SIGNAL Net_6384 : bit;
SIGNAL Net_11722 : bit;
SIGNAL tmpOE__Pin_CondenserLED_net_0 : bit;
SIGNAL Net_11651 : bit;
SIGNAL tmpFB_0__Pin_CondenserLED_net_0 : bit;
SIGNAL tmpIO_0__Pin_CondenserLED_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_CondenserLED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_CondenserLED_net_0 : bit;
SIGNAL Net_1444 : bit;
SIGNAL \PWM_CondenserLED:Net_107\ : bit;
SIGNAL \PWM_CondenserLED:Net_113\ : bit;
SIGNAL \PWM_CondenserLED:Net_63\ : bit;
SIGNAL \PWM_CondenserLED:Net_57\ : bit;
SIGNAL \PWM_CondenserLED:Net_54\ : bit;
SIGNAL Net_13074 : bit;
SIGNAL Net_13079 : bit;
SIGNAL Net_11650 : bit;
SIGNAL \PWM_CondenserLED:Net_114\ : bit;
SIGNAL tmpOE__Pin_CSMotorO_net_0 : bit;
SIGNAL tmpFB_0__Pin_CSMotorO_net_0 : bit;
SIGNAL tmpIO_0__Pin_CSMotorO_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_CSMotorO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_CSMotorO_net_0 : bit;
SIGNAL tmpOE__Pin_CSMotorT_net_0 : bit;
SIGNAL tmpFB_0__Pin_CSMotorT_net_0 : bit;
SIGNAL tmpIO_0__Pin_CSMotorT_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_CSMotorT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_CSMotorT_net_0 : bit;
SIGNAL tmpOE__Pin_BC_LED_net_0 : bit;
SIGNAL Net_11639 : bit;
SIGNAL tmpFB_0__Pin_BC_LED_net_0 : bit;
SIGNAL tmpIO_0__Pin_BC_LED_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_BC_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_BC_LED_net_0 : bit;
SIGNAL Net_10836 : bit;
SIGNAL \QuadDec_TZ:Net_1129\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_TZ:Net_1275\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_TZ:Net_1251\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_TZ:Net_1260\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_TZ:Net_1264\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_TZ:Net_1203\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_TZ:Net_1290\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:sync_clock\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_6497 : bit;
SIGNAL \QuadDec_TZ:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_TZ:Net_1232\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:error\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_TZ:Net_530\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_TZ:Net_611\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec_TZ:Net_1151\ : bit;
SIGNAL \QuadDec_TZ:Net_1248\ : bit;
SIGNAL \QuadDec_TZ:Net_1229\ : bit;
SIGNAL \QuadDec_TZ:Net_1272\ : bit;
SIGNAL \QuadDec_TZ:Net_1287\ : bit;
SIGNAL \PWM_Buzzer:Net_107\ : bit;
SIGNAL \PWM_Buzzer:Net_113\ : bit;
SIGNAL \PWM_Buzzer:Net_63\ : bit;
SIGNAL \PWM_Buzzer:Net_57\ : bit;
SIGNAL \PWM_Buzzer:Net_54\ : bit;
SIGNAL Net_12052 : bit;
SIGNAL Net_12057 : bit;
SIGNAL \PWM_Buzzer:Net_114\ : bit;
SIGNAL tmpOE__Pin_OptDec_X_B_net_0 : bit;
SIGNAL Net_7424 : bit;
SIGNAL tmpIO_0__Pin_OptDec_X_B_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_OptDec_X_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_OptDec_X_B_net_0 : bit;
SIGNAL tmpOE__Pin_OptDec_Y_A_net_0 : bit;
SIGNAL Net_7302 : bit;
SIGNAL tmpIO_0__Pin_OptDec_Y_A_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_OptDec_Y_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_OptDec_Y_A_net_0 : bit;
SIGNAL Net_8098 : bit;
SIGNAL \QuadDec_X:Net_1129\ : bit;
SIGNAL \QuadDec_X:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_X:Net_1275\ : bit;
SIGNAL \QuadDec_X:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_X:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_X:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_X:Net_1251\ : bit;
SIGNAL \QuadDec_X:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_X:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_X:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_X:Net_1260\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_X:Net_1264\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_X:Net_1203\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_X:Net_1290\ : bit;
SIGNAL \QuadDec_X:bQuadDec:sync_clock\ : bit;
SIGNAL \QuadDec_X:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_X:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_X:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_X:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_X:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_X:bQuadDec:quad_A_filt\ : bit;
SIGNAL \QuadDec_X:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_X:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_X:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_X:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_X:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_X:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_X:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_X:Net_1232\ : bit;
SIGNAL \QuadDec_X:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_X:bQuadDec:error\ : bit;
SIGNAL \QuadDec_X:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_X:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_X:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_X:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_X:Net_530\ : bit;
SIGNAL \QuadDec_X:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_X:Net_611\ : bit;
SIGNAL \QuadDec_X:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_X:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_X:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_X:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_X:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec_X:Net_1151\ : bit;
SIGNAL \QuadDec_X:Net_1248\ : bit;
SIGNAL \QuadDec_X:Net_1229\ : bit;
SIGNAL \QuadDec_X:Net_1272\ : bit;
SIGNAL \QuadDec_X:Net_1287\ : bit;
SIGNAL Net_7301 : bit;
SIGNAL \QuadDec_Y:Net_1129\ : bit;
SIGNAL \QuadDec_Y:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_Y:Net_1275\ : bit;
SIGNAL \QuadDec_Y:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_Y:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_Y:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_Y:Net_1251\ : bit;
SIGNAL \QuadDec_Y:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_Y:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_Y:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_Y:Net_1260\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_Y:Net_1264\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_Y:Net_1203\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Y:Net_1290\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:sync_clock\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_7303 : bit;
SIGNAL \QuadDec_Y:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_Y:Net_1232\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:error\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_Y:Net_530\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_Y:Net_611\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec_Y:Net_1151\ : bit;
SIGNAL \QuadDec_Y:Net_1248\ : bit;
SIGNAL \QuadDec_Y:Net_1229\ : bit;
SIGNAL \QuadDec_Y:Net_1272\ : bit;
SIGNAL \QuadDec_Y:Net_1287\ : bit;
SIGNAL \PWM_BarcodeCondenser_LED:Net_107\ : bit;
SIGNAL \PWM_BarcodeCondenser_LED:Net_113\ : bit;
SIGNAL Net_7198 : bit;
SIGNAL \PWM_BarcodeCondenser_LED:Net_63\ : bit;
SIGNAL \PWM_BarcodeCondenser_LED:Net_57\ : bit;
SIGNAL \PWM_BarcodeCondenser_LED:Net_54\ : bit;
SIGNAL Net_12032 : bit;
SIGNAL Net_12037 : bit;
SIGNAL Net_11638 : bit;
SIGNAL \PWM_BarcodeCondenser_LED:Net_114\ : bit;
SIGNAL Net_6053 : bit;
SIGNAL tmpOE__LED3_net_0 : bit;
SIGNAL tmpFB_0__LED3_net_0 : bit;
SIGNAL tmpIO_0__LED3_net_0 : bit;
TERMINAL tmpSIOVREF__LED3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED3_net_0 : bit;
SIGNAL tmpOE__Pin_Encoder_T_A_net_0 : bit;
SIGNAL tmpIO_0__Pin_Encoder_T_A_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Encoder_T_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Encoder_T_A_net_0 : bit;
SIGNAL tmpOE__Pin_Encoder_T_B_net_0 : bit;
SIGNAL Net_10553 : bit;
SIGNAL tmpIO_0__Pin_Encoder_T_B_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Encoder_T_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Encoder_T_B_net_0 : bit;
SIGNAL tmpOE__Pin_SCK_net_0 : bit;
SIGNAL Net_6050 : bit;
SIGNAL tmpFB_0__Pin_SCK_net_0 : bit;
SIGNAL tmpIO_0__Pin_SCK_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_SCK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_SCK_net_0 : bit;
SIGNAL tmpOE__Pin_SDI_net_0 : bit;
SIGNAL Net_6749 : bit;
SIGNAL tmpFB_0__Pin_SDI_net_0 : bit;
SIGNAL tmpIO_0__Pin_SDI_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_SDI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_SDI_net_0 : bit;
SIGNAL tmpOE__Pin_SDO_net_0 : bit;
SIGNAL Net_6751 : bit;
SIGNAL tmpIO_0__Pin_SDO_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_SDO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_SDO_net_0 : bit;
SIGNAL \SPIM:Net_276\ : bit;
SIGNAL \SPIM:Net_288\ : bit;
SIGNAL Net_9515 : bit;
SIGNAL \SPIM:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM:Net_244\ : bit;
SIGNAL \SPIM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM:BSPIM:so_send\ : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM:BSPIM:state_2\ : bit;
SIGNAL \SPIM:BSPIM:state_1\ : bit;
SIGNAL \SPIM:BSPIM:state_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL Net_9517 : bit;
SIGNAL \SPIM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM:BSPIM:count_4\ : bit;
SIGNAL \SPIM:BSPIM:count_3\ : bit;
SIGNAL \SPIM:BSPIM:count_2\ : bit;
SIGNAL \SPIM:BSPIM:count_1\ : bit;
SIGNAL \SPIM:BSPIM:count_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:control_7\ : bit;
SIGNAL \SPIM:BSPIM:control_6\ : bit;
SIGNAL \SPIM:BSPIM:control_5\ : bit;
SIGNAL \SPIM:BSPIM:control_4\ : bit;
SIGNAL \SPIM:BSPIM:control_3\ : bit;
SIGNAL \SPIM:BSPIM:control_2\ : bit;
SIGNAL \SPIM:BSPIM:control_1\ : bit;
SIGNAL \SPIM:BSPIM:control_0\ : bit;
SIGNAL \SPIM:Net_294\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM:Net_273\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM:BSPIM:count_6\ : bit;
SIGNAL \SPIM:BSPIM:count_5\ : bit;
SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_9518 : bit;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:Net_289\ : bit;
SIGNAL tmpOE__Pin_CSMotorX_net_0 : bit;
SIGNAL tmpFB_0__Pin_CSMotorX_net_0 : bit;
SIGNAL tmpIO_0__Pin_CSMotorX_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_CSMotorX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_CSMotorX_net_0 : bit;
SIGNAL \mux_2:tmp__mux_2_reg\ : bit;
SIGNAL tmpOE__UART_TX_net_0 : bit;
SIGNAL Net_6517 : bit;
SIGNAL tmpFB_0__UART_TX_net_0 : bit;
SIGNAL tmpIO_0__UART_TX_net_0 : bit;
TERMINAL tmpSIOVREF__UART_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__UART_TX_net_0 : bit;
SIGNAL \Encoder_T_Z_Select:clk\ : bit;
SIGNAL \Encoder_T_Z_Select:rst\ : bit;
SIGNAL \Encoder_T_Z_Select:control_out_0\ : bit;
SIGNAL Net_10958 : bit;
SIGNAL \Encoder_T_Z_Select:control_out_1\ : bit;
SIGNAL Net_10577 : bit;
SIGNAL \Encoder_T_Z_Select:control_out_2\ : bit;
SIGNAL Net_10578 : bit;
SIGNAL \Encoder_T_Z_Select:control_out_3\ : bit;
SIGNAL Net_10579 : bit;
SIGNAL \Encoder_T_Z_Select:control_out_4\ : bit;
SIGNAL Net_10580 : bit;
SIGNAL \Encoder_T_Z_Select:control_out_5\ : bit;
SIGNAL Net_10581 : bit;
SIGNAL \Encoder_T_Z_Select:control_out_6\ : bit;
SIGNAL Net_10582 : bit;
SIGNAL \Encoder_T_Z_Select:control_out_7\ : bit;
SIGNAL \Encoder_T_Z_Select:control_7\ : bit;
SIGNAL \Encoder_T_Z_Select:control_6\ : bit;
SIGNAL \Encoder_T_Z_Select:control_5\ : bit;
SIGNAL \Encoder_T_Z_Select:control_4\ : bit;
SIGNAL \Encoder_T_Z_Select:control_3\ : bit;
SIGNAL \Encoder_T_Z_Select:control_2\ : bit;
SIGNAL \Encoder_T_Z_Select:control_1\ : bit;
SIGNAL \Encoder_T_Z_Select:control_0\ : bit;
SIGNAL \UART_PCB_LOG:Net_9\ : bit;
SIGNAL Net_6590 : bit;
SIGNAL \UART_PCB_LOG:Net_61\ : bit;
SIGNAL \UART_PCB_LOG:BUART:clock_op\ : bit;
SIGNAL \UART_PCB_LOG:BUART:reset_reg\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_PCB_LOG:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_PCB_LOG:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_PCB_LOG:BUART:reset_sr\ : bit;
SIGNAL \UART_PCB_LOG:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_PCB_LOG:BUART:txn\ : bit;
SIGNAL Net_6589 : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_state_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_state_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:tx_shift_out\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:counter_load_not\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_state_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sc_out_7\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sc_out_6\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sc_out_5\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sc_out_4\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sc_out_3\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sc_out_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sc_out_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sc_out_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_status_6\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_status_5\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_status_4\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_status_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_status_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_status_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_status_3\ : bit;
SIGNAL Net_6585 : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_bitclk\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_mark\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_state_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_state_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_postpoll\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:hd_shift_out\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_fifofull\ : bit;
SIGNAL \UART_PCB_LOG:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_PCB_LOG:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:rx_counter_load\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_state_3\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_state_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_count_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_count_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_count_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_count_6\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_count_5\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_count_4\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_count_3\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_bitclk\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:pollingrange\ : bit;
SIGNAL \UART_PCB_LOG:BUART:pollcount_1\ : bit;
SIGNAL Net_9680 : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:pollcount_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_status_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_status_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_status_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_status_3\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_status_4\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_status_5\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_status_6\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_6584 : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_break_status\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_address_detected\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_last\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_PCB_LOG:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_PCB_LOG:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL \USB:Net_1010\ : bit;
SIGNAL \USB:tmpOE__Dm_net_0\ : bit;
SIGNAL \USB:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USB:Net_597\ : bit;
SIGNAL \USB:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USB:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USB:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USB:tmpOE__Dp_net_0\ : bit;
SIGNAL \USB:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USB:Net_1000\ : bit;
SIGNAL \USB:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USB:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_6696 : bit;
SIGNAL \USB:Net_1889\ : bit;
SIGNAL \USB:Net_1876\ : bit;
SIGNAL \USB:ep_int_8\ : bit;
SIGNAL \USB:ep_int_7\ : bit;
SIGNAL \USB:ep_int_6\ : bit;
SIGNAL \USB:ep_int_5\ : bit;
SIGNAL \USB:ep_int_4\ : bit;
SIGNAL \USB:ep_int_3\ : bit;
SIGNAL \USB:ep_int_2\ : bit;
SIGNAL \USB:ep_int_1\ : bit;
SIGNAL \USB:ep_int_0\ : bit;
SIGNAL \USB:Net_95\ : bit;
SIGNAL \USB:dma_request_7\ : bit;
SIGNAL \USB:dma_request_6\ : bit;
SIGNAL \USB:dma_request_5\ : bit;
SIGNAL \USB:dma_request_4\ : bit;
SIGNAL \USB:dma_request_3\ : bit;
SIGNAL \USB:dma_request_2\ : bit;
SIGNAL \USB:dma_request_1\ : bit;
SIGNAL \USB:dma_request_0\ : bit;
SIGNAL \USB:dma_terminate\ : bit;
SIGNAL \USB:dma_complete_0\ : bit;
SIGNAL \USB:Net_1922\ : bit;
SIGNAL \USB:dma_complete_1\ : bit;
SIGNAL \USB:Net_1921\ : bit;
SIGNAL \USB:dma_complete_2\ : bit;
SIGNAL \USB:Net_1920\ : bit;
SIGNAL \USB:dma_complete_3\ : bit;
SIGNAL \USB:Net_1919\ : bit;
SIGNAL \USB:dma_complete_4\ : bit;
SIGNAL \USB:Net_1918\ : bit;
SIGNAL \USB:dma_complete_5\ : bit;
SIGNAL \USB:Net_1917\ : bit;
SIGNAL \USB:dma_complete_6\ : bit;
SIGNAL \USB:Net_1916\ : bit;
SIGNAL \USB:dma_complete_7\ : bit;
SIGNAL \USB:Net_1915\ : bit;
SIGNAL tmpOE__TMC5160_MotorX_EN_net_0 : bit;
SIGNAL tmpFB_0__TMC5160_MotorX_EN_net_0 : bit;
SIGNAL tmpIO_0__TMC5160_MotorX_EN_net_0 : bit;
TERMINAL tmpSIOVREF__TMC5160_MotorX_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TMC5160_MotorX_EN_net_0 : bit;
SIGNAL tmpOE__TMC5160_MotorY_EN_net_0 : bit;
SIGNAL tmpFB_0__TMC5160_MotorY_EN_net_0 : bit;
SIGNAL tmpIO_0__TMC5160_MotorY_EN_net_0 : bit;
TERMINAL tmpSIOVREF__TMC5160_MotorY_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TMC5160_MotorY_EN_net_0 : bit;
SIGNAL tmpOE__TMC5160_MotorZ_EN_net_0 : bit;
SIGNAL tmpFB_0__TMC5160_MotorZ_EN_net_0 : bit;
SIGNAL tmpIO_0__TMC5160_MotorZ_EN_net_0 : bit;
TERMINAL tmpSIOVREF__TMC5160_MotorZ_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TMC5160_MotorZ_EN_net_0 : bit;
SIGNAL tmpOE__TMC5160_MotorT_EN_net_0 : bit;
SIGNAL tmpFB_0__TMC5160_MotorT_EN_net_0 : bit;
SIGNAL tmpIO_0__TMC5160_MotorT_EN_net_0 : bit;
TERMINAL tmpSIOVREF__TMC5160_MotorT_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TMC5160_MotorT_EN_net_0 : bit;
SIGNAL tmpOE__TMC5160_MotorO_EN_net_0 : bit;
SIGNAL tmpFB_0__TMC5160_MotorO_EN_net_0 : bit;
SIGNAL tmpIO_0__TMC5160_MotorO_EN_net_0 : bit;
TERMINAL tmpSIOVREF__TMC5160_MotorO_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TMC5160_MotorO_EN_net_0 : bit;
SIGNAL tmpOE__Pin_OptDec_Y_B_net_0 : bit;
SIGNAL tmpIO_0__Pin_OptDec_Y_B_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_OptDec_Y_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_OptDec_Y_B_net_0 : bit;
SIGNAL tmpOE__UART_RX_net_0 : bit;
SIGNAL tmpIO_0__UART_RX_net_0 : bit;
TERMINAL tmpSIOVREF__UART_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__UART_RX_net_0 : bit;
SIGNAL tmpOE__LIM_X_L_net_0 : bit;
SIGNAL tmpFB_0__LIM_X_L_net_0 : bit;
SIGNAL tmpIO_0__LIM_X_L_net_0 : bit;
TERMINAL tmpSIOVREF__LIM_X_L_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIM_X_L_net_0 : bit;
SIGNAL tmpOE__LIM_X_R_net_0 : bit;
SIGNAL tmpFB_0__LIM_X_R_net_0 : bit;
SIGNAL tmpIO_0__LIM_X_R_net_0 : bit;
TERMINAL tmpSIOVREF__LIM_X_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIM_X_R_net_0 : bit;
SIGNAL tmpOE__LIM_Y_L_net_0 : bit;
SIGNAL tmpFB_0__LIM_Y_L_net_0 : bit;
SIGNAL tmpIO_0__LIM_Y_L_net_0 : bit;
TERMINAL tmpSIOVREF__LIM_Y_L_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIM_Y_L_net_0 : bit;
SIGNAL tmpOE__LIM_Y_R_net_0 : bit;
SIGNAL tmpFB_0__LIM_Y_R_net_0 : bit;
SIGNAL tmpIO_0__LIM_Y_R_net_0 : bit;
TERMINAL tmpSIOVREF__LIM_Y_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIM_Y_R_net_0 : bit;
SIGNAL tmpOE__LIM_Z_L_net_0 : bit;
SIGNAL tmpFB_0__LIM_Z_L_net_0 : bit;
SIGNAL tmpIO_0__LIM_Z_L_net_0 : bit;
TERMINAL tmpSIOVREF__LIM_Z_L_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIM_Z_L_net_0 : bit;
SIGNAL tmpOE__LIM_Z_R_net_0 : bit;
SIGNAL tmpFB_0__LIM_Z_R_net_0 : bit;
SIGNAL tmpIO_0__LIM_Z_R_net_0 : bit;
TERMINAL tmpSIOVREF__LIM_Z_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIM_Z_R_net_0 : bit;
SIGNAL tmpOE__LIM_T_L_net_0 : bit;
SIGNAL tmpFB_0__LIM_T_L_net_0 : bit;
SIGNAL tmpIO_0__LIM_T_L_net_0 : bit;
TERMINAL tmpSIOVREF__LIM_T_L_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIM_T_L_net_0 : bit;
SIGNAL tmpOE__LIM_T_R_net_0 : bit;
SIGNAL tmpFB_0__LIM_T_R_net_0 : bit;
SIGNAL tmpIO_0__LIM_T_R_net_0 : bit;
TERMINAL tmpSIOVREF__LIM_T_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LIM_T_R_net_0 : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_12 : bit;
SIGNAL \wait_timer:Net_260\ : bit;
SIGNAL \wait_timer:Net_266\ : bit;
SIGNAL \wait_timer:Net_51\ : bit;
SIGNAL \wait_timer:Net_261\ : bit;
SIGNAL \wait_timer:Net_57\ : bit;
SIGNAL Net_13136 : bit;
SIGNAL Net_13164 : bit;
SIGNAL \wait_timer:Net_102\ : bit;
SIGNAL \QuadDec_TZ:Net_1251\\D\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_TZ:Net_1203\\D\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_TZ:bQuadDec:state_0\\D\ : bit;
SIGNAL \QuadDec_X:Net_1251\\D\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_X:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_X:Net_1203\\D\ : bit;
SIGNAL \QuadDec_X:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_X:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_X:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_X:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_X:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_X:bQuadDec:state_0\\D\ : bit;
SIGNAL \QuadDec_Y:Net_1251\\D\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_Y:Net_1203\\D\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_Y:bQuadDec:state_0\\D\ : bit;
SIGNAL Net_6050D : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_0\\D\ : bit;
SIGNAL Net_9517D : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:txn\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_6585D : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_last\\D\ : bit;
SIGNAL \UART_PCB_LOG:BUART:rx_parity_bit\\D\ : bit;
BEGIN

Net_7234 <=  ('0') ;

tmpOE__Pin_Buzzer_net_0 <=  ('1') ;

Net_6384 <= ((not Net_13130 and Net_13126)
	OR (Net_13127 and Net_13130));

\QuadDec_TZ:Cnt16:CounterUDB:reload\ <= (\QuadDec_TZ:Cnt16:CounterUDB:overflow\
	OR \QuadDec_TZ:Cnt16:CounterUDB:status_1\
	OR \QuadDec_TZ:Net_1260\);

\QuadDec_TZ:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\ and \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_TZ:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_TZ:Cnt16:CounterUDB:overflow\));

\QuadDec_TZ:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_TZ:Cnt16:CounterUDB:status_1\));

\QuadDec_TZ:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_TZ:Cnt16:CounterUDB:control_7\ and \QuadDec_TZ:Net_1203\));

\QuadDec_TZ:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_TZ:Cnt16:CounterUDB:status_1\
	OR \QuadDec_TZ:Cnt16:CounterUDB:overflow\);

\QuadDec_TZ:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_TZ:bQuadDec:quad_A_delayed_0\ and \QuadDec_TZ:bQuadDec:quad_A_delayed_1\ and \QuadDec_TZ:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_TZ:bQuadDec:quad_A_delayed_2\ and \QuadDec_TZ:bQuadDec:quad_A_filt\)
	OR (\QuadDec_TZ:bQuadDec:quad_A_delayed_1\ and \QuadDec_TZ:bQuadDec:quad_A_filt\)
	OR (\QuadDec_TZ:bQuadDec:quad_A_delayed_0\ and \QuadDec_TZ:bQuadDec:quad_A_filt\));

\QuadDec_TZ:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_TZ:bQuadDec:quad_B_delayed_0\ and \QuadDec_TZ:bQuadDec:quad_B_delayed_1\ and \QuadDec_TZ:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_TZ:bQuadDec:quad_B_delayed_2\ and \QuadDec_TZ:bQuadDec:quad_B_filt\)
	OR (\QuadDec_TZ:bQuadDec:quad_B_delayed_1\ and \QuadDec_TZ:bQuadDec:quad_B_filt\)
	OR (\QuadDec_TZ:bQuadDec:quad_B_delayed_0\ and \QuadDec_TZ:bQuadDec:quad_B_filt\));

\QuadDec_TZ:bQuadDec:state_3\\D\ <= ((not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:quad_A_filt\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:bQuadDec:quad_B_filt\ and \QuadDec_TZ:bQuadDec:state_1\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:quad_B_filt\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and \QuadDec_TZ:bQuadDec:quad_A_filt\ and \QuadDec_TZ:bQuadDec:state_0\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:quad_A_filt\ and not \QuadDec_TZ:bQuadDec:quad_B_filt\ and not \QuadDec_TZ:bQuadDec:error\ and \QuadDec_TZ:bQuadDec:state_1\ and \QuadDec_TZ:bQuadDec:state_0\)
	OR (not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:bQuadDec:quad_A_filt\ and \QuadDec_TZ:bQuadDec:quad_B_filt\));

\QuadDec_TZ:bQuadDec:state_2\\D\ <= ((\QuadDec_TZ:bQuadDec:error\ and \QuadDec_TZ:bQuadDec:state_0\)
	OR (\QuadDec_TZ:Net_1260\ and \QuadDec_TZ:bQuadDec:state_0\)
	OR (\QuadDec_TZ:bQuadDec:error\ and \QuadDec_TZ:bQuadDec:state_1\)
	OR (\QuadDec_TZ:Net_1260\ and \QuadDec_TZ:bQuadDec:state_1\)
	OR (\QuadDec_TZ:Net_1260\ and \QuadDec_TZ:bQuadDec:error\));

\QuadDec_TZ:bQuadDec:state_1\\D\ <= ((not \QuadDec_TZ:bQuadDec:quad_B_filt\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:state_1\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:bQuadDec:quad_A_filt\ and \QuadDec_TZ:bQuadDec:error\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:error\ and \QuadDec_TZ:bQuadDec:quad_A_filt\ and \QuadDec_TZ:bQuadDec:quad_B_filt\ and \QuadDec_TZ:bQuadDec:state_0\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:error\ and \QuadDec_TZ:bQuadDec:quad_A_filt\ and \QuadDec_TZ:bQuadDec:state_1\));

\QuadDec_TZ:bQuadDec:state_0\\D\ <= ((not \QuadDec_TZ:bQuadDec:quad_A_filt\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:state_1\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:bQuadDec:quad_B_filt\ and \QuadDec_TZ:bQuadDec:error\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:error\ and \QuadDec_TZ:bQuadDec:quad_A_filt\ and \QuadDec_TZ:bQuadDec:quad_B_filt\ and \QuadDec_TZ:bQuadDec:state_1\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:error\ and \QuadDec_TZ:bQuadDec:quad_B_filt\ and \QuadDec_TZ:bQuadDec:state_0\));

\QuadDec_TZ:Net_1251\\D\ <= ((not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:quad_B_filt\ and not \QuadDec_TZ:bQuadDec:error\ and \QuadDec_TZ:bQuadDec:quad_A_filt\ and \QuadDec_TZ:bQuadDec:state_1\ and \QuadDec_TZ:bQuadDec:state_0\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:quad_A_filt\ and not \QuadDec_TZ:bQuadDec:quad_B_filt\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:bQuadDec:state_1\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and \QuadDec_TZ:bQuadDec:quad_A_filt\ and \QuadDec_TZ:bQuadDec:quad_B_filt\ and \QuadDec_TZ:bQuadDec:state_0\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:state_1\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:Net_1251\ and \QuadDec_TZ:bQuadDec:error\)
	OR (not \QuadDec_TZ:bQuadDec:quad_A_filt\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:error\ and \QuadDec_TZ:Net_1251\ and \QuadDec_TZ:bQuadDec:quad_A_filt\ and \QuadDec_TZ:bQuadDec:state_0\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:quad_B_filt\ and not \QuadDec_TZ:bQuadDec:error\ and \QuadDec_TZ:Net_1251\ and \QuadDec_TZ:bQuadDec:state_1\)
	OR (not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:Net_1251\ and \QuadDec_TZ:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_TZ:bQuadDec:quad_A_filt\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:Net_1251\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:quad_A_filt\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:Net_1251\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and \QuadDec_TZ:Net_1251\ and \QuadDec_TZ:bQuadDec:quad_B_filt\));

\QuadDec_TZ:Net_1203\\D\ <= ((not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:state_1\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:Net_1203\ and \QuadDec_TZ:bQuadDec:error\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:quad_B_filt\ and not \QuadDec_TZ:bQuadDec:error\ and \QuadDec_TZ:bQuadDec:quad_A_filt\ and \QuadDec_TZ:bQuadDec:state_1\ and \QuadDec_TZ:bQuadDec:state_0\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:quad_A_filt\ and not \QuadDec_TZ:bQuadDec:error\ and \QuadDec_TZ:bQuadDec:quad_B_filt\ and \QuadDec_TZ:bQuadDec:state_1\ and \QuadDec_TZ:bQuadDec:state_0\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:quad_A_filt\ and not \QuadDec_TZ:bQuadDec:quad_B_filt\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:bQuadDec:state_1\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:bQuadDec:quad_A_filt\ and \QuadDec_TZ:bQuadDec:quad_B_filt\ and \QuadDec_TZ:bQuadDec:state_1\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:quad_A_filt\ and not \QuadDec_TZ:bQuadDec:quad_B_filt\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and \QuadDec_TZ:bQuadDec:state_0\)
	OR (not \QuadDec_TZ:Net_1260\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and \QuadDec_TZ:bQuadDec:quad_A_filt\ and \QuadDec_TZ:bQuadDec:quad_B_filt\ and \QuadDec_TZ:bQuadDec:state_0\)
	OR (not \QuadDec_TZ:bQuadDec:quad_B_filt\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_TZ:bQuadDec:quad_A_filt\ and not \QuadDec_TZ:bQuadDec:error\ and not \QuadDec_TZ:bQuadDec:state_1\ and not \QuadDec_TZ:bQuadDec:state_0\ and \QuadDec_TZ:bQuadDec:quad_B_filt\));

\QuadDec_TZ:Net_530\ <= ((not \QuadDec_TZ:Net_1264\ and \QuadDec_TZ:Net_1275\ and \QuadDec_TZ:Net_1251\));

\QuadDec_TZ:Net_611\ <= ((not \QuadDec_TZ:Net_1251\ and not \QuadDec_TZ:Net_1264\ and \QuadDec_TZ:Net_1275\));

\QuadDec_X:Cnt16:CounterUDB:reload\ <= (\QuadDec_X:Cnt16:CounterUDB:overflow\
	OR \QuadDec_X:Cnt16:CounterUDB:status_1\
	OR \QuadDec_X:Net_1260\);

\QuadDec_X:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_X:Cnt16:CounterUDB:prevCompare\ and \QuadDec_X:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_X:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_X:Cnt16:CounterUDB:overflow\));

\QuadDec_X:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_X:Cnt16:CounterUDB:status_1\));

\QuadDec_X:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_X:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_X:Cnt16:CounterUDB:control_7\ and \QuadDec_X:Net_1203\));

\QuadDec_X:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_X:Cnt16:CounterUDB:status_1\
	OR \QuadDec_X:Cnt16:CounterUDB:overflow\);

\QuadDec_X:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_X:bQuadDec:quad_A_delayed_0\ and \QuadDec_X:bQuadDec:quad_A_delayed_1\ and \QuadDec_X:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_X:bQuadDec:quad_A_delayed_2\ and \QuadDec_X:bQuadDec:quad_A_filt\)
	OR (\QuadDec_X:bQuadDec:quad_A_delayed_1\ and \QuadDec_X:bQuadDec:quad_A_filt\)
	OR (\QuadDec_X:bQuadDec:quad_A_delayed_0\ and \QuadDec_X:bQuadDec:quad_A_filt\));

\QuadDec_X:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_X:bQuadDec:quad_B_delayed_0\ and \QuadDec_X:bQuadDec:quad_B_delayed_1\ and \QuadDec_X:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_X:bQuadDec:quad_B_delayed_2\ and \QuadDec_X:bQuadDec:quad_B_filt\)
	OR (\QuadDec_X:bQuadDec:quad_B_delayed_1\ and \QuadDec_X:bQuadDec:quad_B_filt\)
	OR (\QuadDec_X:bQuadDec:quad_B_delayed_0\ and \QuadDec_X:bQuadDec:quad_B_filt\));

\QuadDec_X:bQuadDec:state_3\\D\ <= ((not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:quad_A_filt\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:bQuadDec:quad_B_filt\ and \QuadDec_X:bQuadDec:state_1\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:quad_B_filt\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and \QuadDec_X:bQuadDec:quad_A_filt\ and \QuadDec_X:bQuadDec:state_0\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:quad_A_filt\ and not \QuadDec_X:bQuadDec:quad_B_filt\ and not \QuadDec_X:bQuadDec:error\ and \QuadDec_X:bQuadDec:state_1\ and \QuadDec_X:bQuadDec:state_0\)
	OR (not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:bQuadDec:quad_A_filt\ and \QuadDec_X:bQuadDec:quad_B_filt\));

\QuadDec_X:bQuadDec:state_2\\D\ <= ((\QuadDec_X:bQuadDec:error\ and \QuadDec_X:bQuadDec:state_0\)
	OR (\QuadDec_X:Net_1260\ and \QuadDec_X:bQuadDec:state_0\)
	OR (\QuadDec_X:bQuadDec:error\ and \QuadDec_X:bQuadDec:state_1\)
	OR (\QuadDec_X:Net_1260\ and \QuadDec_X:bQuadDec:state_1\)
	OR (\QuadDec_X:Net_1260\ and \QuadDec_X:bQuadDec:error\));

\QuadDec_X:bQuadDec:state_1\\D\ <= ((not \QuadDec_X:bQuadDec:quad_B_filt\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:state_1\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:bQuadDec:quad_A_filt\ and \QuadDec_X:bQuadDec:error\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:error\ and \QuadDec_X:bQuadDec:quad_A_filt\ and \QuadDec_X:bQuadDec:quad_B_filt\ and \QuadDec_X:bQuadDec:state_0\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:error\ and \QuadDec_X:bQuadDec:quad_A_filt\ and \QuadDec_X:bQuadDec:state_1\));

\QuadDec_X:bQuadDec:state_0\\D\ <= ((not \QuadDec_X:bQuadDec:quad_A_filt\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:state_1\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:bQuadDec:quad_B_filt\ and \QuadDec_X:bQuadDec:error\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:error\ and \QuadDec_X:bQuadDec:quad_A_filt\ and \QuadDec_X:bQuadDec:quad_B_filt\ and \QuadDec_X:bQuadDec:state_1\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:error\ and \QuadDec_X:bQuadDec:quad_B_filt\ and \QuadDec_X:bQuadDec:state_0\));

\QuadDec_X:Net_1251\\D\ <= ((not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:quad_B_filt\ and not \QuadDec_X:bQuadDec:error\ and \QuadDec_X:bQuadDec:quad_A_filt\ and \QuadDec_X:bQuadDec:state_1\ and \QuadDec_X:bQuadDec:state_0\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:quad_A_filt\ and not \QuadDec_X:bQuadDec:quad_B_filt\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:bQuadDec:state_1\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and \QuadDec_X:bQuadDec:quad_A_filt\ and \QuadDec_X:bQuadDec:quad_B_filt\ and \QuadDec_X:bQuadDec:state_0\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:state_1\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:Net_1251\ and \QuadDec_X:bQuadDec:error\)
	OR (not \QuadDec_X:bQuadDec:quad_A_filt\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:error\ and \QuadDec_X:Net_1251\ and \QuadDec_X:bQuadDec:quad_A_filt\ and \QuadDec_X:bQuadDec:state_0\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:quad_B_filt\ and not \QuadDec_X:bQuadDec:error\ and \QuadDec_X:Net_1251\ and \QuadDec_X:bQuadDec:state_1\)
	OR (not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:Net_1251\ and \QuadDec_X:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_X:bQuadDec:quad_A_filt\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:Net_1251\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:quad_A_filt\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:Net_1251\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and \QuadDec_X:Net_1251\ and \QuadDec_X:bQuadDec:quad_B_filt\));

\QuadDec_X:Net_1203\\D\ <= ((not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:state_1\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:Net_1203\ and \QuadDec_X:bQuadDec:error\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:quad_B_filt\ and not \QuadDec_X:bQuadDec:error\ and \QuadDec_X:bQuadDec:quad_A_filt\ and \QuadDec_X:bQuadDec:state_1\ and \QuadDec_X:bQuadDec:state_0\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:quad_A_filt\ and not \QuadDec_X:bQuadDec:error\ and \QuadDec_X:bQuadDec:quad_B_filt\ and \QuadDec_X:bQuadDec:state_1\ and \QuadDec_X:bQuadDec:state_0\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:quad_A_filt\ and not \QuadDec_X:bQuadDec:quad_B_filt\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:bQuadDec:state_1\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:bQuadDec:quad_A_filt\ and \QuadDec_X:bQuadDec:quad_B_filt\ and \QuadDec_X:bQuadDec:state_1\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:quad_A_filt\ and not \QuadDec_X:bQuadDec:quad_B_filt\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and \QuadDec_X:bQuadDec:state_0\)
	OR (not \QuadDec_X:Net_1260\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and \QuadDec_X:bQuadDec:quad_A_filt\ and \QuadDec_X:bQuadDec:quad_B_filt\ and \QuadDec_X:bQuadDec:state_0\)
	OR (not \QuadDec_X:bQuadDec:quad_B_filt\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_X:bQuadDec:quad_A_filt\ and not \QuadDec_X:bQuadDec:error\ and not \QuadDec_X:bQuadDec:state_1\ and not \QuadDec_X:bQuadDec:state_0\ and \QuadDec_X:bQuadDec:quad_B_filt\));

\QuadDec_X:Net_530\ <= ((not \QuadDec_X:Net_1264\ and \QuadDec_X:Net_1275\ and \QuadDec_X:Net_1251\));

\QuadDec_X:Net_611\ <= ((not \QuadDec_X:Net_1251\ and not \QuadDec_X:Net_1264\ and \QuadDec_X:Net_1275\));

\QuadDec_Y:Cnt16:CounterUDB:reload\ <= (\QuadDec_Y:Cnt16:CounterUDB:overflow\
	OR \QuadDec_Y:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Y:Net_1260\);

\QuadDec_Y:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_Y:Cnt16:CounterUDB:prevCompare\ and \QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_Y:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_Y:Cnt16:CounterUDB:overflow\));

\QuadDec_Y:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_Y:Cnt16:CounterUDB:status_1\));

\QuadDec_Y:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_Y:Cnt16:CounterUDB:control_7\ and \QuadDec_Y:Net_1203\));

\QuadDec_Y:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Y:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Y:Cnt16:CounterUDB:overflow\);

\QuadDec_Y:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_Y:bQuadDec:quad_A_delayed_0\ and \QuadDec_Y:bQuadDec:quad_A_delayed_1\ and \QuadDec_Y:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_Y:bQuadDec:quad_A_delayed_2\ and \QuadDec_Y:bQuadDec:quad_A_filt\)
	OR (\QuadDec_Y:bQuadDec:quad_A_delayed_1\ and \QuadDec_Y:bQuadDec:quad_A_filt\)
	OR (\QuadDec_Y:bQuadDec:quad_A_delayed_0\ and \QuadDec_Y:bQuadDec:quad_A_filt\));

\QuadDec_Y:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_Y:bQuadDec:quad_B_delayed_0\ and \QuadDec_Y:bQuadDec:quad_B_delayed_1\ and \QuadDec_Y:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_Y:bQuadDec:quad_B_delayed_2\ and \QuadDec_Y:bQuadDec:quad_B_filt\)
	OR (\QuadDec_Y:bQuadDec:quad_B_delayed_1\ and \QuadDec_Y:bQuadDec:quad_B_filt\)
	OR (\QuadDec_Y:bQuadDec:quad_B_delayed_0\ and \QuadDec_Y:bQuadDec:quad_B_filt\));

\QuadDec_Y:bQuadDec:state_3\\D\ <= ((not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:quad_A_filt\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:bQuadDec:quad_B_filt\ and \QuadDec_Y:bQuadDec:state_1\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:quad_B_filt\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and \QuadDec_Y:bQuadDec:quad_A_filt\ and \QuadDec_Y:bQuadDec:state_0\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:quad_A_filt\ and not \QuadDec_Y:bQuadDec:quad_B_filt\ and not \QuadDec_Y:bQuadDec:error\ and \QuadDec_Y:bQuadDec:state_1\ and \QuadDec_Y:bQuadDec:state_0\)
	OR (not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:bQuadDec:quad_A_filt\ and \QuadDec_Y:bQuadDec:quad_B_filt\));

\QuadDec_Y:bQuadDec:state_2\\D\ <= ((\QuadDec_Y:bQuadDec:error\ and \QuadDec_Y:bQuadDec:state_0\)
	OR (\QuadDec_Y:Net_1260\ and \QuadDec_Y:bQuadDec:state_0\)
	OR (\QuadDec_Y:bQuadDec:error\ and \QuadDec_Y:bQuadDec:state_1\)
	OR (\QuadDec_Y:Net_1260\ and \QuadDec_Y:bQuadDec:state_1\)
	OR (\QuadDec_Y:Net_1260\ and \QuadDec_Y:bQuadDec:error\));

\QuadDec_Y:bQuadDec:state_1\\D\ <= ((not \QuadDec_Y:bQuadDec:quad_B_filt\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:state_1\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:bQuadDec:quad_A_filt\ and \QuadDec_Y:bQuadDec:error\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:error\ and \QuadDec_Y:bQuadDec:quad_A_filt\ and \QuadDec_Y:bQuadDec:quad_B_filt\ and \QuadDec_Y:bQuadDec:state_0\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:error\ and \QuadDec_Y:bQuadDec:quad_A_filt\ and \QuadDec_Y:bQuadDec:state_1\));

\QuadDec_Y:bQuadDec:state_0\\D\ <= ((not \QuadDec_Y:bQuadDec:quad_A_filt\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:state_1\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:bQuadDec:quad_B_filt\ and \QuadDec_Y:bQuadDec:error\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:error\ and \QuadDec_Y:bQuadDec:quad_A_filt\ and \QuadDec_Y:bQuadDec:quad_B_filt\ and \QuadDec_Y:bQuadDec:state_1\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:error\ and \QuadDec_Y:bQuadDec:quad_B_filt\ and \QuadDec_Y:bQuadDec:state_0\));

\QuadDec_Y:Net_1251\\D\ <= ((not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:quad_B_filt\ and not \QuadDec_Y:bQuadDec:error\ and \QuadDec_Y:bQuadDec:quad_A_filt\ and \QuadDec_Y:bQuadDec:state_1\ and \QuadDec_Y:bQuadDec:state_0\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:quad_A_filt\ and not \QuadDec_Y:bQuadDec:quad_B_filt\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:bQuadDec:state_1\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and \QuadDec_Y:bQuadDec:quad_A_filt\ and \QuadDec_Y:bQuadDec:quad_B_filt\ and \QuadDec_Y:bQuadDec:state_0\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:state_1\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:Net_1251\ and \QuadDec_Y:bQuadDec:error\)
	OR (not \QuadDec_Y:bQuadDec:quad_A_filt\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:error\ and \QuadDec_Y:Net_1251\ and \QuadDec_Y:bQuadDec:quad_A_filt\ and \QuadDec_Y:bQuadDec:state_0\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:quad_B_filt\ and not \QuadDec_Y:bQuadDec:error\ and \QuadDec_Y:Net_1251\ and \QuadDec_Y:bQuadDec:state_1\)
	OR (not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:Net_1251\ and \QuadDec_Y:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_Y:bQuadDec:quad_A_filt\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:Net_1251\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:quad_A_filt\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:Net_1251\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and \QuadDec_Y:Net_1251\ and \QuadDec_Y:bQuadDec:quad_B_filt\));

\QuadDec_Y:Net_1203\\D\ <= ((not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:state_1\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:Net_1203\ and \QuadDec_Y:bQuadDec:error\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:quad_B_filt\ and not \QuadDec_Y:bQuadDec:error\ and \QuadDec_Y:bQuadDec:quad_A_filt\ and \QuadDec_Y:bQuadDec:state_1\ and \QuadDec_Y:bQuadDec:state_0\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:quad_A_filt\ and not \QuadDec_Y:bQuadDec:error\ and \QuadDec_Y:bQuadDec:quad_B_filt\ and \QuadDec_Y:bQuadDec:state_1\ and \QuadDec_Y:bQuadDec:state_0\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:quad_A_filt\ and not \QuadDec_Y:bQuadDec:quad_B_filt\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:bQuadDec:state_1\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:bQuadDec:quad_A_filt\ and \QuadDec_Y:bQuadDec:quad_B_filt\ and \QuadDec_Y:bQuadDec:state_1\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:quad_A_filt\ and not \QuadDec_Y:bQuadDec:quad_B_filt\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and \QuadDec_Y:bQuadDec:state_0\)
	OR (not \QuadDec_Y:Net_1260\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and \QuadDec_Y:bQuadDec:quad_A_filt\ and \QuadDec_Y:bQuadDec:quad_B_filt\ and \QuadDec_Y:bQuadDec:state_0\)
	OR (not \QuadDec_Y:bQuadDec:quad_B_filt\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_Y:bQuadDec:quad_A_filt\ and not \QuadDec_Y:bQuadDec:error\ and not \QuadDec_Y:bQuadDec:state_1\ and not \QuadDec_Y:bQuadDec:state_0\ and \QuadDec_Y:bQuadDec:quad_B_filt\));

\QuadDec_Y:Net_530\ <= ((not \QuadDec_Y:Net_1264\ and \QuadDec_Y:Net_1275\ and \QuadDec_Y:Net_1251\));

\QuadDec_Y:Net_611\ <= ((not \QuadDec_Y:Net_1251\ and not \QuadDec_Y:Net_1264\ and \QuadDec_Y:Net_1275\));

\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

\SPIM:BSPIM:load_cond\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (\SPIM:BSPIM:count_0\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_1\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_2\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_3\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_4\ and \SPIM:BSPIM:load_cond\));

\SPIM:BSPIM:tx_status_0\ <= ((not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:tx_status_4\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:rx_status_6\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:rx_status_4\));

\SPIM:BSPIM:state_2\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_0\));

\SPIM:BSPIM:state_1\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_1\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_4\));

\SPIM:BSPIM:state_0\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_4\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\));

Net_9517D <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_1\ and Net_9517)
	OR (\SPIM:BSPIM:state_2\ and Net_9517)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\));

\SPIM:BSPIM:cnt_enable\\D\ <= ((not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_4\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_3\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:mosi_reg\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and Net_6749 and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and Net_6749 and \SPIM:BSPIM:state_0\));

Net_6050D <= (\SPIM:BSPIM:state_0\
	OR not \SPIM:BSPIM:state_1\
	OR \SPIM:BSPIM:state_2\);

Net_6497 <= ((not Net_13130 and Net_10553)
	OR (Net_13129 and Net_13130));

Net_6517 <= (not \UART_PCB_LOG:BUART:txn\);

\UART_PCB_LOG:BUART:counter_load_not\ <= ((not \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ and \UART_PCB_LOG:BUART:tx_state_2\)
	OR \UART_PCB_LOG:BUART:tx_state_0\
	OR \UART_PCB_LOG:BUART:tx_state_1\);

\UART_PCB_LOG:BUART:tx_status_0\ <= ((not \UART_PCB_LOG:BUART:tx_state_1\ and not \UART_PCB_LOG:BUART:tx_state_0\ and \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ and \UART_PCB_LOG:BUART:tx_fifo_empty\ and \UART_PCB_LOG:BUART:tx_state_2\));

\UART_PCB_LOG:BUART:tx_status_2\ <= (not \UART_PCB_LOG:BUART:tx_fifo_notfull\);

Net_6585D <= ((not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:tx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:tx_state_0\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:tx_state_1\));

\UART_PCB_LOG:BUART:tx_bitclk\\D\ <= ((not \UART_PCB_LOG:BUART:tx_state_2\ and \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\)
	OR (\UART_PCB_LOG:BUART:tx_state_0\ and \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\)
	OR (\UART_PCB_LOG:BUART:tx_state_1\ and \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\));

\UART_PCB_LOG:BUART:tx_mark\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:tx_mark\));

\UART_PCB_LOG:BUART:tx_state_2\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_2\ and \UART_PCB_LOG:BUART:tx_state_1\ and \UART_PCB_LOG:BUART:tx_counter_dp\ and \UART_PCB_LOG:BUART:tx_bitclk\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_2\ and \UART_PCB_LOG:BUART:tx_state_1\ and \UART_PCB_LOG:BUART:tx_state_0\ and \UART_PCB_LOG:BUART:tx_bitclk\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_1\ and \UART_PCB_LOG:BUART:tx_state_0\ and \UART_PCB_LOG:BUART:tx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_0\ and \UART_PCB_LOG:BUART:tx_state_1\ and \UART_PCB_LOG:BUART:tx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ and \UART_PCB_LOG:BUART:tx_state_2\));

\UART_PCB_LOG:BUART:tx_state_1\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_1\ and not \UART_PCB_LOG:BUART:tx_state_2\ and \UART_PCB_LOG:BUART:tx_state_0\ and \UART_PCB_LOG:BUART:tx_bitclk\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_2\ and not \UART_PCB_LOG:BUART:tx_bitclk\ and \UART_PCB_LOG:BUART:tx_state_1\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ and \UART_PCB_LOG:BUART:tx_state_1\ and \UART_PCB_LOG:BUART:tx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_0\ and not \UART_PCB_LOG:BUART:tx_counter_dp\ and \UART_PCB_LOG:BUART:tx_state_1\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_0\ and \UART_PCB_LOG:BUART:tx_state_1\ and \UART_PCB_LOG:BUART:tx_state_2\));

\UART_PCB_LOG:BUART:tx_state_0\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_1\ and not \UART_PCB_LOG:BUART:tx_fifo_empty\ and \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ and \UART_PCB_LOG:BUART:tx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_1\ and not \UART_PCB_LOG:BUART:tx_state_0\ and not \UART_PCB_LOG:BUART:tx_fifo_empty\ and not \UART_PCB_LOG:BUART:tx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ and \UART_PCB_LOG:BUART:tx_state_0\ and \UART_PCB_LOG:BUART:tx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_2\ and not \UART_PCB_LOG:BUART:tx_bitclk\ and \UART_PCB_LOG:BUART:tx_state_0\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_fifo_empty\ and \UART_PCB_LOG:BUART:tx_state_0\ and \UART_PCB_LOG:BUART:tx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_1\ and \UART_PCB_LOG:BUART:tx_state_0\ and \UART_PCB_LOG:BUART:tx_state_2\));

\UART_PCB_LOG:BUART:txn\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_0\ and not \UART_PCB_LOG:BUART:tx_shift_out\ and not \UART_PCB_LOG:BUART:tx_state_2\ and not \UART_PCB_LOG:BUART:tx_counter_dp\ and \UART_PCB_LOG:BUART:tx_state_1\ and \UART_PCB_LOG:BUART:tx_bitclk\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_1\ and not \UART_PCB_LOG:BUART:tx_state_2\ and not \UART_PCB_LOG:BUART:tx_bitclk\ and \UART_PCB_LOG:BUART:tx_state_0\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_state_1\ and not \UART_PCB_LOG:BUART:tx_shift_out\ and not \UART_PCB_LOG:BUART:tx_state_2\ and \UART_PCB_LOG:BUART:tx_state_0\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:tx_bitclk\ and \UART_PCB_LOG:BUART:txn\ and \UART_PCB_LOG:BUART:tx_state_1\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:txn\ and \UART_PCB_LOG:BUART:tx_state_2\));

\UART_PCB_LOG:BUART:tx_parity_bit\\D\ <= ((not \UART_PCB_LOG:BUART:tx_state_0\ and \UART_PCB_LOG:BUART:txn\ and \UART_PCB_LOG:BUART:tx_parity_bit\)
	OR (not \UART_PCB_LOG:BUART:tx_state_1\ and not \UART_PCB_LOG:BUART:tx_state_0\ and \UART_PCB_LOG:BUART:tx_parity_bit\)
	OR \UART_PCB_LOG:BUART:tx_parity_bit\);

\UART_PCB_LOG:BUART:rx_counter_load\ <= ((not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_0\ and not \UART_PCB_LOG:BUART:rx_state_3\ and not \UART_PCB_LOG:BUART:rx_state_2\));

\UART_PCB_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_PCB_LOG:BUART:rx_count_2\ and not \UART_PCB_LOG:BUART:rx_count_1\ and not \UART_PCB_LOG:BUART:rx_count_0\));

\UART_PCB_LOG:BUART:rx_state_stop1_reg\\D\ <= (not \UART_PCB_LOG:BUART:rx_state_2\
	OR not \UART_PCB_LOG:BUART:rx_state_3\
	OR \UART_PCB_LOG:BUART:rx_state_0\
	OR \UART_PCB_LOG:BUART:rx_state_1\);

\UART_PCB_LOG:BUART:pollcount_1\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_count_2\ and not \UART_PCB_LOG:BUART:rx_count_1\ and not \UART_PCB_LOG:BUART:pollcount_1\ and Net_9680 and \UART_PCB_LOG:BUART:pollcount_0\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_count_2\ and not \UART_PCB_LOG:BUART:rx_count_1\ and not \UART_PCB_LOG:BUART:pollcount_0\ and \UART_PCB_LOG:BUART:pollcount_1\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_count_2\ and not \UART_PCB_LOG:BUART:rx_count_1\ and not Net_9680 and \UART_PCB_LOG:BUART:pollcount_1\));

\UART_PCB_LOG:BUART:pollcount_0\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_count_2\ and not \UART_PCB_LOG:BUART:rx_count_1\ and not \UART_PCB_LOG:BUART:pollcount_0\ and Net_9680)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_count_2\ and not \UART_PCB_LOG:BUART:rx_count_1\ and not Net_9680 and \UART_PCB_LOG:BUART:pollcount_0\));

\UART_PCB_LOG:BUART:rx_postpoll\ <= ((Net_9680 and \UART_PCB_LOG:BUART:pollcount_0\)
	OR \UART_PCB_LOG:BUART:pollcount_1\);

\UART_PCB_LOG:BUART:rx_status_4\ <= ((\UART_PCB_LOG:BUART:rx_load_fifo\ and \UART_PCB_LOG:BUART:rx_fifofull\));

\UART_PCB_LOG:BUART:rx_status_5\ <= ((\UART_PCB_LOG:BUART:rx_fifonotempty\ and \UART_PCB_LOG:BUART:rx_state_stop1_reg\));

\UART_PCB_LOG:BUART:rx_stop_bit_error\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_0\ and not \UART_PCB_LOG:BUART:pollcount_1\ and not \UART_PCB_LOG:BUART:pollcount_0\ and \UART_PCB_LOG:BUART:rx_bitclk_enable\ and \UART_PCB_LOG:BUART:rx_state_3\ and \UART_PCB_LOG:BUART:rx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_0\ and not \UART_PCB_LOG:BUART:pollcount_1\ and not Net_9680 and \UART_PCB_LOG:BUART:rx_bitclk_enable\ and \UART_PCB_LOG:BUART:rx_state_3\ and \UART_PCB_LOG:BUART:rx_state_2\));

\UART_PCB_LOG:BUART:rx_load_fifo\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_0\ and not \UART_PCB_LOG:BUART:rx_state_2\ and \UART_PCB_LOG:BUART:rx_bitclk_enable\ and \UART_PCB_LOG:BUART:rx_state_3\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_3\ and not \UART_PCB_LOG:BUART:rx_state_2\ and not \UART_PCB_LOG:BUART:rx_count_6\ and not \UART_PCB_LOG:BUART:rx_count_4\ and \UART_PCB_LOG:BUART:rx_state_0\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_3\ and not \UART_PCB_LOG:BUART:rx_state_2\ and not \UART_PCB_LOG:BUART:rx_count_6\ and not \UART_PCB_LOG:BUART:rx_count_5\ and \UART_PCB_LOG:BUART:rx_state_0\));

\UART_PCB_LOG:BUART:rx_state_3\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_2\ and not \UART_PCB_LOG:BUART:rx_count_6\ and not \UART_PCB_LOG:BUART:rx_count_4\ and \UART_PCB_LOG:BUART:rx_state_0\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_2\ and not \UART_PCB_LOG:BUART:rx_count_6\ and not \UART_PCB_LOG:BUART:rx_count_5\ and \UART_PCB_LOG:BUART:rx_state_0\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_bitclk_enable\ and \UART_PCB_LOG:BUART:rx_state_3\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:rx_state_1\ and \UART_PCB_LOG:BUART:rx_state_3\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_2\ and \UART_PCB_LOG:BUART:rx_state_3\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:rx_state_0\ and \UART_PCB_LOG:BUART:rx_state_3\));

\UART_PCB_LOG:BUART:rx_state_2\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_0\ and not \UART_PCB_LOG:BUART:rx_state_3\ and not \UART_PCB_LOG:BUART:rx_state_2\ and not Net_9680 and \UART_PCB_LOG:BUART:rx_last\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_0\ and not \UART_PCB_LOG:BUART:rx_state_2\ and \UART_PCB_LOG:BUART:rx_bitclk_enable\ and \UART_PCB_LOG:BUART:rx_state_3\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_3\ and not \UART_PCB_LOG:BUART:rx_count_6\ and not \UART_PCB_LOG:BUART:rx_count_4\ and \UART_PCB_LOG:BUART:rx_state_0\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_3\ and not \UART_PCB_LOG:BUART:rx_count_6\ and not \UART_PCB_LOG:BUART:rx_count_5\ and \UART_PCB_LOG:BUART:rx_state_0\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_bitclk_enable\ and \UART_PCB_LOG:BUART:rx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:rx_state_1\ and \UART_PCB_LOG:BUART:rx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:rx_state_0\ and \UART_PCB_LOG:BUART:rx_state_2\));

\UART_PCB_LOG:BUART:rx_state_1\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:rx_state_1\));

\UART_PCB_LOG:BUART:rx_state_0\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_3\ and not \UART_PCB_LOG:BUART:pollcount_1\ and not \UART_PCB_LOG:BUART:pollcount_0\ and \UART_PCB_LOG:BUART:rx_bitclk_enable\ and \UART_PCB_LOG:BUART:rx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and not \UART_PCB_LOG:BUART:rx_state_1\ and not \UART_PCB_LOG:BUART:rx_state_3\ and not \UART_PCB_LOG:BUART:pollcount_1\ and not Net_9680 and \UART_PCB_LOG:BUART:rx_bitclk_enable\ and \UART_PCB_LOG:BUART:rx_state_2\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:rx_state_0\ and \UART_PCB_LOG:BUART:rx_count_5\ and \UART_PCB_LOG:BUART:rx_count_4\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:rx_state_0\ and \UART_PCB_LOG:BUART:rx_count_6\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:rx_state_0\ and \UART_PCB_LOG:BUART:rx_state_3\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:rx_state_1\ and \UART_PCB_LOG:BUART:rx_state_0\)
	OR (not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:rx_state_0\ and \UART_PCB_LOG:BUART:rx_state_2\));

\UART_PCB_LOG:BUART:rx_last\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and Net_9680));

\UART_PCB_LOG:BUART:rx_address_detected\\D\ <= ((not \UART_PCB_LOG:BUART:reset_reg\ and \UART_PCB_LOG:BUART:rx_address_detected\));

Clock_Encoder_24Mhz:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fcdd3ded-6e41-43fa-9b26-757315a1e004",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8190,
		dig_domain_out=>open);
Pin_Buzzer:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"45691bfc-15e4-4df9-b2b8-afc83da779ff",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>Net_11627,
		fb=>(tmpFB_0__Pin_Buzzer_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Buzzer_net_0),
		siovref=>(tmpSIOVREF__Pin_Buzzer_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_Buzzer_net_0);
Pin_Backlight:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dc291877-5ef4-493f-bfdc-9e9d90680275",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__Pin_Backlight_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_Backlight_net_0),
		siovref=>(tmpSIOVREF__Pin_Backlight_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_Backlight_net_0);
Pin_OptDec_X_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cd1e4473-325e-4ef6-9562-bd706c20a645",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>Net_7698,
		analog=>(open),
		io=>(tmpIO_0__Pin_OptDec_X_A_net_0),
		siovref=>(tmpSIOVREF__Pin_OptDec_X_A_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_OptDec_X_A_net_0);
LED2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2f229cf4-cb0f-4538-b6fd-5cc63ae3b47d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__LED2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED2_net_0),
		siovref=>(tmpSIOVREF__LED2_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__LED2_net_0);
Pin_OptDec_Z_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fe60eae9-16f8-4acf-acf9-6882b4b652dd",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>Net_13127,
		analog=>(open),
		io=>(tmpIO_0__Pin_OptDec_Z_A_net_0),
		siovref=>(tmpSIOVREF__Pin_OptDec_Z_A_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_OptDec_Z_A_net_0);
Pin_OptDec_Z_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5d42da96-f96c-4936-90d5-a09aefda92c8",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>Net_13129,
		analog=>(open),
		io=>(tmpIO_0__Pin_OptDec_Z_B_net_0),
		siovref=>(tmpSIOVREF__Pin_OptDec_Z_B_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_OptDec_Z_B_net_0);
Pin_CSMotorY:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d3782832-853a-407d-b763-791fc8ec694a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__Pin_CSMotorY_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_CSMotorY_net_0),
		siovref=>(tmpSIOVREF__Pin_CSMotorY_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_CSMotorY_net_0);
Pin_CSMotorZ:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f55e5228-0220-4771-9562-b5f7458733aa",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__Pin_CSMotorZ_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_CSMotorZ_net_0),
		siovref=>(tmpSIOVREF__Pin_CSMotorZ_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_CSMotorZ_net_0);
PWM_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e47ad583-6d1f-4a49-ab0d-b95b36c02599",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_11722,
		dig_domain_out=>open);
Pin_CondenserLED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>Net_11651,
		fb=>(tmpFB_0__Pin_CondenserLED_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_CondenserLED_net_0),
		siovref=>(tmpSIOVREF__Pin_CondenserLED_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_CondenserLED_net_0);
\PWM_CondenserLED:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_11722,
		kill=>Net_7234,
		enable=>tmpOE__Pin_Buzzer_net_0,
		capture=>Net_7234,
		timer_reset=>Net_7234,
		tc=>\PWM_CondenserLED:Net_63\,
		compare=>Net_11651,
		interrupt=>\PWM_CondenserLED:Net_54\);
Pin_CSMotorO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"67c21d57-4f82-467a-80ff-79447ccfb8de",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__Pin_CSMotorO_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_CSMotorO_net_0),
		siovref=>(tmpSIOVREF__Pin_CSMotorO_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_CSMotorO_net_0);
Pin_CSMotorT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"69f89432-d0d0-4413-a3b1-e44687a1a52f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__Pin_CSMotorT_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_CSMotorT_net_0),
		siovref=>(tmpSIOVREF__Pin_CSMotorT_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_CSMotorT_net_0);
Pin_BC_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"948aadf5-79a8-46db-b6ee-0175760d3df2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>Net_11639,
		fb=>(tmpFB_0__Pin_BC_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_BC_LED_net_0),
		siovref=>(tmpSIOVREF__Pin_BC_LED_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_BC_LED_net_0);
\QuadDec_TZ:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10836);
\QuadDec_TZ:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8190,
		enable=>tmpOE__Pin_Buzzer_net_0,
		clock_out=>\QuadDec_TZ:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_TZ:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8190,
		enable=>tmpOE__Pin_Buzzer_net_0,
		clock_out=>\QuadDec_TZ:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_TZ:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_7234,
		clock=>\QuadDec_TZ:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_TZ:Cnt16:CounterUDB:control_7\, \QuadDec_TZ:Cnt16:CounterUDB:control_6\, \QuadDec_TZ:Cnt16:CounterUDB:control_5\, \QuadDec_TZ:Cnt16:CounterUDB:control_4\,
			\QuadDec_TZ:Cnt16:CounterUDB:control_3\, \QuadDec_TZ:Cnt16:CounterUDB:control_2\, \QuadDec_TZ:Cnt16:CounterUDB:control_1\, \QuadDec_TZ:Cnt16:CounterUDB:control_0\));
\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_TZ:Net_1260\,
		clock=>\QuadDec_TZ:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_TZ:Cnt16:CounterUDB:status_6\, \QuadDec_TZ:Cnt16:CounterUDB:status_5\, Net_7234, \QuadDec_TZ:Cnt16:CounterUDB:status_3\,
			\QuadDec_TZ:Cnt16:CounterUDB:status_2\, \QuadDec_TZ:Cnt16:CounterUDB:status_1\, \QuadDec_TZ:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_TZ:Cnt16:Net_43\);
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_7234,
		clk=>\QuadDec_TZ:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_TZ:Net_1251\, \QuadDec_TZ:Cnt16:CounterUDB:count_enable\, \QuadDec_TZ:Cnt16:CounterUDB:reload\),
		route_si=>Net_7234,
		route_ci=>Net_7234,
		f0_load=>Net_7234,
		f1_load=>Net_7234,
		d0_load=>Net_7234,
		d1_load=>Net_7234,
		ce0=>\QuadDec_TZ:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_TZ:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_TZ:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_TZ:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_TZ:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_TZ:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_TZ:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_TZ:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_7234,
		co=>\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>Net_7234,
		sor=>open,
		sil=>\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(Net_7234, Net_7234),
		ceo=>(\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(Net_7234, Net_7234),
		clo=>(\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(Net_7234, Net_7234),
		zo=>(\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(Net_7234, Net_7234),
		fo=>(\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(Net_7234, Net_7234),
		capo=>(\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>Net_7234,
		cfbo=>\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(Net_7234, Net_7234, Net_7234, Net_7234,
			Net_7234, Net_7234, Net_7234, Net_7234),
		po=>open);
\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_7234,
		clk=>\QuadDec_TZ:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_TZ:Net_1251\, \QuadDec_TZ:Cnt16:CounterUDB:count_enable\, \QuadDec_TZ:Cnt16:CounterUDB:reload\),
		route_si=>Net_7234,
		route_ci=>Net_7234,
		f0_load=>Net_7234,
		f1_load=>Net_7234,
		d0_load=>Net_7234,
		d1_load=>Net_7234,
		ce0=>\QuadDec_TZ:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_TZ:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_TZ:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_TZ:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_TZ:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_TZ:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_TZ:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>Net_7234,
		sol=>open,
		msbi=>Net_7234,
		msbo=>\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(Net_7234, Net_7234, Net_7234, Net_7234,
			Net_7234, Net_7234, Net_7234, Net_7234),
		po=>open);
\QuadDec_TZ:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8190,
		enable=>tmpOE__Pin_Buzzer_net_0,
		clock_out=>\QuadDec_TZ:bQuadDec:sync_clock\);
\QuadDec_TZ:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_6384,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:bQuadDec:quad_A_delayed_0\);
\QuadDec_TZ:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:bQuadDec:quad_A_delayed_1\);
\QuadDec_TZ:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:bQuadDec:quad_A_delayed_2\);
\QuadDec_TZ:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_6497,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:bQuadDec:quad_B_delayed_0\);
\QuadDec_TZ:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:bQuadDec:quad_B_delayed_1\);
\QuadDec_TZ:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:bQuadDec:quad_B_delayed_2\);
\QuadDec_TZ:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>Net_7234,
		clock=>\QuadDec_TZ:bQuadDec:sync_clock\,
		status=>(Net_7234, Net_7234, Net_7234, \QuadDec_TZ:bQuadDec:error\,
			\QuadDec_TZ:Net_1260\, \QuadDec_TZ:Net_611\, \QuadDec_TZ:Net_530\),
		interrupt=>Net_10836);
\PWM_Buzzer:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_11722,
		kill=>Net_7234,
		enable=>tmpOE__Pin_Buzzer_net_0,
		capture=>Net_7234,
		timer_reset=>Net_7234,
		tc=>\PWM_Buzzer:Net_63\,
		compare=>Net_11627,
		interrupt=>\PWM_Buzzer:Net_54\);
Pin_OptDec_X_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b93a7a40-ff96-45a4-9db6-3e35350535de",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>Net_7424,
		analog=>(open),
		io=>(tmpIO_0__Pin_OptDec_X_B_net_0),
		siovref=>(tmpSIOVREF__Pin_OptDec_X_B_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_OptDec_X_B_net_0);
Pin_OptDec_Y_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"61ad6aee-0c00-4b42-ae0b-b6e8624d3cec",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>Net_7302,
		analog=>(open),
		io=>(tmpIO_0__Pin_OptDec_Y_A_net_0),
		siovref=>(tmpSIOVREF__Pin_OptDec_Y_A_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_OptDec_Y_A_net_0);
\QuadDec_X:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_8098);
\QuadDec_X:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8190,
		enable=>tmpOE__Pin_Buzzer_net_0,
		clock_out=>\QuadDec_X:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_X:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8190,
		enable=>tmpOE__Pin_Buzzer_net_0,
		clock_out=>\QuadDec_X:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_X:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_7234,
		clock=>\QuadDec_X:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_X:Cnt16:CounterUDB:control_7\, \QuadDec_X:Cnt16:CounterUDB:control_6\, \QuadDec_X:Cnt16:CounterUDB:control_5\, \QuadDec_X:Cnt16:CounterUDB:control_4\,
			\QuadDec_X:Cnt16:CounterUDB:control_3\, \QuadDec_X:Cnt16:CounterUDB:control_2\, \QuadDec_X:Cnt16:CounterUDB:control_1\, \QuadDec_X:Cnt16:CounterUDB:control_0\));
\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_X:Net_1260\,
		clock=>\QuadDec_X:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_X:Cnt16:CounterUDB:status_6\, \QuadDec_X:Cnt16:CounterUDB:status_5\, Net_7234, \QuadDec_X:Cnt16:CounterUDB:status_3\,
			\QuadDec_X:Cnt16:CounterUDB:status_2\, \QuadDec_X:Cnt16:CounterUDB:status_1\, \QuadDec_X:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_X:Cnt16:Net_43\);
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_7234,
		clk=>\QuadDec_X:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_X:Net_1251\, \QuadDec_X:Cnt16:CounterUDB:count_enable\, \QuadDec_X:Cnt16:CounterUDB:reload\),
		route_si=>Net_7234,
		route_ci=>Net_7234,
		f0_load=>Net_7234,
		f1_load=>Net_7234,
		d0_load=>Net_7234,
		d1_load=>Net_7234,
		ce0=>\QuadDec_X:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_X:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_X:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_X:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_X:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_X:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_X:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_X:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_7234,
		co=>\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>Net_7234,
		sor=>open,
		sil=>\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(Net_7234, Net_7234),
		ceo=>(\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(Net_7234, Net_7234),
		clo=>(\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(Net_7234, Net_7234),
		zo=>(\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(Net_7234, Net_7234),
		fo=>(\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(Net_7234, Net_7234),
		capo=>(\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>Net_7234,
		cfbo=>\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(Net_7234, Net_7234, Net_7234, Net_7234,
			Net_7234, Net_7234, Net_7234, Net_7234),
		po=>open);
\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_7234,
		clk=>\QuadDec_X:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_X:Net_1251\, \QuadDec_X:Cnt16:CounterUDB:count_enable\, \QuadDec_X:Cnt16:CounterUDB:reload\),
		route_si=>Net_7234,
		route_ci=>Net_7234,
		f0_load=>Net_7234,
		f1_load=>Net_7234,
		d0_load=>Net_7234,
		d1_load=>Net_7234,
		ce0=>\QuadDec_X:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_X:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_X:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_X:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_X:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_X:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_X:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_X:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>Net_7234,
		sol=>open,
		msbi=>Net_7234,
		msbo=>\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(Net_7234, Net_7234, Net_7234, Net_7234,
			Net_7234, Net_7234, Net_7234, Net_7234),
		po=>open);
\QuadDec_X:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8190,
		enable=>tmpOE__Pin_Buzzer_net_0,
		clock_out=>\QuadDec_X:bQuadDec:sync_clock\);
\QuadDec_X:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_7698,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:bQuadDec:quad_A_delayed_0\);
\QuadDec_X:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_X:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:bQuadDec:quad_A_delayed_1\);
\QuadDec_X:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_X:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:bQuadDec:quad_A_delayed_2\);
\QuadDec_X:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_7424,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:bQuadDec:quad_B_delayed_0\);
\QuadDec_X:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_X:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:bQuadDec:quad_B_delayed_1\);
\QuadDec_X:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_X:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:bQuadDec:quad_B_delayed_2\);
\QuadDec_X:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>Net_7234,
		clock=>\QuadDec_X:bQuadDec:sync_clock\,
		status=>(Net_7234, Net_7234, Net_7234, \QuadDec_X:bQuadDec:error\,
			\QuadDec_X:Net_1260\, \QuadDec_X:Net_611\, \QuadDec_X:Net_530\),
		interrupt=>Net_8098);
\QuadDec_Y:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_7301);
\QuadDec_Y:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8190,
		enable=>tmpOE__Pin_Buzzer_net_0,
		clock_out=>\QuadDec_Y:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_Y:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8190,
		enable=>tmpOE__Pin_Buzzer_net_0,
		clock_out=>\QuadDec_Y:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_Y:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_7234,
		clock=>\QuadDec_Y:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_Y:Cnt16:CounterUDB:control_7\, \QuadDec_Y:Cnt16:CounterUDB:control_6\, \QuadDec_Y:Cnt16:CounterUDB:control_5\, \QuadDec_Y:Cnt16:CounterUDB:control_4\,
			\QuadDec_Y:Cnt16:CounterUDB:control_3\, \QuadDec_Y:Cnt16:CounterUDB:control_2\, \QuadDec_Y:Cnt16:CounterUDB:control_1\, \QuadDec_Y:Cnt16:CounterUDB:control_0\));
\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_Y:Net_1260\,
		clock=>\QuadDec_Y:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_Y:Cnt16:CounterUDB:status_6\, \QuadDec_Y:Cnt16:CounterUDB:status_5\, Net_7234, \QuadDec_Y:Cnt16:CounterUDB:status_3\,
			\QuadDec_Y:Cnt16:CounterUDB:status_2\, \QuadDec_Y:Cnt16:CounterUDB:status_1\, \QuadDec_Y:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_Y:Cnt16:Net_43\);
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_7234,
		clk=>\QuadDec_Y:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_Y:Net_1251\, \QuadDec_Y:Cnt16:CounterUDB:count_enable\, \QuadDec_Y:Cnt16:CounterUDB:reload\),
		route_si=>Net_7234,
		route_ci=>Net_7234,
		f0_load=>Net_7234,
		f1_load=>Net_7234,
		d0_load=>Net_7234,
		d1_load=>Net_7234,
		ce0=>\QuadDec_Y:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_Y:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_Y:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_Y:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_Y:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_Y:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_Y:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_Y:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_7234,
		co=>\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>Net_7234,
		sor=>open,
		sil=>\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(Net_7234, Net_7234),
		ceo=>(\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(Net_7234, Net_7234),
		clo=>(\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(Net_7234, Net_7234),
		zo=>(\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(Net_7234, Net_7234),
		fo=>(\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(Net_7234, Net_7234),
		capo=>(\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>Net_7234,
		cfbo=>\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(Net_7234, Net_7234, Net_7234, Net_7234,
			Net_7234, Net_7234, Net_7234, Net_7234),
		po=>open);
\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_7234,
		clk=>\QuadDec_Y:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_Y:Net_1251\, \QuadDec_Y:Cnt16:CounterUDB:count_enable\, \QuadDec_Y:Cnt16:CounterUDB:reload\),
		route_si=>Net_7234,
		route_ci=>Net_7234,
		f0_load=>Net_7234,
		f1_load=>Net_7234,
		d0_load=>Net_7234,
		d1_load=>Net_7234,
		ce0=>\QuadDec_Y:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_Y:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_Y:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_Y:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_Y:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_Y:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_Y:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>Net_7234,
		sol=>open,
		msbi=>Net_7234,
		msbo=>\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(Net_7234, Net_7234, Net_7234, Net_7234,
			Net_7234, Net_7234, Net_7234, Net_7234),
		po=>open);
\QuadDec_Y:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8190,
		enable=>tmpOE__Pin_Buzzer_net_0,
		clock_out=>\QuadDec_Y:bQuadDec:sync_clock\);
\QuadDec_Y:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_7302,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:bQuadDec:quad_A_delayed_0\);
\QuadDec_Y:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_Y:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:bQuadDec:quad_A_delayed_1\);
\QuadDec_Y:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_Y:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:bQuadDec:quad_A_delayed_2\);
\QuadDec_Y:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_7303,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:bQuadDec:quad_B_delayed_0\);
\QuadDec_Y:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_Y:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:bQuadDec:quad_B_delayed_1\);
\QuadDec_Y:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_Y:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:bQuadDec:quad_B_delayed_2\);
\QuadDec_Y:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>Net_7234,
		clock=>\QuadDec_Y:bQuadDec:sync_clock\,
		status=>(Net_7234, Net_7234, Net_7234, \QuadDec_Y:bQuadDec:error\,
			\QuadDec_Y:Net_1260\, \QuadDec_Y:Net_611\, \QuadDec_Y:Net_530\),
		interrupt=>Net_7301);
\PWM_BarcodeCondenser_LED:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_11722,
		kill=>Net_7234,
		enable=>tmpOE__Pin_Buzzer_net_0,
		capture=>Net_7234,
		timer_reset=>Net_7234,
		tc=>\PWM_BarcodeCondenser_LED:Net_63\,
		compare=>Net_11639,
		interrupt=>\PWM_BarcodeCondenser_LED:Net_54\);
LED3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"665027e0-b68e-48de-ad19-318d83d293af",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__LED3_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED3_net_0),
		siovref=>(tmpSIOVREF__LED3_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__LED3_net_0);
Pin_Encoder_T_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"797bd43c-1264-4878-9ac1-3a5c38b596d0",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>Net_13126,
		analog=>(open),
		io=>(tmpIO_0__Pin_Encoder_T_A_net_0),
		siovref=>(tmpSIOVREF__Pin_Encoder_T_A_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_Encoder_T_A_net_0);
Pin_Encoder_T_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"57b86002-bf19-4448-99e8-ad8156f4cf70",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>Net_10553,
		analog=>(open),
		io=>(tmpIO_0__Pin_Encoder_T_B_net_0),
		siovref=>(tmpSIOVREF__Pin_Encoder_T_B_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_Encoder_T_B_net_0);
Pin_SCK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63ab19bc-e697-416c-9183-cdddcbe04b79",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>Net_6050,
		fb=>(tmpFB_0__Pin_SCK_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_SCK_net_0),
		siovref=>(tmpSIOVREF__Pin_SCK_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_SCK_net_0);
Pin_SDI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"95e7091a-ac91-4506-9b9c-cc36e0d0eb02",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>Net_6749,
		fb=>(tmpFB_0__Pin_SDI_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_SDI_net_0),
		siovref=>(tmpSIOVREF__Pin_SDI_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_SDI_net_0);
Pin_SDO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b45c0b3d-bcdf-426e-bc39-c3ff179ff776",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>Net_6751,
		analog=>(open),
		io=>(tmpIO_0__Pin_SDO_net_0),
		siovref=>(tmpSIOVREF__Pin_SDO_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_SDO_net_0);
\SPIM:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"67246f3f-296a-4699-95a4-5b8d6faec5de/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM:Net_276\,
		dig_domain_out=>open);
\SPIM:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_9515);
\SPIM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM:Net_276\,
		enable=>tmpOE__Pin_Buzzer_net_0,
		clock_out=>\SPIM:BSPIM:clk_fin\);
\SPIM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM:BSPIM:clk_fin\,
		reset=>Net_7234,
		load=>Net_7234,
		enable=>\SPIM:BSPIM:cnt_enable\,
		count=>(\SPIM:BSPIM:count_6\, \SPIM:BSPIM:count_5\, \SPIM:BSPIM:count_4\, \SPIM:BSPIM:count_3\,
			\SPIM:BSPIM:count_2\, \SPIM:BSPIM:count_1\, \SPIM:BSPIM:count_0\),
		tc=>\SPIM:BSPIM:cnt_tc\);
\SPIM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>Net_7234,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(Net_7234, Net_7234, \SPIM:BSPIM:tx_status_4\, \SPIM:BSPIM:load_rx_data\,
			\SPIM:BSPIM:tx_status_2\, \SPIM:BSPIM:tx_status_1\, \SPIM:BSPIM:tx_status_0\),
		interrupt=>Net_9518);
\SPIM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>Net_7234,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(\SPIM:BSPIM:rx_status_6\, \SPIM:BSPIM:rx_status_5\, \SPIM:BSPIM:rx_status_4\, Net_7234,
			Net_7234, Net_7234, Net_7234),
		interrupt=>Net_9515);
\SPIM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_7234,
		clk=>\SPIM:BSPIM:clk_fin\,
		cs_addr=>(\SPIM:BSPIM:state_2\, \SPIM:BSPIM:state_1\, \SPIM:BSPIM:state_0\),
		route_si=>Net_6751,
		route_ci=>Net_7234,
		f0_load=>Net_7234,
		f1_load=>\SPIM:BSPIM:load_rx_data\,
		d0_load=>Net_7234,
		d1_load=>Net_7234,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_7234,
		co=>open,
		sir=>Net_7234,
		sor=>open,
		sil=>Net_7234,
		sol=>open,
		msbi=>Net_7234,
		msbo=>open,
		cei=>(Net_7234, Net_7234),
		ceo=>open,
		cli=>(Net_7234, Net_7234),
		clo=>open,
		zi=>(Net_7234, Net_7234),
		zo=>open,
		fi=>(Net_7234, Net_7234),
		fo=>open,
		capi=>(Net_7234, Net_7234),
		capo=>open,
		cfbi=>Net_7234,
		cfbo=>open,
		pi=>(Net_7234, Net_7234, Net_7234, Net_7234,
			Net_7234, Net_7234, Net_7234, Net_7234),
		po=>open);
\SPIM:TxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_9518);
Pin_CSMotorX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ffde11ee-4288-4949-a73b-d21ff2a85b12",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__Pin_CSMotorX_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_CSMotorX_net_0),
		siovref=>(tmpSIOVREF__Pin_CSMotorX_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_CSMotorX_net_0);
UART_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>Net_6517,
		fb=>(tmpFB_0__UART_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__UART_TX_net_0),
		siovref=>(tmpSIOVREF__UART_TX_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__UART_TX_net_0);
\Encoder_T_Z_Select:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_7234,
		clock=>Net_7234,
		control=>(\Encoder_T_Z_Select:control_7\, \Encoder_T_Z_Select:control_6\, \Encoder_T_Z_Select:control_5\, \Encoder_T_Z_Select:control_4\,
			\Encoder_T_Z_Select:control_3\, \Encoder_T_Z_Select:control_2\, \Encoder_T_Z_Select:control_1\, Net_13130));
\UART_PCB_LOG:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_PCB_LOG:Net_9\,
		dig_domain_out=>open);
\UART_PCB_LOG:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6590);
\UART_PCB_LOG:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_PCB_LOG:Net_9\,
		enable=>tmpOE__Pin_Buzzer_net_0,
		clock_out=>\UART_PCB_LOG:BUART:clock_op\);
\UART_PCB_LOG:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_PCB_LOG:BUART:reset_reg\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		cs_addr=>(\UART_PCB_LOG:BUART:tx_state_1\, \UART_PCB_LOG:BUART:tx_state_0\, \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_7234,
		route_ci=>Net_7234,
		f0_load=>Net_7234,
		f1_load=>Net_7234,
		d0_load=>Net_7234,
		d1_load=>Net_7234,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_PCB_LOG:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_PCB_LOG:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_PCB_LOG:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_7234,
		co=>open,
		sir=>Net_7234,
		sor=>open,
		sil=>Net_7234,
		sol=>open,
		msbi=>Net_7234,
		msbo=>open,
		cei=>(Net_7234, Net_7234),
		ceo=>open,
		cli=>(Net_7234, Net_7234),
		clo=>open,
		zi=>(Net_7234, Net_7234),
		zo=>open,
		fi=>(Net_7234, Net_7234),
		fo=>open,
		capi=>(Net_7234, Net_7234),
		capo=>open,
		cfbi=>Net_7234,
		cfbo=>open,
		pi=>(Net_7234, Net_7234, Net_7234, Net_7234,
			Net_7234, Net_7234, Net_7234, Net_7234),
		po=>open);
\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_PCB_LOG:BUART:reset_reg\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		cs_addr=>(Net_7234, Net_7234, \UART_PCB_LOG:BUART:counter_load_not\),
		route_si=>Net_7234,
		route_ci=>Net_7234,
		f0_load=>Net_7234,
		f1_load=>Net_7234,
		d0_load=>Net_7234,
		d1_load=>Net_7234,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_PCB_LOG:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_PCB_LOG:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_7234,
		co=>open,
		sir=>Net_7234,
		sor=>open,
		sil=>Net_7234,
		sol=>open,
		msbi=>Net_7234,
		msbo=>open,
		cei=>(Net_7234, Net_7234),
		ceo=>open,
		cli=>(Net_7234, Net_7234),
		clo=>open,
		zi=>(Net_7234, Net_7234),
		zo=>open,
		fi=>(Net_7234, Net_7234),
		fo=>open,
		capi=>(Net_7234, Net_7234),
		capo=>open,
		cfbi=>Net_7234,
		cfbo=>open,
		pi=>(Net_7234, Net_7234, Net_7234, Net_7234,
			Net_7234, Net_7234, Net_7234, Net_7234),
		po=>(\UART_PCB_LOG:BUART:sc_out_7\, \UART_PCB_LOG:BUART:sc_out_6\, \UART_PCB_LOG:BUART:sc_out_5\, \UART_PCB_LOG:BUART:sc_out_4\,
			\UART_PCB_LOG:BUART:sc_out_3\, \UART_PCB_LOG:BUART:sc_out_2\, \UART_PCB_LOG:BUART:sc_out_1\, \UART_PCB_LOG:BUART:sc_out_0\));
\UART_PCB_LOG:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_PCB_LOG:BUART:reset_reg\,
		clock=>\UART_PCB_LOG:BUART:clock_op\,
		status=>(Net_7234, Net_7234, Net_7234, \UART_PCB_LOG:BUART:tx_fifo_notfull\,
			\UART_PCB_LOG:BUART:tx_status_2\, \UART_PCB_LOG:BUART:tx_fifo_empty\, \UART_PCB_LOG:BUART:tx_status_0\),
		interrupt=>\UART_PCB_LOG:BUART:tx_interrupt_out\);
\UART_PCB_LOG:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_PCB_LOG:BUART:reset_reg\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		cs_addr=>(\UART_PCB_LOG:BUART:rx_state_1\, \UART_PCB_LOG:BUART:rx_state_0\, \UART_PCB_LOG:BUART:rx_bitclk_enable\),
		route_si=>\UART_PCB_LOG:BUART:rx_postpoll\,
		route_ci=>Net_7234,
		f0_load=>\UART_PCB_LOG:BUART:rx_load_fifo\,
		f1_load=>Net_7234,
		d0_load=>Net_7234,
		d1_load=>Net_7234,
		ce0=>\UART_PCB_LOG:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_PCB_LOG:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_PCB_LOG:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_PCB_LOG:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_PCB_LOG:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_PCB_LOG:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_PCB_LOG:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_7234,
		co=>open,
		sir=>Net_7234,
		sor=>open,
		sil=>Net_7234,
		sol=>open,
		msbi=>Net_7234,
		msbo=>open,
		cei=>(Net_7234, Net_7234),
		ceo=>open,
		cli=>(Net_7234, Net_7234),
		clo=>open,
		zi=>(Net_7234, Net_7234),
		zo=>open,
		fi=>(Net_7234, Net_7234),
		fo=>open,
		capi=>(Net_7234, Net_7234),
		capo=>open,
		cfbi=>Net_7234,
		cfbo=>open,
		pi=>(Net_7234, Net_7234, Net_7234, Net_7234,
			Net_7234, Net_7234, Net_7234, Net_7234),
		po=>open);
\UART_PCB_LOG:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_PCB_LOG:BUART:clock_op\,
		reset=>\UART_PCB_LOG:BUART:reset_reg\,
		load=>\UART_PCB_LOG:BUART:rx_counter_load\,
		enable=>tmpOE__Pin_Buzzer_net_0,
		count=>(\UART_PCB_LOG:BUART:rx_count_6\, \UART_PCB_LOG:BUART:rx_count_5\, \UART_PCB_LOG:BUART:rx_count_4\, \UART_PCB_LOG:BUART:rx_count_3\,
			\UART_PCB_LOG:BUART:rx_count_2\, \UART_PCB_LOG:BUART:rx_count_1\, \UART_PCB_LOG:BUART:rx_count_0\),
		tc=>\UART_PCB_LOG:BUART:rx_count7_tc\);
\UART_PCB_LOG:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_PCB_LOG:BUART:reset_reg\,
		clock=>\UART_PCB_LOG:BUART:clock_op\,
		status=>(Net_7234, \UART_PCB_LOG:BUART:rx_status_5\, \UART_PCB_LOG:BUART:rx_status_4\, \UART_PCB_LOG:BUART:rx_status_3\,
			\UART_PCB_LOG:BUART:rx_status_2\, Net_7234, Net_7234),
		interrupt=>Net_6590);
\USB:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:Net_1010\);
\USB:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(\USB:tmpFB_0__Dm_net_0\),
		analog=>\USB:Net_597\,
		io=>(\USB:tmpIO_0__Dm_net_0\),
		siovref=>(\USB:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>\USB:tmpINTERRUPT_0__Dm_net_0\);
\USB:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(\USB:tmpFB_0__Dp_net_0\),
		analog=>\USB:Net_1000\,
		io=>(\USB:tmpIO_0__Dp_net_0\),
		siovref=>(\USB:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>\USB:Net_1010\);
\USB:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USB:Net_1000\,
		dm=>\USB:Net_597\,
		sof_int=>Net_6696,
		arb_int=>\USB:Net_1889\,
		usb_int=>\USB:Net_1876\,
		ept_int=>(\USB:ep_int_8\, \USB:ep_int_7\, \USB:ep_int_6\, \USB:ep_int_5\,
			\USB:ep_int_4\, \USB:ep_int_3\, \USB:ep_int_2\, \USB:ep_int_1\,
			\USB:ep_int_0\),
		ord_int=>\USB:Net_95\,
		dma_req=>(\USB:dma_request_7\, \USB:dma_request_6\, \USB:dma_request_5\, \USB:dma_request_4\,
			\USB:dma_request_3\, \USB:dma_request_2\, \USB:dma_request_1\, \USB:dma_request_0\),
		dma_termin=>\USB:dma_terminate\);
\USB:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:ep_int_3\);
\USB:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:ep_int_2\);
\USB:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:ep_int_1\);
\USB:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:ep_int_0\);
\USB:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:Net_1876\);
\USB:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USB:Net_1889\);
\USB:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6696);
TMC5160_MotorX_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8b017444-4c2f-4b86-8814-b0acf087e9c6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__TMC5160_MotorX_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__TMC5160_MotorX_EN_net_0),
		siovref=>(tmpSIOVREF__TMC5160_MotorX_EN_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__TMC5160_MotorX_EN_net_0);
TMC5160_MotorY_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0176f56c-ec3d-497e-b889-32d45c789e50",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__TMC5160_MotorY_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__TMC5160_MotorY_EN_net_0),
		siovref=>(tmpSIOVREF__TMC5160_MotorY_EN_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__TMC5160_MotorY_EN_net_0);
TMC5160_MotorZ_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d11a89f1-bba1-4742-8b3e-d695d2363745",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__TMC5160_MotorZ_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__TMC5160_MotorZ_EN_net_0),
		siovref=>(tmpSIOVREF__TMC5160_MotorZ_EN_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__TMC5160_MotorZ_EN_net_0);
TMC5160_MotorT_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6da299c4-583a-4ab9-a18c-c6f948faed17",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__TMC5160_MotorT_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__TMC5160_MotorT_EN_net_0),
		siovref=>(tmpSIOVREF__TMC5160_MotorT_EN_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__TMC5160_MotorT_EN_net_0);
TMC5160_MotorO_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"80153e32-3d5c-464a-b8f9-44e6c7b94461",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__TMC5160_MotorO_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__TMC5160_MotorO_EN_net_0),
		siovref=>(tmpSIOVREF__TMC5160_MotorO_EN_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__TMC5160_MotorO_EN_net_0);
Pin_OptDec_Y_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1fc3f7a1-3bb0-4ee9-ba4e-ac95a257d4ee",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>Net_7303,
		analog=>(open),
		io=>(tmpIO_0__Pin_OptDec_Y_B_net_0),
		siovref=>(tmpSIOVREF__Pin_OptDec_Y_B_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__Pin_OptDec_Y_B_net_0);
UART_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"54e65bb4-f114-4493-a133-6c4c6df2709a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>Net_9680,
		analog=>(open),
		io=>(tmpIO_0__UART_RX_net_0),
		siovref=>(tmpSIOVREF__UART_RX_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__UART_RX_net_0);
LIM_X_L:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"93394446-8606-4707-b884-ae273c65cbc8",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__LIM_X_L_net_0),
		analog=>(open),
		io=>(tmpIO_0__LIM_X_L_net_0),
		siovref=>(tmpSIOVREF__LIM_X_L_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__LIM_X_L_net_0);
LIM_X_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7ba2a341-8cd3-4edf-9821-4cbb9ac7ece7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__LIM_X_R_net_0),
		analog=>(open),
		io=>(tmpIO_0__LIM_X_R_net_0),
		siovref=>(tmpSIOVREF__LIM_X_R_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__LIM_X_R_net_0);
LIM_Y_L:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fc27883e-d334-4c49-8fa8-4a0dd99f4f88",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__LIM_Y_L_net_0),
		analog=>(open),
		io=>(tmpIO_0__LIM_Y_L_net_0),
		siovref=>(tmpSIOVREF__LIM_Y_L_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__LIM_Y_L_net_0);
LIM_Y_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2bac2b8b-e4b4-4f17-8cae-93d67f631335",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__LIM_Y_R_net_0),
		analog=>(open),
		io=>(tmpIO_0__LIM_Y_R_net_0),
		siovref=>(tmpSIOVREF__LIM_Y_R_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__LIM_Y_R_net_0);
LIM_Z_L:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a96f2169-ff08-49c4-8875-c4f92a63f029",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__LIM_Z_L_net_0),
		analog=>(open),
		io=>(tmpIO_0__LIM_Z_L_net_0),
		siovref=>(tmpSIOVREF__LIM_Z_L_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__LIM_Z_L_net_0);
LIM_Z_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1f5c70ac-bab3-4ae5-9952-a35a21435bd9",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__LIM_Z_R_net_0),
		analog=>(open),
		io=>(tmpIO_0__LIM_Z_R_net_0),
		siovref=>(tmpSIOVREF__LIM_Z_R_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__LIM_Z_R_net_0);
LIM_T_L:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"57b193e4-300e-4862-a056-1e1dd1c35260",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__LIM_T_L_net_0),
		analog=>(open),
		io=>(tmpIO_0__LIM_T_L_net_0),
		siovref=>(tmpSIOVREF__LIM_T_L_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__LIM_T_L_net_0);
LIM_T_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1c0b425b-cf05-4c12-8f25-7658ee85cf40",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_Buzzer_net_0),
		y=>(Net_7234),
		fb=>(tmpFB_0__LIM_T_R_net_0),
		analog=>(open),
		io=>(tmpIO_0__LIM_T_R_net_0),
		siovref=>(tmpSIOVREF__LIM_T_R_net_0),
		annotation=>(open),
		in_clock=>Net_7234,
		in_clock_en=>tmpOE__Pin_Buzzer_net_0,
		in_reset=>Net_7234,
		out_clock=>Net_7234,
		out_clock_en=>tmpOE__Pin_Buzzer_net_0,
		out_reset=>Net_7234,
		interrupt=>tmpINTERRUPT_0__LIM_T_R_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\wait_timer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_10,
		kill=>Net_7234,
		enable=>tmpOE__Pin_Buzzer_net_0,
		capture=>Net_7234,
		timer_reset=>Net_7234,
		tc=>Net_13164,
		compare=>\wait_timer:Net_261\,
		interrupt=>\wait_timer:Net_57\);
wait_interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_13164);
\QuadDec_TZ:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:Net_1251\\D\,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:Net_1251\);
\QuadDec_TZ:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_7234,
		clk=>\QuadDec_TZ:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TZ:Cnt16:CounterUDB:prevCapture\);
\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_TZ:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_TZ:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_TZ:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_TZ:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TZ:Net_1275\);
\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_TZ:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\);
\QuadDec_TZ:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_TZ:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TZ:Net_1264\);
\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:Net_1203\,
		clk=>\QuadDec_TZ:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_TZ:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:Net_1203\\D\,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:Net_1203\);
\QuadDec_TZ:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:bQuadDec:quad_A_filt\);
\QuadDec_TZ:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:bQuadDec:quad_B_filt\);
\QuadDec_TZ:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:bQuadDec:state_2\\D\,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:Net_1260\);
\QuadDec_TZ:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:bQuadDec:state_3\\D\,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:bQuadDec:error\);
\QuadDec_TZ:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:bQuadDec:state_1\\D\,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:bQuadDec:state_1\);
\QuadDec_TZ:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_TZ:bQuadDec:state_0\\D\,
		clk=>\QuadDec_TZ:bQuadDec:sync_clock\,
		q=>\QuadDec_TZ:bQuadDec:state_0\);
\QuadDec_X:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_X:Net_1251\\D\,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:Net_1251\);
\QuadDec_X:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_7234,
		clk=>\QuadDec_X:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_X:Cnt16:CounterUDB:prevCapture\);
\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_X:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_X:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_X:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_X:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_X:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_X:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_X:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_X:Net_1275\);
\QuadDec_X:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_X:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_X:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_X:Cnt16:CounterUDB:prevCompare\);
\QuadDec_X:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_X:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_X:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_X:Net_1264\);
\QuadDec_X:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_X:Net_1203\,
		clk=>\QuadDec_X:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_X:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_X:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_X:Net_1203\\D\,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:Net_1203\);
\QuadDec_X:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_X:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:bQuadDec:quad_A_filt\);
\QuadDec_X:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_X:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:bQuadDec:quad_B_filt\);
\QuadDec_X:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_X:bQuadDec:state_2\\D\,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:Net_1260\);
\QuadDec_X:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_X:bQuadDec:state_3\\D\,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:bQuadDec:error\);
\QuadDec_X:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_X:bQuadDec:state_1\\D\,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:bQuadDec:state_1\);
\QuadDec_X:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_X:bQuadDec:state_0\\D\,
		clk=>\QuadDec_X:bQuadDec:sync_clock\,
		q=>\QuadDec_X:bQuadDec:state_0\);
\QuadDec_Y:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_Y:Net_1251\\D\,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:Net_1251\);
\QuadDec_Y:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_7234,
		clk=>\QuadDec_Y:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Y:Cnt16:CounterUDB:prevCapture\);
\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_Y:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_Y:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_Y:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_Y:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_Y:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_Y:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_Y:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Y:Net_1275\);
\QuadDec_Y:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_Y:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Y:Cnt16:CounterUDB:prevCompare\);
\QuadDec_Y:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_Y:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Y:Net_1264\);
\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_Y:Net_1203\,
		clk=>\QuadDec_Y:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_Y:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_Y:Net_1203\\D\,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:Net_1203\);
\QuadDec_Y:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_Y:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:bQuadDec:quad_A_filt\);
\QuadDec_Y:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_Y:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:bQuadDec:quad_B_filt\);
\QuadDec_Y:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_Y:bQuadDec:state_2\\D\,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:Net_1260\);
\QuadDec_Y:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_Y:bQuadDec:state_3\\D\,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:bQuadDec:error\);
\QuadDec_Y:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_Y:bQuadDec:state_1\\D\,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:bQuadDec:state_1\);
\QuadDec_Y:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_Y:bQuadDec:state_0\\D\,
		clk=>\QuadDec_Y:bQuadDec:sync_clock\,
		q=>\QuadDec_Y:bQuadDec:state_0\);
Net_6050:cy_dff
	PORT MAP(d=>Net_6050D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_6050);
\SPIM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>Net_7234,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:so_send_reg\);
\SPIM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_reg\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_6749);
\SPIM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_2\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_2\);
\SPIM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_1\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_1\);
\SPIM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_0\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_0\);
Net_9517:cy_dff
	PORT MAP(d=>Net_9517D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_9517);
\SPIM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>Net_7234,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_pre_reg\);
\SPIM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_cond\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:load_cond\);
\SPIM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_rx_data\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:dpcounter_one_reg\);
\SPIM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_from_dp\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_from_dp_reg\);
\SPIM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>Net_7234,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:ld_ident\);
\SPIM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:cnt_enable\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:cnt_enable\);
\UART_PCB_LOG:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_7234,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:reset_reg\);
\UART_PCB_LOG:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:txn\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:txn\);
\UART_PCB_LOG:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:tx_state_1\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:tx_state_1\);
\UART_PCB_LOG:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:tx_state_0\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:tx_state_0\);
\UART_PCB_LOG:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:tx_state_2\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:tx_state_2\);
Net_6585:cy_dff
	PORT MAP(d=>Net_6585D,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>Net_6585);
\UART_PCB_LOG:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:tx_bitclk\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:tx_bitclk\);
\UART_PCB_LOG:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:tx_ctrl_mark_last\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:tx_ctrl_mark_last\);
\UART_PCB_LOG:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:tx_mark\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:tx_mark\);
\UART_PCB_LOG:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:tx_parity_bit\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:tx_parity_bit\);
\UART_PCB_LOG:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_state_1\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_state_1\);
\UART_PCB_LOG:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_state_0\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_state_0\);
\UART_PCB_LOG:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_load_fifo\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_load_fifo\);
\UART_PCB_LOG:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_state_3\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_state_3\);
\UART_PCB_LOG:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_state_2\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_state_2\);
\UART_PCB_LOG:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_bitclk_pre\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_bitclk_enable\);
\UART_PCB_LOG:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_state_stop1_reg\);
\UART_PCB_LOG:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:pollcount_1\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:pollcount_1\);
\UART_PCB_LOG:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:pollcount_0\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:pollcount_0\);
\UART_PCB_LOG:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_7234,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_markspace_status\);
\UART_PCB_LOG:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_7234,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_status_2\);
\UART_PCB_LOG:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_status_3\);
\UART_PCB_LOG:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_7234,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_addr_match_status\);
\UART_PCB_LOG:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_markspace_pre\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_markspace_pre\);
\UART_PCB_LOG:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_parity_error_pre\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_parity_error_pre\);
\UART_PCB_LOG:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_7234,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_break_status\);
\UART_PCB_LOG:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_address_detected\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_address_detected\);
\UART_PCB_LOG:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_last\\D\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_last\);
\UART_PCB_LOG:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_PCB_LOG:BUART:rx_parity_bit\,
		clk=>\UART_PCB_LOG:BUART:clock_op\,
		q=>\UART_PCB_LOG:BUART:rx_parity_bit\);

END R_T_L;
