==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part zynq 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-2'
INFO: [HLS 200-1510] Running: create_clock -period 3.3 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -L /home/kedhar/opencv_installation/xilinx-opencv/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d -argv  /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../data/128x128.png  
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.58 seconds. CPU system time: 0.7 seconds. Elapsed time: 9.62 seconds; current allocated memory: 0.094 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 190.234 MB.
INFO: [HLS 200-10] Analyzing design file '/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_reshape' is ignored (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_video_mem.hpp:759:47)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1141:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1411:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_axi_sdata.h:29:45)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_axi_sdata.h:42:23)
WARNING: [HLS 207-5292] unused parameter 'src' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter 'borderType' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:632:50)
WARNING: [HLS 207-5292] unused parameter 'matrix' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:42:33)
WARNING: [HLS 207-5292] unused parameter 'matrix' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:54:24)
WARNING: [HLS 207-5292] unused parameter 'matrix' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:68:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.3 seconds. CPU system time: 0.71 seconds. Elapsed time: 9.51 seconds; current allocated memory: 197.500 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 8,369 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,004 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 777 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 774 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 740 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 702 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 670 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 670 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 670 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 658 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 630 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 630 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 630 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 648 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 686 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/customconv_ked.prj/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 128, 128, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::borderInterpolate(int, int, int)' into 'void xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, short (*) [3], unsigned char, unsigned short, unsigned short)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:723:25)
INFO: [HLS 214-131] Inlining function 'xf::cv::borderInterpolate(int, int, int)' into 'void xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, short (*) [3], unsigned char, unsigned short, unsigned short)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:778:29)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)' into 'Filter2d_accel(ap_uint<8>*, short*, unsigned char, ap_uint<8>*, ap_uint<8>*, int, int)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:109:46)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)' into 'Filter2d_accel(ap_uint<8>*, short*, unsigned char, ap_uint<8>*, ap_uint<8>*, int, int)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:110:49)
INFO: [HLS 214-377] Adding 'imgOutput' into disaggregation list because there's stream pragma applied on the struct field (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'imgInput' into disaggregation list because there's stream pragma applied on the struct field (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:468:5)
INFO: [HLS 214-210] Disaggregating variable 'imgOutput' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:110:49)
INFO: [HLS 214-210] Disaggregating variable 'imgInput' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:109:46)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_726_1' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:726:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_727_2' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:727:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_730_3' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:730:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_777_7' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:777:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_766_6' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:766:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_762_5' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:762:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_747_4' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:747:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_595_1' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:595:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_599_2' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:599:27)
INFO: [HLS 214-291] Loop 'FILTER_LOOP_WIDTH' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:601:13)
WARNING: [HLS 214-398] Updating loop upper bound from 128 to 1 for loop 'MMIterInLoop1' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1017:9) in function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream'. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1011:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_726_1' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:726:31) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_727_2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:727:35) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 2 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_730_3' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:730:31) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_777_7' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:777:35) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_766_6' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:766:39) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_762_5' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:762:39) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_747_4' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:747:39) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' completely with a factor of 2 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_595_1' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:595:23) in function 'xf::cv::xFApplyFilter2D<0, 0, 3, 3, 1>' completely with a factor of 1 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:578:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_599_2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:599:27) in function 'xf::cv::xFApplyFilter2D<0, 0, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:578:0)
INFO: [HLS 214-186] Unrolling loop 'FILTER_LOOP_WIDTH' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:601:13) in function 'xf::cv::xFApplyFilter2D<0, 0, 3, 3, 1>' completely with a factor of 3 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:578:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::addrbound(int, int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, int, int, int, int)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1011:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Array2xfMat(ap_uint<8>*, xf::cv::Mat<0, 128, 128, 1, 2>&, int)' into 'void xf::cv::Array2xfMat<8, 0, 128, 128, 1, 2>(ap_uint<8>*, xf::cv::Mat<0, 128, 128, 1, 2>&, int)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_utility.hpp:834:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 128, 128, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, short (*) [3], unsigned char, unsigned short, unsigned short)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 128, 128, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 128, 128, 1, 2>&, short (*) [3], unsigned char, unsigned short, unsigned short)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:666:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::xfMat2Array(xf::cv::Mat<0, 128, 128, 1, 2>&, ap_uint<8>*, int)' into 'void xf::cv::xfMat2Array<8, 0, 128, 128, 1, 2, 1>(xf::cv::Mat<0, 128, 128, 1, 2>&, ap_uint<8>*, int)' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_utility.hpp:824:0)
INFO: [HLS 214-248] Applying array_partition to 'src_kernel_win': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:673:38)
INFO: [HLS 214-248] Applying array_partition to 'k_buf': Complete partitioning on dimension 1. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:675:46)
INFO: [HLS 214-248] Applying array_partition to 'col_buf': Complete partitioning on dimension 1. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:680:46)
INFO: [HLS 214-248] Applying array_partition to 'lfilter': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:830:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_10_2> at /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_835_2> at /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835:27 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_3' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:15:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_4' is marked as complete unroll implied by the pipeline pragma (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_3' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:15:30) in function 'pool_gpt' completely with a factor of 2 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_4' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34) in function 'pool_gpt' completely with a factor of 2 (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:3:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_1021_1'(/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021:21) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021:21)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 16 in loop 'VITIS_LOOP_834_1'(/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'MMIterOutLoop2'(/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379:9)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'VITIS_LOOP_9_1'(/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9:21) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9:21)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.73 seconds. Elapsed time: 9.13 seconds; current allocated memory: 199.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 199.855 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 202.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1067: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 205.230 MB.
WARNING: [HLS 200-805] An internal stream 'ldata' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1143) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1420) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2Mat' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1115:5), detected/extracted 3 process function(s): 
	 'entry_proc5'
	 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2Mat' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1143:5), detected/extracted 2 process function(s): 
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2Mat'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::Mat2AxiStream' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1353:5), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::last_blk_pxl_width.1'
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::Mat2Axi' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1420:5), detected/extracted 5 process function(s): 
	 'entry_proc6'
	 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::addrbound'
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::Mat2Axi_Block_entry24_proc'
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter2d_accel' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:89:1), detected/extracted 6 process function(s): 
	 'entry_proc7'
	 'Block_entry1_proc'
	 'xf::cv::Array2xfMat<8, 0, 128, 128, 1, 2>'
	 'xf::cv::filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>'
	 'xf::cv::xfMat2Array<8, 0, 128, 128, 1, 2, 1>'
	 'pool_gpt'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:715:9) to (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:738:41) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:774:21) to (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:783:25) in function 'xf::cv::xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:631:1) in function 'xf::cv::xFApplyFilter2D<0, 0, 3, 3, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1331:26) in function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::MatStream2AxiStream<2>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1066:25) to (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1073:13) in function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1064:40) to (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1084:17) in function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::cv::xFApplyFilter2D<0, 0, 3, 3, 1>' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:583:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 231.578 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_834_1'(/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20) and 'VITIS_LOOP_835_2'(/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:835:27) in function 'xf::cv::filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_834_1' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834:20) in function 'xf::cv::filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1301:9) in function 'xf::cv::MMIterOut<8, 0, 128, 128, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9:21) in function 'pool_gpt'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:675).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.1' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:675).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:675).
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AxiStream2MatStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process MatStream2AxiStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process Array2xfMat<8, 0, 128, 128, 1, 2> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process xfMat2Array<8, 0, 128, 128, 1, 2, 1> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process pool_gpt has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.51 seconds; current allocated memory: 515.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter2d_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow' to 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>' to 'AxiStream2MatStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<8, 0, 128, 128, 1, 2>' to 'Array2xfMat_8_0_128_128_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFApplyFilter2D<0, 0, 3, 3, 1>' to 'xFApplyFilter2D_0_0_3_3_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFFilter2Dkernel<0, 0, 128, 128, 0, 0, 1, 2, 2, 1, 1, 128, 3, 3, 1>' to 'xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'filter2D<0, 3, 3, 0, 0, 128, 128, 1, 2, 2>' to 'filter2D_0_3_3_0_0_128_128_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'last_blk_pxl_width.1' to 'last_blk_pxl_width_1'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol' to 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>' to 'MatStream2AxiStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<8, 0, 128, 128, 1, 2, 1>' to 'xfMat2Array_8_0_128_128_1_2_1_s'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' on 'mul_rows_cols', which is not an operation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 516.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 516.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 516.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 516.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1021_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1021_1'
WARNING: [HLS 200-871] Estimated clock period (4.133 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' consists of the following:
	'store' operation 0 bit ('c_write_ln1015', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1015->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155) of constant 0 on local variable 'c', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1015->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155 [11]  (1.298 ns)
	'load' operation 15 bit ('c', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155) on local variable 'c', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1015->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155 [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1021', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155) [15]  (1.536 ns)
	'store' operation 0 bit ('c_write_ln1015', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1015->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155) of variable 'c', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1021->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155 on local variable 'c', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1015->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155 [25]  (1.298 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 517.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 517.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.835 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'Axi2AxiStream' consists of the following:
	'call' operation 0 bit ('_ln1012', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1012->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155) to 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' [27]  (2.835 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 518.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 518.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 518.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 518.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 518.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 518.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
WARNING: [HLS 200-880] The II Violation in module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' (loop 'MMIterInLoopRow'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation 32 bit ('j', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1086) and 'icmp' operation 1 bit ('bLast', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1059).
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 519.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 519.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.269 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'AxiStream2MatStream_2_s' consists of the following:
	'mul' operation 32 bit ('bound', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1052) [14]  (3.269 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 519.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 519.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 519.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 519.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.545 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'Axi2Mat' consists of the following:
	wire read operation ('cols_read') on port 'cols' [6]  (0.000 ns)
	'call' operation 0 bit ('_ln1155', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1155) to 'Axi2AxiStream' [21]  (2.545 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 519.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 519.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_8_0_128_128_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.545 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'Array2xfMat_8_0_128_128_1_2_s' consists of the following:
	wire read operation ('srcPtr_read') on port 'srcPtr' [11]  (0.000 ns)
	'call' operation 0 bit ('_ln1235', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1235->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_utility.hpp:836) to 'Axi2Mat' [17]  (2.545 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 520.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 520.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_834_1_VITIS_LOOP_835_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_834_1_VITIS_LOOP_835_2'
WARNING: [HLS 200-871] Estimated clock period (3.593 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [27]  (1.298 ns)
	'load' operation 4 bit ('indvar_flatten_load', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834) on local variable 'indvar_flatten' [32]  (0.000 ns)
	'add' operation 4 bit ('add_ln834', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834) [34]  (0.997 ns)
	'store' operation 0 bit ('indvar_flatten_write_ln834', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834) of variable 'add_ln834', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:834 on local variable 'indvar_flatten' [84]  (1.298 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 521.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 521.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFApplyFilter2D_0_0_3_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln607_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln607_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln607_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln607) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'xFApplyFilter2D<0, 0, 3, 3, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, function 'xFApplyFilter2D<0, 0, 3, 3, 1>'
WARNING: [HLS 200-871] Estimated clock period (2.665 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'xFApplyFilter2D_0_0_3_3_1_s' consists of the following:
	'ashr' operation 32 bit ('tmp_sum', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:611) [91]  (2.665 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 521.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 521.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFilter2Dkernel_Pipeline_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, loop 'COL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (3.635 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'xFFilter2Dkernel_Pipeline_COL_LOOP' consists of the following:
	'store' operation 0 bit ('j_write_ln701', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701) of constant 0 on local variable 'j', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701 [72]  (1.298 ns)
	'load' operation 16 bit ('j', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:721) on local variable 'j', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:701 [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln794', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:794) [154]  (1.536 ns)
	'and' operation 1 bit ('and_ln794', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/imgproc/xf_custom_convolution.hpp:794) [155]  (0.800 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 523.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 523.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 524.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 524.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter2D_0_3_3_0_0_128_128_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 524.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 524.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 524.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 524.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.545 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'addrbound' consists of the following:
	'mul' operation 15 bit ('mul_rows_cols', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:949->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421->/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1421) [7]  (2.545 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 525.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 525.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 525.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 525.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 525.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 525.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 525.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 525.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
WARNING: [HLS 200-880] The II Violation in module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' (loop 'MMIterOutRow_MMIterOutCol'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation 4 bit ('filled_next', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1333) and 'icmp' operation 1 bit ('icmp_ln1324', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1324).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 526.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 526.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 526.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 526.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 526.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 526.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
WARNING: [HLS 200-871] Estimated clock period (2.835 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' consists of the following:
	'store' operation 0 bit ('i_write_ln1376', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1376) of constant 0 on local variable 'i', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1376 [10]  (1.298 ns)
	'load' operation 15 bit ('i', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379) on local variable 'i', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1376 [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1379', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379) [14]  (1.536 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 527.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 527.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 527.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 527.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 527.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 527.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_8_0_128_128_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 528.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 528.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [HLS 200-880] The II Violation in module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation 7 bit ('add_ln10', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10) and 'icmp' operation 1 bit ('icmp_ln10', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10).
WARNING: [HLS 200-885] The II Violation in module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'): Unable to schedule bus read operation ('input_val', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'): Unable to schedule bus read operation ('input_val', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
WARNING: [HLS 200-871] Estimated clock period (3.422 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' consists of the following:
	'store' operation 0 bit ('x_write_ln10', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10) of constant 0 on local variable 'x', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10 [14]  (1.298 ns)
	'load' operation 7 bit ('x_load', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10) on local variable 'x', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln10', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10) [27]  (1.316 ns)
	'select' operation 7 bit ('select_ln9', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9) [28]  (0.808 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 528.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 528.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_gpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 529.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 529.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.545 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
WARNING: [HLS 200-1016] The critical path in module 'Filter2d_accel' consists of the following:
	'call' operation 128 bit ('call_ret', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:112) to 'Block_entry1_proc' [69]  (0.000 ns)
	'call' operation 0 bit ('_ln115', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:115) to 'Array2xfMat<8, 0, 128, 128, 1, 2>' [74]  (2.545 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO imgOutput_rows_channel (from Block_entry1_proc_U0 to xfMat2Array_8_0_128_128_1_2_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO imgOutput_cols_channel (from Block_entry1_proc_U0 to xfMat2Array_8_0_128_128_1_2_1_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 529.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 529.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 529.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 529.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' pipeline 'VITIS_LOOP_1021_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 530.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_15s_15s_15_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 531.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 532.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 532.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' pipeline 'MMIterInLoopRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'lshr_8ns_3ns_8_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_8ns_3ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 534.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 536.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(Filter2d_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(Filter2d_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(Filter2d_accel_fifo_w4_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 537.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(Filter2d_accel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(Filter2d_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(Filter2d_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Mat_U0_U(Filter2d_accel_start_for_AxiStream2Mat_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 538.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_8_0_128_128_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_8_0_128_128_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 539.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2' pipeline 'VITIS_LOOP_834_1_VITIS_LOOP_835_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter2D_Pipeline_VITIS_LOOP_834_1_VITIS_LOOP_835_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 540.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFApplyFilter2D_0_0_3_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ashr_32s_8ns_32_7_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24s_25_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_25s_26_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_26s_27_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_27s_28_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFApplyFilter2D_0_0_3_3_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 542.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFilter2Dkernel_Pipeline_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFFilter2Dkernel_Pipeline_COL_LOOP' pipeline 'COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFilter2Dkernel_Pipeline_COL_LOOP'.
INFO: [RTMG 210-278] Implementing memory 'Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP_k_buf_RAM_AUTO_2R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 546.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFFilter2Dkernel_0_0_128_128_0_0_1_2_2_1_1_128_3_3_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 549.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter2D_0_3_3_0_0_128_128_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter2D_0_3_3_0_0_128_128_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 552.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 553.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_15s_15s_15_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 553.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_entry24_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 553.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 554.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 554.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' pipeline 'MMIterOutRow_MMIterOutCol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'lshr_8ns_8ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_8ns_3ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'shl_8ns_4ns_8_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 555.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 557.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d2_S' is changed to 'fifo_w4_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(Filter2d_accel_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(Filter2d_accel_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(Filter2d_accel_fifo_w4_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 558.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' pipeline 'MMIterOutLoop2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 559.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(Filter2d_accel_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(Filter2d_accel_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'axibound_U(Filter2d_accel_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(Filter2d_accel_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 561.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_8_0_128_128_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_8_0_128_128_1_2_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 562.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2/m_axi_gmem3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'add_64ns_64ns_64_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 563.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_gpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_gpt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 565.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter2d_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/img_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/shift' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/conv_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/maxpool_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter2d_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter2d_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'shift', 'rows', 'cols' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'img_in', 'filter', 'conv_out' and 'maxpool_out' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter2d_accel'.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_c11_U(Filter2d_accel_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxpool_out_c_U(Filter2d_accel_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_channel_U(Filter2d_accel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_channel_U(Filter2d_accel_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c12_channel_U(Filter2d_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c13_channel_U(Filter2d_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_data_U(Filter2d_accel_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(Filter2d_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(Filter2d_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_data_U(Filter2d_accel_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out_c_U(Filter2d_accel_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 569.094 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.55 seconds; current allocated memory: 571.227 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.28 seconds; current allocated memory: 586.988 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Filter2d_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Filter2d_accel.
INFO: [HLS 200-789] **** Estimated Fmax: 241.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25.41 seconds. CPU system time: 2.3 seconds. Elapsed time: 32.17 seconds; current allocated memory: 397.875 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file customconv_ked.prj/sol1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 319.22 seconds. CPU system time: 28.72 seconds. Elapsed time: 356.02 seconds; current allocated memory: 11.707 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file customconv_ked.prj/sol1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 356.57 seconds. CPU system time: 43.63 seconds. Elapsed time: 617.27 seconds; current allocated memory: 9.477 MB.
