#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 28 23:43:51 2021
# Process ID: 42600
# Current directory: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22264 C:\Users\andre\Desktop\BAKUP_RL_SERIO\PFRL_pizzamiglio_prisciantelli\project_reti_logiche_DEFINITIVO\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/vivado.log
# Journal file: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.812 ; gain = 0.000
update_compile_order -fileset sources_1
report_timing
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg484-1
Top: project_reti_logiche
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1443.480 ; gain = 269.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:30]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:255' bound to instance 'DATAPATH0' of component 'datapath' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:86]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:277]
INFO: [Synth 8-3491] module 'reg_1_bit' declared at 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:479' bound to instance 'PHASE_REG' of component 'reg_1_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:365]
INFO: [Synth 8-638] synthesizing module 'reg_1_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:488]
INFO: [Synth 8-256] done synthesizing module 'reg_1_bit' (1#1) [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:488]
INFO: [Synth 8-3491] module 'reg_8_bit' declared at 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:515' bound to instance 'N_COL_REG' of component 'reg_8_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:372]
INFO: [Synth 8-638] synthesizing module 'reg_8_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:525]
INFO: [Synth 8-256] done synthesizing module 'reg_8_bit' (2#1) [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:525]
INFO: [Synth 8-3491] module 'reg_16_bit' declared at 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:626' bound to instance 'SIZE_REG' of component 'reg_16_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:382]
INFO: [Synth 8-638] synthesizing module 'reg_16_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:636]
INFO: [Synth 8-256] done synthesizing module 'reg_16_bit' (3#1) [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:636]
INFO: [Synth 8-3491] module 'counter_16_bit' declared at 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:692' bound to instance 'PIXEL_COUNTER' of component 'counter_16_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:390]
INFO: [Synth 8-638] synthesizing module 'counter_16_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:701]
INFO: [Synth 8-256] done synthesizing module 'counter_16_bit' (4#1) [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:701]
INFO: [Synth 8-3491] module 'mux_4_1_16_bit' declared at 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:663' bound to instance 'ADDRESS_MUX' of component 'mux_4_1_16_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:403]
INFO: [Synth 8-638] synthesizing module 'mux_4_1_16_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:674]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1_16_bit' (5#1) [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:674]
INFO: [Synth 8-3491] module 'reg_8_bit' declared at 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:515' bound to instance 'MAX_VALUE_REG' of component 'reg_8_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:414]
INFO: [Synth 8-3491] module 'reg_8_bit_h' declared at 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:552' bound to instance 'MIN_VALUE_REG' of component 'reg_8_bit_h' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:424]
INFO: [Synth 8-638] synthesizing module 'reg_8_bit_h' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:562]
INFO: [Synth 8-256] done synthesizing module 'reg_8_bit_h' (6#1) [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:562]
INFO: [Synth 8-3491] module 'reg_9_bit' declared at 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:589' bound to instance 'SHIFT_MULT_REG' of component 'reg_9_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:459]
INFO: [Synth 8-638] synthesizing module 'reg_9_bit' [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:599]
INFO: [Synth 8-256] done synthesizing module 'reg_9_bit' (7#1) [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:599]
INFO: [Synth 8-256] done synthesizing module 'datapath' (8#1) [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:277]
WARNING: [Synth 8-614] signal 'phase_flag' is read in the process but is not in the sensitivity list [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (9#1) [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1483.391 ; gain = 309.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1483.391 ; gain = 309.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1483.391 ; gain = 309.754
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1483.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1603.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 1754.527 ; gain = 580.891
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1754.527 ; gain = 739.715
report_timing
ERROR: [Elaboration 18-496] report_timing: 'report_timing' is not supported pre-synthesis. Please open a synthesized design (or synthesize the current design) and rerun this command.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1754.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2413.180 ; gain = 472.156
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 662600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.336 ; gain = 80.059
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2496.336 ; gain = 741.809
run all
Note: TEST 3
Time: 1097600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 1532600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 1532600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
report_utilization
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 28 23:46:20 2021
| Host         : DESKTOP-D7FT5L0 running 64-bit major release  (build 9200)
| Command      : report_utilization
| Design       : project_reti_logiche
| Device       : 7a200tfbg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  243 |     0 |    134600 |  0.18 |
|   LUT as Logic          |  243 |     0 |    134600 |  0.18 |
|   LUT as Memory         |    0 |     0 |     46200 |  0.00 |
| Slice Registers         |   77 |     0 |    269200 |  0.03 |
|   Register as Flip Flop |   77 |     0 |    269200 |  0.03 |
|   Register as Latch     |    0 |     0 |    269200 |  0.00 |
| F7 Muxes                |    0 |     0 |     67300 |  0.00 |
| F8 Muxes                |    0 |     0 |     33650 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 8     |          Yes |           - |          Set |
| 58    |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 10    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       365 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       365 |  0.00 |
|   RAMB18       |    0 |     0 |       730 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       740 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   38 |     0 |       285 | 13.33 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        10 |  0.00 |
| PHASER_REF                  |    0 |     0 |        10 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        40 |  0.00 |
| IN_FIFO                     |    0 |     0 |        40 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        10 |  0.00 |
| IBUFDS                      |    0 |     0 |       274 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        40 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        40 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       500 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    0 |     0 |        10 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        10 |  0.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        40 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     |  103 |                 LUT |
| LUT2     |   87 |                 LUT |
| LUT4     |   60 |                 LUT |
| FDCE     |   58 |        Flop & Latch |
| CARRY4   |   40 |          CarryLogic |
| LUT5     |   30 |                 LUT |
| OBUF     |   27 |                  IO |
| LUT3     |   23 |                 LUT |
| IBUF     |   11 |                  IO |
| FDRE     |   10 |        Flop & Latch |
| FDPE     |    8 |        Flop & Latch |
| LUT1     |    1 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 28 23:46:34 2021
| Host         : DESKTOP-D7FT5L0 running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             93.801ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 3.186ns (52.393%)  route 2.895ns (47.607%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 102.100 - 100.000 ) 
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
                         IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.744    i_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     1.840 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, unplaced)        0.584     2.424    DATAPATH0/N_COL_REG/CLK
                         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.880 r  DATAPATH0/N_COL_REG/data_reg[3]/Q
                         net (fo=16, unplaced)        0.860     3.740    DATAPATH0/N_COL_REG/A[3]
                         LUT6 (Prop_lut6_I1_O)        0.295     4.035 r  DATAPATH0/N_COL_REG/multOp__30_carry_i_1/O
                         net (fo=2, unplaced)         0.460     4.495    DATAPATH0/N_COL_REG/data_reg[3]_0[2]
                         LUT5 (Prop_lut5_I0_O)        0.124     4.619 r  DATAPATH0/N_COL_REG/multOp__30_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.619    DATAPATH0/N_COL_REG_n_22
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.020 r  DATAPATH0/multOp__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.029    DATAPATH0/multOp__30_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.377 r  DATAPATH0/multOp__30_carry__0/O[1]
                         net (fo=3, unplaced)         0.629     6.006    DATAPATH0/N_COL_REG/multOp__60_carry__1_i_8_0[1]
                         LUT4 (Prop_lut4_I2_O)        0.332     6.338 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, unplaced)         0.430     6.768    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
                         LUT4 (Prop_lut4_I0_O)        0.153     6.921 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, unplaced)         0.507     7.428    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
                         LUT5 (Prop_lut5_I0_O)        0.327     7.755 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, unplaced)         0.000     7.755    DATAPATH0/N_COL_REG_n_48
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.156 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.156    DATAPATH0/multOp__60_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.270 r  DATAPATH0/multOp__60_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     8.270    DATAPATH0/multOp__60_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.505 r  DATAPATH0/multOp__60_carry__2/O[0]
                         net (fo=1, unplaced)         0.000     8.505    DATAPATH0/SIZE_REG/D[14]
                         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
                                                      0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
                         IBUF (Prop_ibuf_I_O)         0.811   100.811 r  i_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760   101.570    i_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091   101.661 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, unplaced)        0.439   102.100    DATAPATH0/SIZE_REG/CLK
                         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/C
                         clock pessimism              0.178   102.279    
                         clock uncertainty           -0.035   102.243    
                         FDCE (Setup_fdce_C_D)        0.062   102.305    DATAPATH0/SIZE_REG/data_reg[15]
  -------------------------------------------------------------------
                         required time                        102.305    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 93.801    




open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2727.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2916.691 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2916.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2916.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.789 ; gain = 271.504
report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 28 23:47:43 2021
| Host         : DESKTOP-D7FT5L0 running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             91.685ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 3.091ns (37.156%)  route 5.228ns (62.844%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.843     5.081    DATAPATH0/N_COL_REG/CLK
    SLICE_X7Y134         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  DATAPATH0/N_COL_REG/data_reg[1]/Q
                         net (fo=19, routed)          1.140     6.677    DATAPATH0/N_COL_REG/A[1]
    SLICE_X8Y135         LUT6 (Prop_lut6_I4_O)        0.124     6.801 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_4/O
                         net (fo=2, routed)           1.252     8.053    DATAPATH0/N_COL_REG/data_reg[6]_0[0]
    SLICE_X5Y135         LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.177    DATAPATH0/N_COL_REG_n_38
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.709 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.709    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.043 r  DATAPATH0/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.974    10.017    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[1]
    SLICE_X6Y136         LUT4 (Prop_lut4_I2_O)        0.303    10.320 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10/O
                         net (fo=2, routed)           1.050    11.370    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_10_n_0
    SLICE_X4Y134         LUT4 (Prop_lut4_I1_O)        0.153    11.523 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.811    12.335    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y134         LUT5 (Prop_lut5_I0_O)        0.327    12.662 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.662    DATAPATH0/N_COL_REG_n_48
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.063 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.063    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  DATAPATH0/multOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.177    DATAPATH0/multOp__60_carry__1_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.400 r  DATAPATH0/multOp__60_carry__2/O[0]
                         net (fo=1, routed)           0.000    13.400    DATAPATH0/SIZE_REG/D[14]
    SLICE_X4Y136         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726   104.717    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y136         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/C
                         clock pessimism              0.340   105.058    
                         clock uncertainty           -0.035   105.022    
    SLICE_X4Y136         FDCE (Setup_fdce_C_D)        0.062   105.084    DATAPATH0/SIZE_REG/data_reg[15]
  -------------------------------------------------------------------
                         required time                        105.084    
                         arrival time                         -13.400    
  -------------------------------------------------------------------
                         slack                                 91.685    




report_utilization
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 28 23:47:49 2021
| Host         : DESKTOP-D7FT5L0 running 64-bit major release  (build 9200)
| Command      : report_utilization
| Design       : project_reti_logiche
| Device       : 7a200tfbg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  241 |     0 |    134600 |  0.18 |
|   LUT as Logic          |  241 |     0 |    134600 |  0.18 |
|   LUT as Memory         |    0 |     0 |     46200 |  0.00 |
| Slice Registers         |   77 |     0 |    269200 |  0.03 |
|   Register as Flip Flop |   77 |     0 |    269200 |  0.03 |
|   Register as Latch     |    0 |     0 |    269200 |  0.00 |
| F7 Muxes                |    0 |     0 |     67300 |  0.00 |
| F8 Muxes                |    0 |     0 |     33650 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 8     |          Yes |           - |          Set |
| 58    |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 10    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   75 |     0 |     33650 |  0.22 |
|   SLICEL                                   |   51 |     0 |           |       |
|   SLICEM                                   |   24 |     0 |           |       |
| LUT as Logic                               |  241 |     0 |    134600 |  0.18 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  178 |       |           |       |
|   using O5 and O6                          |   63 |       |           |       |
| LUT as Memory                              |    0 |     0 |     46200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |   77 |     0 |    269200 |  0.03 |
|   Register driven from within the Slice    |   67 |       |           |       |
|   Register driven from outside the Slice   |   10 |       |           |       |
|     LUT in front of the register is unused |    1 |       |           |       |
|     LUT in front of the register is used   |    9 |       |           |       |
| Unique Control Sets                        |    6 |       |     33650 |  0.02 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       365 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       365 |  0.00 |
|   RAMB18       |    0 |     0 |       730 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       740 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   38 |     0 |       285 | 13.33 |
|   IOB Master Pads           |   18 |       |           |       |
|   IOB Slave Pads            |   19 |       |           |       |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        10 |  0.00 |
| PHASER_REF                  |    0 |     0 |        10 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        40 |  0.00 |
| IN_FIFO                     |    0 |     0 |        40 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        10 |  0.00 |
| IBUFDS                      |    0 |     0 |       274 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        40 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        40 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       500 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    0 |     0 |        10 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        10 |  0.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        40 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     |  103 |                 LUT |
| LUT2     |   87 |                 LUT |
| LUT4     |   60 |                 LUT |
| FDCE     |   58 |        Flop & Latch |
| CARRY4   |   40 |          CarryLogic |
| LUT5     |   30 |                 LUT |
| OBUF     |   27 |                  IO |
| LUT3     |   23 |                 LUT |
| IBUF     |   11 |                  IO |
| FDRE     |   10 |        Flop & Latch |
| FDPE     |    8 |        Flop & Latch |
| LUT1     |    1 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3027.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3029.934 ; gain = 2.176
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 3029.934 ; gain = 2.176
run all
Note: TEST 2
Time: 504602600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 848357600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 848357600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3030.891 ; gain = 0.957
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3219.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3240.117 ; gain = 20.352
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 3240.117 ; gain = 28.371
run all
Note: TEST 2
Time: 983642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 1967057600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 2950472600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 3933887600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 4917302600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 5900717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 6884132600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 7867547600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 8850962600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 9834377600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 9834377600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 3240.332 ; gain = 0.215
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3242.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3242.781 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 917600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 3242.781 ; gain = 0.000
run all
Note: TEST 4
Time: 1262600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 1607600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 1952600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 2297600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 2642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 2987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 3332600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 3677600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 3677600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 3242.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 3242.781 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 572600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 3242.781 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3242.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3242.797 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 662600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3242.797 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 3242.797 ; gain = 0.000
run all
Note: TEST 3
Time: 1097600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 1532600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 1967600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 2402600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 2837600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 3272600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 3707600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 4142600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 11
Time: 4577600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 12
Time: 5012600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 13
Time: 5447600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 14
Time: 5882600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 15
Time: 6317600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 16
Time: 6752600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 17
Time: 7187600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 18
Time: 7622600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 19
Time: 8057600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 20
Time: 8492600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 21
Time: 8927600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 22
Time: 9362600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 23
Time: 9797600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 24
Time: 10232600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 25
Time: 10667600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 26
Time: 11102600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 27
Time: 11537600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 28
Time: 11972600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 29
Time: 12407600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 30
Time: 12842600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 31
Time: 13277600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 32
Time: 13712600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 33
Time: 14147600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 34
Time: 14582600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 35
Time: 15017600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 36
Time: 15452600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 37
Time: 15887600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 38
Time: 16322600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 39
Time: 16757600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 40
Time: 17192600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 41
Time: 17627600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 42
Time: 18062600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 43
Time: 18497600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 44
Time: 18932600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 45
Time: 19367600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 46
Time: 19802600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 47
Time: 20237600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 48
Time: 20672600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 49
Time: 21107600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 50
Time: 21542600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 51
Time: 21977600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 52
Time: 22412600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 53
Time: 22847600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 54
Time: 23282600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 55
Time: 23717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 56
Time: 24152600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 57
Time: 24587600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 58
Time: 25022600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 59
Time: 25457600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 60
Time: 25892600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 61
Time: 26327600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 62
Time: 26762600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 63
Time: 27197600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 64
Time: 27632600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 65
Time: 28067600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 66
Time: 28502600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 67
Time: 28937600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 68
Time: 29372600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 69
Time: 29807600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 70
Time: 30242600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 71
Time: 30677600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 72
Time: 31112600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 73
Time: 31547600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 74
Time: 31982600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 75
Time: 32417600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 76
Time: 32852600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 77
Time: 33287600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 78
Time: 33722600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 79
Time: 34157600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 80
Time: 34592600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 81
Time: 35027600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 82
Time: 35462600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 83
Time: 35897600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 84
Time: 36332600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 85
Time: 36767600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 86
Time: 37202600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 87
Time: 37637600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 88
Time: 38072600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 89
Time: 38507600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 90
Time: 38942600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 91
Time: 39377600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 92
Time: 39812600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 93
Time: 40247600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 94
Time: 40682600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 95
Time: 41117600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 96
Time: 41552600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 97
Time: 41987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 98
Time: 42422600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 99
Time: 42857600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 100
Time: 43292600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 101
Time: 43727600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 102
Time: 44162600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 103
Time: 44597600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 104
Time: 45032600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 105
Time: 45467600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 106
Time: 45902600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 107
Time: 46337600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 108
Time: 46772600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 109
Time: 47207600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 110
Time: 47642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 111
Time: 48077600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 112
Time: 48512600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 113
Time: 48947600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 114
Time: 49382600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 115
Time: 49817600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 116
Time: 50252600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 117
Time: 50687600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 118
Time: 51122600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 119
Time: 51557600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 120
Time: 51992600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 121
Time: 52427600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 122
Time: 52862600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 123
Time: 53297600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 124
Time: 53732600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 125
Time: 54167600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 126
Time: 54602600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 127
Time: 55037600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 128
Time: 55472600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 129
Time: 55907600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 130
Time: 56342600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 131
Time: 56777600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 132
Time: 57212600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 133
Time: 57647600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 134
Time: 58082600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 135
Time: 58517600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 136
Time: 58952600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 137
Time: 59387600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 138
Time: 59822600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 139
Time: 60257600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 140
Time: 60692600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 141
Time: 61127600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 142
Time: 61562600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 143
Time: 61997600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 144
Time: 62432600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 145
Time: 62867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 146
Time: 63302600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 147
Time: 63737600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 148
Time: 64172600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 149
Time: 64607600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 150
Time: 65042600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 151
Time: 65477600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 152
Time: 65912600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 153
Time: 66347600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 154
Time: 66782600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 155
Time: 67217600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 156
Time: 67652600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 157
Time: 68087600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 158
Time: 68522600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 159
Time: 68957600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 160
Time: 69392600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 161
Time: 69827600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 162
Time: 70262600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 163
Time: 70697600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 164
Time: 71132600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 165
Time: 71567600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 166
Time: 72002600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 167
Time: 72437600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 168
Time: 72872600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 169
Time: 73307600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 170
Time: 73742600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 171
Time: 74177600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 172
Time: 74612600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 173
Time: 75047600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 174
Time: 75482600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 175
Time: 75917600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 176
Time: 76352600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 177
Time: 76787600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 178
Time: 77222600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 179
Time: 77657600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 180
Time: 78092600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 181
Time: 78527600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 182
Time: 78962600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 183
Time: 79397600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 184
Time: 79832600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 185
Time: 80267600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 186
Time: 80702600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 187
Time: 81137600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 188
Time: 81572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 189
Time: 82007600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 190
Time: 82442600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 191
Time: 82877600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 192
Time: 83312600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 193
Time: 83747600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 194
Time: 84182600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 195
Time: 84617600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 196
Time: 85052600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 197
Time: 85487600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 198
Time: 85922600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 199
Time: 86357600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 200
Time: 86792600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 201
Time: 87227600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 202
Time: 87662600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 203
Time: 88097600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 204
Time: 88532600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 205
Time: 88967600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 206
Time: 89402600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 207
Time: 89837600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 208
Time: 90272600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 209
Time: 90707600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 210
Time: 91142600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 211
Time: 91577600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 212
Time: 92012600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 213
Time: 92447600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 214
Time: 92882600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 215
Time: 93317600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 216
Time: 93752600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 217
Time: 94187600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 218
Time: 94622600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 219
Time: 95057600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 220
Time: 95492600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 221
Time: 95927600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 222
Time: 96362600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 223
Time: 96797600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 224
Time: 97232600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 225
Time: 97667600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 226
Time: 98102600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 227
Time: 98537600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 228
Time: 98972600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 229
Time: 99407600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 230
Time: 99842600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 231
Time: 100277600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 232
Time: 100712600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 233
Time: 101147600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 234
Time: 101582600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 235
Time: 102017600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 236
Time: 102452600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 237
Time: 102887600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 238
Time: 103322600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 239
Time: 103757600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 240
Time: 104192600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 241
Time: 104627600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 242
Time: 105062600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 243
Time: 105497600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 244
Time: 105932600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 245
Time: 106367600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 246
Time: 106802600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 247
Time: 107237600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 248
Time: 107672600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 249
Time: 108107600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 250
Time: 108542600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 251
Time: 108977600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 252
Time: 109412600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 253
Time: 109847600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 254
Time: 110282600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 255
Time: 110717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 256
Time: 111152600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 257
Time: 111587600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 258
Time: 112022600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 259
Time: 112457600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 260
Time: 112892600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 261
Time: 113327600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 262
Time: 113762600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 263
Time: 114197600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 264
Time: 114632600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 265
Time: 115067600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 266
Time: 115502600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 267
Time: 115937600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 268
Time: 116372600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 269
Time: 116807600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 270
Time: 117242600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 271
Time: 117677600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 272
Time: 118112600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 273
Time: 118547600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 274
Time: 118982600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 275
Time: 119417600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 276
Time: 119852600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 277
Time: 120287600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 278
Time: 120722600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 279
Time: 121157600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 280
Time: 121592600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 281
Time: 122027600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 282
Time: 122462600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 283
Time: 122897600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 284
Time: 123332600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 285
Time: 123767600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 286
Time: 124202600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 287
Time: 124637600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 288
Time: 125072600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 289
Time: 125507600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 290
Time: 125942600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 291
Time: 126377600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 292
Time: 126812600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 293
Time: 127247600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 294
Time: 127682600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 295
Time: 128117600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 296
Time: 128552600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 297
Time: 128987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 298
Time: 129422600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 299
Time: 129857600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 300
Time: 130292600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 301
Time: 130727600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 302
Time: 131162600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 303
Time: 131597600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 304
Time: 132032600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 305
Time: 132467600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 306
Time: 132902600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 307
Time: 133337600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 308
Time: 133772600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 309
Time: 134207600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 310
Time: 134642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 311
Time: 135077600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 312
Time: 135512600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 313
Time: 135947600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 314
Time: 136382600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 315
Time: 136817600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 316
Time: 137252600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 317
Time: 137687600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 318
Time: 138122600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 319
Time: 138557600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 320
Time: 138992600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 321
Time: 139427600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 322
Time: 139862600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 323
Time: 140297600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 324
Time: 140732600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 325
Time: 141167600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 326
Time: 141602600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 327
Time: 142037600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 328
Time: 142472600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 329
Time: 142907600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 330
Time: 143342600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 331
Time: 143777600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 332
Time: 144212600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 333
Time: 144647600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 334
Time: 145082600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 335
Time: 145517600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 336
Time: 145952600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 337
Time: 146387600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 338
Time: 146822600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 339
Time: 147257600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 340
Time: 147692600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 341
Time: 148127600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 342
Time: 148562600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 343
Time: 148997600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 344
Time: 149432600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 345
Time: 149867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 346
Time: 150302600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 347
Time: 150737600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 348
Time: 151172600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 349
Time: 151607600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 350
Time: 152042600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 351
Time: 152477600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 352
Time: 152912600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 353
Time: 153347600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 354
Time: 153782600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 355
Time: 154217600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 356
Time: 154652600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 357
Time: 155087600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 358
Time: 155522600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 359
Time: 155957600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 360
Time: 156392600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 361
Time: 156827600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 362
Time: 157262600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 363
Time: 157697600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 364
Time: 158132600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 365
Time: 158567600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 366
Time: 159002600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 367
Time: 159437600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 368
Time: 159872600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 369
Time: 160307600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 370
Time: 160742600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 371
Time: 161177600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 372
Time: 161612600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 373
Time: 162047600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 374
Time: 162482600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 375
Time: 162917600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 376
Time: 163352600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 377
Time: 163787600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 378
Time: 164222600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 379
Time: 164657600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 380
Time: 165092600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 381
Time: 165527600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 382
Time: 165962600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 383
Time: 166397600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 384
Time: 166832600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 385
Time: 167267600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 386
Time: 167702600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 387
Time: 168137600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 388
Time: 168572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 389
Time: 169007600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 390
Time: 169442600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 391
Time: 169877600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 392
Time: 170312600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 393
Time: 170747600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 394
Time: 171182600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 395
Time: 171617600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 396
Time: 172052600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 397
Time: 172487600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 398
Time: 172922600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 399
Time: 173357600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 400
Time: 173792600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 401
Time: 174227600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 402
Time: 174662600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 403
Time: 175097600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 404
Time: 175532600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 405
Time: 175967600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 406
Time: 176402600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 407
Time: 176837600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 408
Time: 177272600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 409
Time: 177707600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 410
Time: 178142600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 411
Time: 178577600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 412
Time: 179012600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 413
Time: 179447600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 414
Time: 179882600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 415
Time: 180317600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 416
Time: 180752600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 417
Time: 181187600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 418
Time: 181622600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 419
Time: 182057600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 420
Time: 182492600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 421
Time: 182927600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 422
Time: 183362600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 423
Time: 183797600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 424
Time: 184232600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 425
Time: 184667600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 426
Time: 185102600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 427
Time: 185537600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 428
Time: 185972600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 429
Time: 186407600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 430
Time: 186842600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 431
Time: 187277600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 432
Time: 187712600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 433
Time: 188147600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 434
Time: 188582600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 435
Time: 189017600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 436
Time: 189452600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 437
Time: 189887600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 438
Time: 190322600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 439
Time: 190757600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 440
Time: 191192600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 441
Time: 191627600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 442
Time: 192062600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 443
Time: 192497600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 444
Time: 192932600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 445
Time: 193367600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 446
Time: 193802600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 447
Time: 194237600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 448
Time: 194672600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 449
Time: 195107600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 450
Time: 195542600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 451
Time: 195977600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 452
Time: 196412600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 453
Time: 196847600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 454
Time: 197282600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 455
Time: 197717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 456
Time: 198152600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 457
Time: 198587600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 458
Time: 199022600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 459
Time: 199457600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 460
Time: 199892600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 461
Time: 200327600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 462
Time: 200762600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 463
Time: 201197600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 464
Time: 201632600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 465
Time: 202067600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 466
Time: 202502600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 467
Time: 202937600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 468
Time: 203372600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 469
Time: 203807600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 470
Time: 204242600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 471
Time: 204677600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 472
Time: 205112600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 473
Time: 205547600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 474
Time: 205982600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 475
Time: 206417600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 476
Time: 206852600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 477
Time: 207287600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 478
Time: 207722600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 479
Time: 208157600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 480
Time: 208592600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 481
Time: 209027600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 482
Time: 209462600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 483
Time: 209897600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 484
Time: 210332600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 485
Time: 210767600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 486
Time: 211202600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 487
Time: 211637600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 488
Time: 212072600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 489
Time: 212507600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 490
Time: 212942600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 491
Time: 213377600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 492
Time: 213812600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 493
Time: 214247600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 494
Time: 214682600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 495
Time: 215117600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 496
Time: 215552600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 497
Time: 215987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 498
Time: 216422600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 499
Time: 216857600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 500
Time: 217292600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 217727600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 217727600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3244.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3244.156 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 572600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 3244.156 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3244.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3244.559 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 3244.559 ; gain = 0.000
run all
Failure: Simulation Ended!
Time: 983642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 983642600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3247.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3247.672 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3247.672 ; gain = 0.000
run all
Failure: Simulation Ended!
Time: 983642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 983642600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3247.672 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3247.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3247.672 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3247.672 ; gain = 0.000
run all
Failure: Simulation Ended!
Time: 983642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 983642600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3247.672 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3247.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3247.672 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 3247.672 ; gain = 0.000
run all
Failure: Simulation Ended!
Time: 983642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 983642600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3247.672 ; gain = 0.000
run all
Note: TEST 2
Time: 983872600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Error: File C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/05_ram_data.txt is already at the end of file, nothing to read
Time: 983887500 ps  Iteration: 1  Process: /project_tb/MEM  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Warning: TEXTIO function READ: line is empty
Time: 983887500 ps  Iteration: 1  Process: /project_tb/MEM  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
ERROR: File C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/05_ram_data.txt could not be opened.
Time: 983887500 ps  Iteration: 1  Process: /project_tb/MEM
  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd

HDL Line: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd:81
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3247.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3247.672 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 3247.672 ; gain = 0.000
run all
Failure: Simulation Ended!
Time: 983642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 983642600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3252.102 ; gain = 4.430
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3252.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3252.102 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 3252.102 ; gain = 0.000
run all
Failure: Simulation Ended!
Time: 983642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 983642600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3252.289 ; gain = 0.188
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3252.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3252.355 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 917600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 3252.355 ; gain = 0.000
run all
Note: TEST 4
Time: 1262600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 1607600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 1952600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 2297600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 2642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 2987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 3332600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 3677600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 3677600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3252.812 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3252.812 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 3252.812 ; gain = 0.000
run all
Note: TEST 2
Time: 983642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 1967057600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 2950472600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 3933887600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 4917302600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 5900717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 6884132600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 7867547600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 8850962600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 9834377600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 9834377600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 3252.812 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3253.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3253.094 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 3253.094 ; gain = 0.000
run all
Note: TEST 2
Time: 983642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 1967057600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 2950472600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 3933887600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 4917302600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 5900717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 6884132600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 7867547600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 8850962600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 9834377600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 9834377600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:57 . Memory (MB): peak = 3253.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3253.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3253.227 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 3253.227 ; gain = 0.000
run all
Note: TEST 2
Time: 983642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 1967057600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 2950472600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 3933887600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 4917302600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 5900717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 6884132600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 7867547600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 8850962600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 9834377600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 9834377600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:11 ; elapsed = 00:01:19 . Memory (MB): peak = 3253.227 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3258.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3258.316 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 3258.316 ; gain = 0.000
run all
Note: TEST 2
Time: 983642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 1967057600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 2950472600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 3933887600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 4917302600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 5900717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 6884132600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 7867547600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 8850962600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 9834377600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 9834377600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:53 . Memory (MB): peak = 3258.316 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3258.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3258.316 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3258.316 ; gain = 0.000
run all
Note: TEST 2
Time: 983642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 1967057600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 2950472600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 3933887600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 4917302600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 5900717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 6884132600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 7867547600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 8850962600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 9834377600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 9834377600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:14 ; elapsed = 00:01:46 . Memory (MB): peak = 3266.238 ; gain = 7.922
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3266.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3266.238 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 3266.238 ; gain = 0.000
run all
Note: TEST 2
Time: 152402600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 161297600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 596912600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 679967600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 896582600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 932657600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 945992600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 1080767600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 1156742600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 1216457600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 1216457600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 3266.238 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3266.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3266.672 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3266.672 ; gain = 0.000
run all
Note: TEST 2
Time: 1982600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 173717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 763772600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 773147600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 956222600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 1150517600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 1201292600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 1849667600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 2194082600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 2493737600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 2493737600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3266.672 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3266.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3266.773 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 662600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3266.773 ; gain = 0.000
run all
Note: TEST 3
Time: 1097600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 1532600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 1967600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 2402600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 2837600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 3272600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 3707600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 4142600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 11
Time: 4577600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 12
Time: 5012600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 13
Time: 5447600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 14
Time: 5882600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 15
Time: 6317600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 16
Time: 6752600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 17
Time: 7187600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 18
Time: 7622600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 19
Time: 8057600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 20
Time: 8492600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 21
Time: 8927600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 22
Time: 9362600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 23
Time: 9797600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 24
Time: 10232600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 25
Time: 10667600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 26
Time: 11102600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 27
Time: 11537600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 28
Time: 11972600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 29
Time: 12407600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 30
Time: 12842600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 31
Time: 13277600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 32
Time: 13712600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 33
Time: 14147600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 34
Time: 14582600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 35
Time: 15017600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 36
Time: 15452600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 37
Time: 15887600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 38
Time: 16322600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 39
Time: 16757600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 40
Time: 17192600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 41
Time: 17627600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 42
Time: 18062600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 43
Time: 18497600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 44
Time: 18932600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 45
Time: 19367600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 46
Time: 19802600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 47
Time: 20237600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 48
Time: 20672600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 49
Time: 21107600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 50
Time: 21542600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 51
Time: 21977600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 52
Time: 22412600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 53
Time: 22847600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 54
Time: 23282600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 55
Time: 23717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 56
Time: 24152600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 57
Time: 24587600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 58
Time: 25022600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 59
Time: 25457600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 60
Time: 25892600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 61
Time: 26327600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 62
Time: 26762600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 63
Time: 27197600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 64
Time: 27632600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 65
Time: 28067600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 66
Time: 28502600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 67
Time: 28937600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 68
Time: 29372600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 69
Time: 29807600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 70
Time: 30242600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 71
Time: 30677600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 72
Time: 31112600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 73
Time: 31547600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 74
Time: 31982600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 75
Time: 32417600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 76
Time: 32852600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 77
Time: 33287600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 78
Time: 33722600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 79
Time: 34157600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 80
Time: 34592600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 81
Time: 35027600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 82
Time: 35462600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 83
Time: 35897600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 84
Time: 36332600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 85
Time: 36767600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 86
Time: 37202600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 87
Time: 37637600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 88
Time: 38072600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 89
Time: 38507600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 90
Time: 38942600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 91
Time: 39377600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 92
Time: 39812600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 93
Time: 40247600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 94
Time: 40682600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 95
Time: 41117600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 96
Time: 41552600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 97
Time: 41987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 98
Time: 42422600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 99
Time: 42857600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 100
Time: 43292600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 101
Time: 43727600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 102
Time: 44162600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 103
Time: 44597600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 104
Time: 45032600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 105
Time: 45467600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 106
Time: 45902600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 107
Time: 46337600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 108
Time: 46772600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 109
Time: 47207600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 110
Time: 47642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 111
Time: 48077600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 112
Time: 48512600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 113
Time: 48947600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 114
Time: 49382600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 115
Time: 49817600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 116
Time: 50252600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 117
Time: 50687600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 118
Time: 51122600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 119
Time: 51557600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 120
Time: 51992600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 121
Time: 52427600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 122
Time: 52862600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 123
Time: 53297600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 124
Time: 53732600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 125
Time: 54167600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 126
Time: 54602600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 127
Time: 55037600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 128
Time: 55472600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 129
Time: 55907600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 130
Time: 56342600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 131
Time: 56777600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 132
Time: 57212600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 133
Time: 57647600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 134
Time: 58082600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 135
Time: 58517600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 136
Time: 58952600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 137
Time: 59387600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 138
Time: 59822600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 139
Time: 60257600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 140
Time: 60692600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 141
Time: 61127600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 142
Time: 61562600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 143
Time: 61997600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 144
Time: 62432600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 145
Time: 62867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 146
Time: 63302600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 147
Time: 63737600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 148
Time: 64172600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 149
Time: 64607600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 150
Time: 65042600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 151
Time: 65477600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 152
Time: 65912600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 153
Time: 66347600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 154
Time: 66782600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 155
Time: 67217600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 156
Time: 67652600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 157
Time: 68087600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 158
Time: 68522600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 159
Time: 68957600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 160
Time: 69392600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 161
Time: 69827600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 162
Time: 70262600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 163
Time: 70697600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 164
Time: 71132600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 165
Time: 71567600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 166
Time: 72002600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 167
Time: 72437600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 168
Time: 72872600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 169
Time: 73307600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 170
Time: 73742600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 171
Time: 74177600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 172
Time: 74612600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 173
Time: 75047600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 174
Time: 75482600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 175
Time: 75917600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 176
Time: 76352600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 177
Time: 76787600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 178
Time: 77222600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 179
Time: 77657600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 180
Time: 78092600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 181
Time: 78527600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 182
Time: 78962600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 183
Time: 79397600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 184
Time: 79832600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 185
Time: 80267600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 186
Time: 80702600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 187
Time: 81137600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 188
Time: 81572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 189
Time: 82007600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 190
Time: 82442600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 191
Time: 82877600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 192
Time: 83312600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 193
Time: 83747600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 194
Time: 84182600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 195
Time: 84617600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 196
Time: 85052600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 197
Time: 85487600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 198
Time: 85922600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 199
Time: 86357600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 200
Time: 86792600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 201
Time: 87227600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 202
Time: 87662600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 203
Time: 88097600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 204
Time: 88532600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 205
Time: 88967600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 206
Time: 89402600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 207
Time: 89837600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 208
Time: 90272600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 209
Time: 90707600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 210
Time: 91142600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 211
Time: 91577600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 212
Time: 92012600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 213
Time: 92447600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 214
Time: 92882600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 215
Time: 93317600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 216
Time: 93752600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 217
Time: 94187600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 218
Time: 94622600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 219
Time: 95057600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 220
Time: 95492600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 221
Time: 95927600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 222
Time: 96362600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 223
Time: 96797600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 224
Time: 97232600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 225
Time: 97667600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 226
Time: 98102600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 227
Time: 98537600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 228
Time: 98972600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 229
Time: 99407600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 230
Time: 99842600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 231
Time: 100277600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 232
Time: 100712600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 233
Time: 101147600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 234
Time: 101582600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 235
Time: 102017600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 236
Time: 102452600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 237
Time: 102887600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 238
Time: 103322600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 239
Time: 103757600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 240
Time: 104192600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 241
Time: 104627600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 242
Time: 105062600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 243
Time: 105497600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 244
Time: 105932600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 245
Time: 106367600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 246
Time: 106802600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 247
Time: 107237600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 248
Time: 107672600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 249
Time: 108107600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 250
Time: 108542600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 251
Time: 108977600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 252
Time: 109412600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 253
Time: 109847600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 254
Time: 110282600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 255
Time: 110717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 256
Time: 111152600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 257
Time: 111587600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 258
Time: 112022600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 259
Time: 112457600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 260
Time: 112892600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 261
Time: 113327600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 262
Time: 113762600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 263
Time: 114197600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 264
Time: 114632600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 265
Time: 115067600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 266
Time: 115502600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 267
Time: 115937600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 268
Time: 116372600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 269
Time: 116807600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 270
Time: 117242600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 271
Time: 117677600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 272
Time: 118112600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 273
Time: 118547600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 274
Time: 118982600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 275
Time: 119417600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 276
Time: 119852600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 277
Time: 120287600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 278
Time: 120722600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 279
Time: 121157600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 280
Time: 121592600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 281
Time: 122027600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 282
Time: 122462600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 283
Time: 122897600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 284
Time: 123332600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 285
Time: 123767600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 286
Time: 124202600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 287
Time: 124637600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 288
Time: 125072600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 289
Time: 125507600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 290
Time: 125942600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 291
Time: 126377600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 292
Time: 126812600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 293
Time: 127247600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 294
Time: 127682600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 295
Time: 128117600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 296
Time: 128552600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 297
Time: 128987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 298
Time: 129422600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 299
Time: 129857600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 300
Time: 130292600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 301
Time: 130727600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 302
Time: 131162600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 303
Time: 131597600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 304
Time: 132032600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 305
Time: 132467600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 306
Time: 132902600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 307
Time: 133337600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 308
Time: 133772600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 309
Time: 134207600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 310
Time: 134642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 311
Time: 135077600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 312
Time: 135512600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 313
Time: 135947600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 314
Time: 136382600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 315
Time: 136817600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 316
Time: 137252600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 317
Time: 137687600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 318
Time: 138122600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 319
Time: 138557600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 320
Time: 138992600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 321
Time: 139427600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 322
Time: 139862600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 323
Time: 140297600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 324
Time: 140732600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 325
Time: 141167600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 326
Time: 141602600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 327
Time: 142037600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 328
Time: 142472600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 329
Time: 142907600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 330
Time: 143342600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 331
Time: 143777600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 332
Time: 144212600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 333
Time: 144647600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 334
Time: 145082600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 335
Time: 145517600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 336
Time: 145952600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 337
Time: 146387600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 338
Time: 146822600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 339
Time: 147257600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 340
Time: 147692600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 341
Time: 148127600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 342
Time: 148562600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 343
Time: 148997600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 344
Time: 149432600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 345
Time: 149867600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 346
Time: 150302600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 347
Time: 150737600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 348
Time: 151172600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 349
Time: 151607600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 350
Time: 152042600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 351
Time: 152477600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 352
Time: 152912600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 353
Time: 153347600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 354
Time: 153782600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 355
Time: 154217600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 356
Time: 154652600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 357
Time: 155087600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 358
Time: 155522600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 359
Time: 155957600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 360
Time: 156392600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 361
Time: 156827600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 362
Time: 157262600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 363
Time: 157697600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 364
Time: 158132600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 365
Time: 158567600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 366
Time: 159002600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 367
Time: 159437600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 368
Time: 159872600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 369
Time: 160307600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 370
Time: 160742600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 371
Time: 161177600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 372
Time: 161612600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 373
Time: 162047600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 374
Time: 162482600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 375
Time: 162917600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 376
Time: 163352600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 377
Time: 163787600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 378
Time: 164222600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 379
Time: 164657600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 380
Time: 165092600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 381
Time: 165527600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 382
Time: 165962600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 383
Time: 166397600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 384
Time: 166832600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 385
Time: 167267600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 386
Time: 167702600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 387
Time: 168137600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 388
Time: 168572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 389
Time: 169007600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 390
Time: 169442600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 391
Time: 169877600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 392
Time: 170312600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 393
Time: 170747600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 394
Time: 171182600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 395
Time: 171617600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 396
Time: 172052600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 397
Time: 172487600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 398
Time: 172922600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 399
Time: 173357600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 400
Time: 173792600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 401
Time: 174227600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 402
Time: 174662600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 403
Time: 175097600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 404
Time: 175532600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 405
Time: 175967600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 406
Time: 176402600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 407
Time: 176837600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 408
Time: 177272600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 409
Time: 177707600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 410
Time: 178142600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 411
Time: 178577600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 412
Time: 179012600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 413
Time: 179447600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 414
Time: 179882600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 415
Time: 180317600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 416
Time: 180752600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 417
Time: 181187600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 418
Time: 181622600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 419
Time: 182057600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 420
Time: 182492600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 421
Time: 182927600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 422
Time: 183362600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 423
Time: 183797600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 424
Time: 184232600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 425
Time: 184667600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 426
Time: 185102600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 427
Time: 185537600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 428
Time: 185972600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 429
Time: 186407600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 430
Time: 186842600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 431
Time: 187277600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 432
Time: 187712600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 433
Time: 188147600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 434
Time: 188582600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 435
Time: 189017600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 436
Time: 189452600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 437
Time: 189887600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 438
Time: 190322600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 439
Time: 190757600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 440
Time: 191192600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 441
Time: 191627600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 442
Time: 192062600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 443
Time: 192497600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 444
Time: 192932600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 445
Time: 193367600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 446
Time: 193802600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 447
Time: 194237600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 448
Time: 194672600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 449
Time: 195107600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 450
Time: 195542600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 451
Time: 195977600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 452
Time: 196412600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 453
Time: 196847600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 454
Time: 197282600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 455
Time: 197717600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 456
Time: 198152600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 457
Time: 198587600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 458
Time: 199022600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 459
Time: 199457600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 460
Time: 199892600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 461
Time: 200327600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 462
Time: 200762600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 463
Time: 201197600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 464
Time: 201632600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 465
Time: 202067600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 466
Time: 202502600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 467
Time: 202937600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 468
Time: 203372600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 469
Time: 203807600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 470
Time: 204242600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 471
Time: 204677600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 472
Time: 205112600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 473
Time: 205547600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 474
Time: 205982600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 475
Time: 206417600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 476
Time: 206852600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 477
Time: 207287600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 478
Time: 207722600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 479
Time: 208157600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 480
Time: 208592600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 481
Time: 209027600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 482
Time: 209462600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 483
Time: 209897600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 484
Time: 210332600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 485
Time: 210767600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 486
Time: 211202600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 487
Time: 211637600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 488
Time: 212072600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 489
Time: 212507600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 490
Time: 212942600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 491
Time: 213377600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 492
Time: 213812600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 493
Time: 214247600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 494
Time: 214682600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 495
Time: 215117600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 496
Time: 215552600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 497
Time: 215987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 498
Time: 216422600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 499
Time: 216857600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 500
Time: 217292600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 217727600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 217727600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3267.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3267.191 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 917600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 3267.191 ; gain = 0.000
run all
Note: TEST 4
Time: 1262600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 1607600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 1952600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 2297600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 2642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 2987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 3332600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 3677600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 3677600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3267.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3267.273 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3267.273 ; gain = 0.000
run all
Note: TEST 2
Time: 8282600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 16337600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 24392600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 32447600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 40502600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 48557600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 56612600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 64667600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 72722600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 80777600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 80777600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3269.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3269.848 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 2
Time: 572600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 917600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3269.848 ; gain = 0.000
run all
Note: TEST 4
Time: 1262600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 1607600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 1952600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 2297600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 2642600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 2987600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 3332600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 3677600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 3677600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3275.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3275.113 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: TEST 1
Time: 230 ns  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 3275.113 ; gain = 0.000
run all
Note: TEST 2
Time: 8282600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 3
Time: 16337600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 4
Time: 24392600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 5
Time: 32447600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 6
Time: 40502600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 7
Time: 48557600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 8
Time: 56612600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 9
Time: 64667600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Note: TEST 10
Time: 72722600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Failure: Simulation Ended!
Time: 80777600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
$finish called at time : 80777600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd" Line 155
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/TB1/rst_asincrono.vhd C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/TB1/tbl5_delta.vhd}
update_compile_order -fileset sim_1
run all
Note: TEST 11
Time: 81007600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Error: File C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/32_ram_data.txt is already at the end of file, nothing to read
Time: 81022500 ps  Iteration: 1  Process: /project_tb/MEM  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
Warning: TEXTIO function READ: line is empty
Time: 81022500 ps  Iteration: 1  Process: /project_tb/MEM  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd
ERROR: File C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/32_ram_data.txt could not be opened.
Time: 81022500 ps  Iteration: 1  Process: /project_tb/MEM
  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd

HDL Line: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/test_privati/multipleTests.vhd:81
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/TB1/tbl5_delta.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3279.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM1" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM2" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM3" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM4" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM5" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM6" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM7" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM8" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM9" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM10" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM11" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM12" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM13" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM14" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM15" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3287.902 ; gain = 7.918
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 3287.902 ; gain = 7.918
run all
Failure: Simulation Ended! TEST PASSATO
Time: 11522600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/TB1/tbl5_delta.vhd
$finish called at time : 11522600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/TB1/tbl5_delta.vhd" Line 646
export_ip_user_files -of_objects  [get_files C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/TB1/tbl5_delta.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/TB1/tbl5_delta.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_16_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_1_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_0'
INFO: [VRFC 10-3107] analyzing entity 'reg_8_bit_h'
INFO: [VRFC 10-3107] analyzing entity 'reg_9_bit'
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/TB1/rst_asincrono.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xelab -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 54eeace331c64dd4bdbcfcc0736b22ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100110010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101100110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit [reg_8_bit_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_h [reg_8_bit_h_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100101011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010000111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011101111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000100001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010100101011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000111101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture structure of entity xil_defaultlib.reg_8_bit_0 [reg_8_bit_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.reg_1_bit [reg_1_bit_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101111...]
Compiling architecture structure of entity xil_defaultlib.counter_16_bit [counter_16_bit_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100110100101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111101100110100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.reg_9_bit [reg_9_bit_default]
Compiling architecture structure of entity xil_defaultlib.reg_16_bit [reg_16_bit_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3391.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 3391.547 ; gain = 0.000
run all
Failure: Simulation Ended! TEST PASSATO
Time: 1457600 ps  Iteration: 0  Process: /project_tb/test  File: C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/TB1/rst_asincrono.vhd
$finish called at time : 1457600 ps : File "C:/Users/andre/Desktop/BAKUP_RL_SERIO/PFRL_pizzamiglio_prisciantelli/Testbench/TB_Salice/TB1/rst_asincrono.vhd" Line 142
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 00:58:22 2021...
