/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module pattgen(clk_i, rst_ni, \tl_i.a_valid , \tl_i.d_ready , \tl_o.d_valid , \tl_o.d_error , \tl_o.a_ready , \alert_rx_i[0].ping_p , \alert_rx_i[0].ping_n , \alert_rx_i[0].ack_p , \alert_rx_i[0].ack_n , \alert_tx_o[0].alert_p , \alert_tx_o[0].alert_n , cio_pda0_tx_o, cio_pcl0_tx_o, cio_pda1_tx_o, cio_pcl1_tx_o, cio_pda0_tx_en_o, cio_pcl0_tx_en_o, cio_pda1_tx_en_o, cio_pcl1_tx_en_o
, intr_done_ch0_o, intr_done_ch1_o, \tl_o.d_opcode , \tl_i.a_opcode , \tl_i.a_param , \tl_i.a_size , \tl_i.a_source , \tl_i.a_address , \tl_i.a_mask , \tl_i.a_data , \tl_i.a_user.rsvd , \tl_i.a_user.instr_type , \tl_i.a_user.cmd_intg , \tl_i.a_user.data_intg , \tl_o.d_param , \tl_o.d_size , \tl_o.d_source , \tl_o.d_sink , \tl_o.d_data , \tl_o.d_user.rsp_intg , \tl_o.d_user.data_intg 
);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  input \alert_rx_i[0].ack_n ;
  wire \alert_rx_i[0].ack_n ;
  input \alert_rx_i[0].ack_p ;
  wire \alert_rx_i[0].ack_p ;
  input \alert_rx_i[0].ping_n ;
  wire \alert_rx_i[0].ping_n ;
  input \alert_rx_i[0].ping_p ;
  wire \alert_rx_i[0].ping_p ;
  output \alert_tx_o[0].alert_n ;
  wire \alert_tx_o[0].alert_n ;
  output \alert_tx_o[0].alert_p ;
  wire \alert_tx_o[0].alert_p ;
  output cio_pcl0_tx_en_o;
  wire cio_pcl0_tx_en_o;
  output cio_pcl0_tx_o;
  wire cio_pcl0_tx_o;
  output cio_pcl1_tx_en_o;
  wire cio_pcl1_tx_en_o;
  output cio_pcl1_tx_o;
  wire cio_pcl1_tx_o;
  output cio_pda0_tx_en_o;
  wire cio_pda0_tx_en_o;
  output cio_pda0_tx_o;
  wire cio_pda0_tx_o;
  output cio_pda1_tx_en_o;
  wire cio_pda1_tx_en_o;
  output cio_pda1_tx_o;
  wire cio_pda1_tx_o;
  input clk_i;
  wire clk_i;
  wire \gen_alert_tx[0].u_prim_alert_sender.ack_level ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ;
  wire [1:0] \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q ;
  wire [2:0] \gen_alert_tx[0].u_prim_alert_sender.state_q ;
  output intr_done_ch0_o;
  wire intr_done_ch0_o;
  output intr_done_ch1_o;
  wire intr_done_ch1_o;
  input rst_ni;
  wire rst_ni;
  input [31:0] \tl_i.a_address ;
  wire [31:0] \tl_i.a_address ;
  input [31:0] \tl_i.a_data ;
  wire [31:0] \tl_i.a_data ;
  input [3:0] \tl_i.a_mask ;
  wire [3:0] \tl_i.a_mask ;
  input [2:0] \tl_i.a_opcode ;
  wire [2:0] \tl_i.a_opcode ;
  input [2:0] \tl_i.a_param ;
  wire [2:0] \tl_i.a_param ;
  input [1:0] \tl_i.a_size ;
  wire [1:0] \tl_i.a_size ;
  input [7:0] \tl_i.a_source ;
  wire [7:0] \tl_i.a_source ;
  input [6:0] \tl_i.a_user.cmd_intg ;
  wire [6:0] \tl_i.a_user.cmd_intg ;
  input [6:0] \tl_i.a_user.data_intg ;
  wire [6:0] \tl_i.a_user.data_intg ;
  input [3:0] \tl_i.a_user.instr_type ;
  wire [3:0] \tl_i.a_user.instr_type ;
  input [4:0] \tl_i.a_user.rsvd ;
  wire [4:0] \tl_i.a_user.rsvd ;
  input \tl_i.a_valid ;
  wire \tl_i.a_valid ;
  input \tl_i.d_ready ;
  wire \tl_i.d_ready ;
  output \tl_o.a_ready ;
  wire \tl_o.a_ready ;
  output [31:0] \tl_o.d_data ;
  wire [31:0] \tl_o.d_data ;
  output \tl_o.d_error ;
  wire \tl_o.d_error ;
  output [2:0] \tl_o.d_opcode ;
  wire [2:0] \tl_o.d_opcode ;
  output [2:0] \tl_o.d_param ;
  wire [2:0] \tl_o.d_param ;
  output \tl_o.d_sink ;
  wire \tl_o.d_sink ;
  output [1:0] \tl_o.d_size ;
  wire [1:0] \tl_o.d_size ;
  output [7:0] \tl_o.d_source ;
  wire [7:0] \tl_o.d_source ;
  output [6:0] \tl_o.d_user.data_intg ;
  wire [6:0] \tl_o.d_user.data_intg ;
  output [6:0] \tl_o.d_user.rsp_intg ;
  wire [6:0] \tl_o.d_user.rsp_intg ;
  output \tl_o.d_valid ;
  wire \tl_o.d_valid ;
  wire \u_pattgen_core.hw2reg.intr_state.done_ch0.de ;
  wire \u_pattgen_core.hw2reg.intr_state.done_ch1.de ;
  wire \u_reg.intg_err ;
  wire \u_reg.u_reg_if.a_ack ;
  assign \gen_alert_tx[0].u_prim_alert_sender.ack_level  = 16'b1111111001000000 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q , _017_, _016_, _007_ };
  assign _043_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [13], \tl_i.a_address [29], \tl_i.a_address [26], \tl_i.a_user.instr_type [2], \tl_i.a_address [24], \tl_i.a_address [3] };
  assign _044_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.instr_type [1], \tl_i.a_address [17], \tl_i.a_address [5], \tl_i.a_address [7], \tl_i.a_address [15], \tl_i.a_address [27] };
  assign _045_ = 16'b0110100110010110 >> { \tl_i.a_user.cmd_intg [5], \tl_i.a_mask [3], _044_, _043_ };
  assign _046_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [29], \tl_i.a_user.instr_type [1], \tl_i.a_mask [0], \tl_i.a_opcode [2:1], \tl_i.a_address [30] };
  assign _047_ = 8'b10010110 >> { \tl_i.a_address [1], \tl_i.a_address [28], _046_ };
  assign _048_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [8], \tl_i.a_address [11], \tl_i.a_address [9], \tl_i.a_address [18], \tl_i.a_address [20], \tl_i.a_user.instr_type [0] };
  assign _049_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [23], \tl_i.a_address [19], \tl_i.a_address [10], \tl_i.a_address [31], \tl_i.a_address [21], \tl_i.a_address [0] };
  assign _050_ = 64'b0001010001000001010000010001010010000010001010000010100010000010 >> { _049_, \tl_i.a_user.cmd_intg [2], \tl_i.a_address [22], _048_, _047_, _045_ };
  assign _051_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [8], \tl_i.a_address [17], \tl_i.a_address [28], \tl_i.a_opcode [0], \tl_i.a_user.cmd_intg [1], \tl_i.a_address [10] };
  assign _052_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [13], \tl_i.a_address [9], \tl_i.a_address [12], \tl_i.a_mask [2], \tl_i.a_address [11], \tl_i.a_address [14] };
  assign _053_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.instr_type [1], \tl_i.a_mask [0], _052_, _051_, \tl_i.a_address [30:29] };
  assign _054_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [22], \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [6], \tl_i.a_address [28], \tl_i.a_address [18] };
  assign _055_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.cmd_intg [4], \tl_i.a_address [27], \tl_i.a_address [21], \tl_i.a_opcode [2], \tl_i.a_address [9], \tl_i.a_address [24] };
  assign _056_ = 32'd1771476585 >> { \tl_i.a_address [12], \tl_i.a_address [25], _055_, \tl_i.a_mask [2], _054_ };
  assign _057_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [15], \tl_i.a_address [16], \tl_i.a_user.instr_type [3], \tl_i.a_address [31], \tl_i.a_user.instr_type [0], \tl_i.a_user.instr_type [2] };
  assign _058_ = 32'd6919680 >> { _056_, _057_, \tl_i.a_mask [3], \tl_i.a_mask [1], _053_ };
  assign _059_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [12], \tl_i.a_address [18], \tl_i.a_address [2], \tl_i.a_mask [1], \tl_i.a_address [8], \tl_i.a_address [28] };
  assign _060_ = 32'd1771476585 >> { \tl_i.a_opcode [1], _059_, _043_, \tl_i.a_user.cmd_intg [3], \tl_i.a_address [19] };
  assign _061_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [14], \tl_i.a_address [30], \tl_i.a_user.instr_type [3], \tl_i.a_address [20], \tl_i.a_address [25], \tl_i.a_address [4] };
  assign _062_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [26], \tl_i.a_address [16], \tl_i.a_address [22], \tl_i.a_address [6], \tl_i.a_user.instr_type [1], \tl_i.a_address [17] };
  assign _063_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [27], \tl_i.a_address [7], \tl_i.a_user.cmd_intg [6], \tl_i.a_user.instr_type [0], \tl_i.a_address [1], \tl_i.a_opcode [0] };
  assign _064_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.cmd_intg [0], \tl_i.a_address [6], \tl_i.a_mask [2], \tl_i.a_mask [3], \tl_i.a_address [0], \tl_i.a_address [3] };
  assign _065_ = 32'd2523490710 >> { \tl_i.a_user.instr_type [3], \tl_i.a_address [31], \tl_i.a_user.instr_type [0], \tl_i.a_user.instr_type [2], _064_ };
  assign _066_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_mask [1], \tl_i.a_address [4], \tl_i.a_address [7], \tl_i.a_opcode [0] };
  assign _067_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [27], \tl_i.a_data [6], \tl_i.a_data [23], \tl_i.a_data [19], \tl_i.a_data [3], \tl_i.a_data [22] };
  assign _068_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [29], \tl_i.a_data [13], \tl_i.a_data [2], \tl_i.a_data [14], \tl_i.a_data [24], \tl_i.a_data [9] };
  assign _069_ = 32'd2523490710 >> { \tl_i.a_data [26], _067_, _068_, \tl_i.a_user.data_intg [5], \tl_i.a_data [18] };
  assign _070_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [29], \tl_i.a_data [13], \tl_i.a_data [2], \tl_i.a_data [26], \tl_i.a_data [10], \tl_i.a_data [25] };
  assign _071_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [17], \tl_i.a_data [12], \tl_i.a_data [0], _070_, \tl_i.a_user.data_intg [0], \tl_i.a_data [15] };
  assign _072_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [7], \tl_i.a_data [24], \tl_i.a_data [1], \tl_i.a_data [3], \tl_i.a_data [15], \tl_i.a_data [20] };
  assign _073_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [30], \tl_i.a_data [16], \tl_i.a_data [19], _072_, \tl_i.a_user.data_intg [2], \tl_i.a_data [21] };
  assign _074_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [7], \tl_i.a_data [28], \tl_i.a_data [29], \tl_i.a_data [14], \tl_i.a_data [17], \tl_i.a_data [10] };
  assign _075_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [21], \tl_i.a_data [6], \tl_i.a_data [24], \tl_i.a_data [16], \tl_i.a_data [0], _074_ };
  assign _076_ = 8'b10010110 >> { \tl_i.a_data [20], \tl_i.a_data [28:27] };
  assign _077_ = 16'b1001011001101001 >> { \tl_i.a_data [12], \tl_i.a_data [31], \tl_i.a_data [1], \tl_i.a_data [22] };
  assign _078_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [25], \tl_i.a_data [23], \tl_i.a_user.data_intg [4], \tl_i.a_data [5], \tl_i.a_data [30], \tl_i.a_data [0] };
  assign _079_ = 32'd1771476585 >> { \tl_i.a_data [3], _077_, \tl_i.a_data [16], \tl_i.a_data [13], _078_ };
  assign _080_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [26], \tl_i.a_data [19], \tl_i.a_data [4], \tl_i.a_data [25], \tl_i.a_data [21], \tl_i.a_data [30] };
  assign _081_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [17], \tl_i.a_data [31], \tl_i.a_data [6], \tl_i.a_data [23], \tl_i.a_user.data_intg [1], \tl_i.a_data [15] };
  assign _082_ = 64'b0100000100010100000101000100000100101000100000101000001000101000 >> { _073_, \tl_i.a_data [18], \tl_i.a_data [8], \tl_i.a_data [11], \tl_i.a_data [5], _071_ };
  assign _083_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [7], \tl_i.a_data [10], \tl_i.a_data [14], _077_, \tl_i.a_user.data_intg [6], \tl_i.a_data [8] };
  assign _084_ = 64'b0010100001000001010000010010100000000000000000000000000000000000 >> { _069_, \tl_i.a_data [2], _083_, _081_, _080_, _076_ };
  assign _085_ = 64'b1111011010011111100111111111011010011111111101101111011010011111 >> { \tl_i.a_user.data_intg [3], \tl_i.a_data [11], _075_, _079_, \tl_i.a_data [9], \tl_i.a_data [4] };
  assign _086_ = 32'd1091829760 >> { _084_, _066_, _047_, _065_, _085_ };
  assign _087_ = 64'b1110101110111110101111101110101101111101110101111101011101111101 >> { _061_, _063_, _062_, \tl_i.a_address [23], \tl_i.a_address [11], _060_ };
  assign \u_reg.intg_err  = 64'b1011111111111111111111111111111100000000000000000000000000000000 >> { \tl_i.a_valid , _086_, _082_, _058_, _050_, _087_ };
  assign _088_ = 8'b00000001 >> { _040_, _030_, \u_reg.intg_err  };
  assign _001_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _003_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0], _028_, _019_, _027_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd  };
  assign _006_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _007_, _008_, _025_, _016_, _026_, _017_ };
  assign _089_ = 32'd460544 >> { _016_, _017_, _006_, _007_, _008_ };
  assign _090_ = 64'b0000000000000000000000000000000011111111111110001111100011111111 >> { _089_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _019_, _001_, _003_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _022_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _088_, _015_, _090_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \gen_alert_tx[0].u_prim_alert_sender.ack_level , _014_ };
  assign _004_ = 16'b1110101110111110 >> { _016_, _017_, _007_, _008_ };
  assign _005_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _016_, _017_, _007_, _025_, _026_, _008_ };
  assign _091_ = 32'd1413299668 >> { \tl_i.a_mask [3], \tl_i.a_mask [1:0], \tl_i.a_mask [2], \tl_i.a_size [0] };
  assign _092_ = 32'd32767 >> { \tl_i.a_opcode [2], \tl_i.a_mask [0], \tl_i.a_mask [2], \tl_i.a_mask [3], \tl_i.a_mask [1] };
  assign _093_ = 64'b1111000011110011111100001111001111110000111100110000000001010001 >> { \tl_i.a_size [0], \tl_i.a_address [0], \tl_i.a_mask [3], \tl_i.a_address [1], \tl_i.a_mask [2:1] };
  assign _094_ = 64'b1111111111110000111111111111000011111111111100000001000100010000 >> { \tl_i.a_mask [0], \tl_i.a_size [1], \tl_i.a_address [0], \tl_i.a_address [1], \tl_i.a_opcode [2], \tl_o.d_valid  };
  assign _095_ = 64'b0000000000000000000101010011111100000000000000000000000000000000 >> { \tl_i.a_valid , \tl_i.a_opcode [1], \tl_i.a_address [1], \tl_i.a_opcode [2], \tl_i.a_opcode [0], \tl_i.a_mask [1] };
  assign _096_ = 64'b0000000000000000000000110101111100000000000000000000000000000000 >> { _095_, _094_, \tl_i.a_size [0], \tl_i.a_address [0], \tl_i.a_size [1], \tl_i.a_mask [2] };
  assign _097_ = 64'b1111000011000000000000001000000011110000110000001111000011000000 >> { _092_, \tl_i.a_opcode [0], \tl_i.a_size [1], _096_, _093_, _091_ };
  assign _038_ = 8'b10001111 >> { _097_, \tl_i.a_address [5:4] };
  assign \tl_o.d_user.data_intg [6] = 4'b0100 >> { \tl_o.d_data [1], \tl_o.d_data [31] };
  assign \u_reg.u_reg_if.a_ack  = 4'b0100 >> { \tl_i.a_valid , \tl_o.d_valid  };
  assign _098_ = 64'b1111111100000000111000000000000011111111000000001111111100000000 >> { \tl_i.a_mask [0], \tl_i.a_address [5], \u_reg.u_reg_if.a_ack , \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _035_ = 64'b1111111111111111111100001000000011111111111111111111111111111111 >> { _097_, \u_reg.intg_err , _092_, _098_, \tl_i.a_address [4], \tl_i.a_address [5] };
  assign _099_ = 32'd65536 >> { \tl_i.a_address [3], \tl_i.a_address [4], \tl_i.a_opcode [2], \tl_i.a_address [5], \tl_i.a_address [2] };
  assign \u_pattgen_core.hw2reg.intr_state.done_ch0.de  = 32'd268435456 >> { \u_reg.u_reg_if.a_ack , \tl_i.a_data [0], _099_, \tl_i.a_opcode [1], _035_ };
  assign _041_ = 4'b1110 >> { _042_, \u_pattgen_core.hw2reg.intr_state.done_ch0.de  };
  assign _036_ = 64'b1111111111111111000000001111111100000000111111110001000011111111 >> { \tl_i.a_address [5:4], _097_, _042_, \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _100_ = 64'b0000000010101011000000000000000000000000000000000000000011101010 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _019_, _003_, _028_, _027_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _101_ = 4'b0001 >> { _029_, _100_ };
  assign _009_ = 64'b1111111011111111111111111111111111111111111111111111111111111111 >> { _088_, _090_, _101_, _015_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _014_ };
  assign _011_ = 32'd4026466304 >> { _009_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _090_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , _014_ };
  assign _102_ = 64'b0000000000001111000000000100010000000000000000000000000000000000 >> { _090_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _014_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , _009_, _015_ };
  assign _023_ = 64'b1111111111111111111111111111111100000000000000001110111111111111 >> { _102_, _090_, _014_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \alert_tx_o[0].alert_p , _015_ };
  assign _012_ = 32'd264568831 >> { _090_, _014_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _015_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign \tl_o.d_user.data_intg [0] = 4'b0100 >> { \tl_o.d_data [0], \tl_o.d_data [31] };
  assign _002_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _019_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _003_, _028_, _027_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign \tl_o.d_user.rsp_intg [1] = 16'b1001011001101001 >> { \tl_o.d_error , \tl_o.d_size [1], \tl_o.d_opcode [0], \tl_o.d_size [0] };
  assign \u_pattgen_core.hw2reg.intr_state.done_ch1.de  = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { \tl_i.a_valid , _099_, \tl_i.a_data [1], \tl_o.d_valid , \tl_i.a_opcode [1], _035_ };
  assign _021_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _101_, _090_, _014_, _015_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _024_ = 8'b11110001 >> { _102_, _090_, _023_ };
  assign _013_ = 64'b0000000000001111111100111111101000000000000000000000000000000000 >> { _090_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _014_, _015_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , _088_ };
  assign _032_ = 4'b1110 >> { _033_, \u_pattgen_core.hw2reg.intr_state.done_ch1.de  };
  assign _037_ = 64'b1111111111111111000000001111111100000000111111110001000011111111 >> { \tl_i.a_address [5:4], _097_, _033_, \tl_i.a_address [2], \tl_i.a_address [3] };
  assign \tl_o.d_user.data_intg [4] = 4'b0110 >> { \tl_o.d_data [0], \tl_o.d_data [1] };
  assign _010_ = 32'd863499071 >> { \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _014_, _015_, _090_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _039_ = 16'b0001000000000000 >> { \tl_i.a_opcode [2], \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [1:0] };
  assign _034_ = 8'b11001010 >> { \tl_o.d_valid , \tl_i.d_ready , \tl_i.a_valid  };
  assign _000_ = 16'b1110101110111110 >> { _019_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _003_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign \alert_tx_o[0].alert_n  = 2'b01 >> _031_;
  assign \tl_o.d_user.rsp_intg [3] = 2'b01 >> \tl_o.d_size [0];
  assign \tl_o.a_ready  = 2'b01 >> \tl_o.d_valid ;
  assign _020_ = 2'b01 >> \alert_rx_i[0].ping_n ;
  assign \tl_o.d_user.rsp_intg [5] = 2'b01 >> \tl_o.d_opcode [0];
  assign _018_ = 2'b01 >> \alert_rx_i[0].ack_n ;
  assign \tl_o.d_user.data_intg [3] = 2'b01 >> \tl_o.d_user.data_intg [0];
  assign \tl_o.d_user.rsp_intg [0] = 2'b01 >> \tl_o.d_user.rsp_intg [1];
  dffsre _207_ (
    .C(clk_i),
    .D(_001_),
    .E(_000_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _208_ (
    .C(clk_i),
    .D(_002_),
    .E(_000_),
    .Q(_003_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _209_ (
    .C(clk_i),
    .D(_005_),
    .E(_004_),
    .Q(_007_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _210_ (
    .C(clk_i),
    .D(_006_),
    .E(_004_),
    .Q(_008_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _211_ (
    .C(clk_i),
    .D(_010_),
    .E(_009_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _212_ (
    .C(clk_i),
    .D(_012_),
    .E(_011_),
    .Q(_014_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _213_ (
    .C(clk_i),
    .D(_013_),
    .E(_011_),
    .Q(_015_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _214_ (
    .C(clk_i),
    .D(_103_),
    .E(1'b1),
    .Q(_016_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _215_ (
    .C(clk_i),
    .D(_016_),
    .E(1'b1),
    .Q(_025_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _216_ (
    .C(clk_i),
    .D(_104_),
    .E(1'b1),
    .Q(_017_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _217_ (
    .C(clk_i),
    .D(_017_),
    .E(1'b1),
    .Q(_026_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _218_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.ack_level ),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _219_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ack_p ),
    .E(1'b1),
    .Q(_103_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _220_ (
    .C(clk_i),
    .D(_018_),
    .E(1'b1),
    .Q(_104_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _221_ (
    .C(clk_i),
    .D(_105_),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _222_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .E(1'b1),
    .Q(_027_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _223_ (
    .C(clk_i),
    .D(_106_),
    .E(1'b1),
    .Q(_019_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _224_ (
    .C(clk_i),
    .D(_019_),
    .E(1'b1),
    .Q(_028_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _225_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ping_p ),
    .E(1'b1),
    .Q(_105_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _226_ (
    .C(clk_i),
    .D(_020_),
    .E(1'b1),
    .Q(_106_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _227_ (
    .C(clk_i),
    .D(_021_),
    .E(1'b1),
    .Q(_029_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _228_ (
    .C(clk_i),
    .D(_022_),
    .E(1'b1),
    .Q(_030_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _229_ (
    .C(clk_i),
    .D(_023_),
    .E(1'b1),
    .Q(_031_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _230_ (
    .C(clk_i),
    .D(_024_),
    .E(1'b1),
    .Q(\alert_tx_o[0].alert_p ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _231_ (
    .C(clk_i),
    .D(_032_),
    .E(\u_pattgen_core.hw2reg.intr_state.done_ch1.de ),
    .Q(_033_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _232_ (
    .C(clk_i),
    .D(\u_reg.u_reg_if.a_ack ),
    .E(_034_),
    .Q(\tl_o.d_valid ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _233_ (
    .C(clk_i),
    .D(_035_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_error ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _234_ (
    .C(clk_i),
    .D(_036_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _235_ (
    .C(clk_i),
    .D(_037_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _236_ (
    .C(clk_i),
    .D(_038_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [31]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _237_ (
    .C(clk_i),
    .D(\tl_i.a_source [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _238_ (
    .C(clk_i),
    .D(\tl_i.a_source [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _239_ (
    .C(clk_i),
    .D(\tl_i.a_source [2]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _240_ (
    .C(clk_i),
    .D(\tl_i.a_source [3]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _241_ (
    .C(clk_i),
    .D(\tl_i.a_source [4]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _242_ (
    .C(clk_i),
    .D(\tl_i.a_source [5]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _243_ (
    .C(clk_i),
    .D(\tl_i.a_source [6]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _244_ (
    .C(clk_i),
    .D(\tl_i.a_source [7]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _245_ (
    .C(clk_i),
    .D(\tl_i.a_size [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _246_ (
    .C(clk_i),
    .D(\tl_i.a_size [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _247_ (
    .C(clk_i),
    .D(_039_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_opcode [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _248_ (
    .C(clk_i),
    .D(1'b1),
    .E(\u_reg.intg_err ),
    .Q(_040_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _249_ (
    .C(clk_i),
    .D(_041_),
    .E(\u_pattgen_core.hw2reg.intr_state.done_ch0.de ),
    .Q(_042_),
    .R(rst_ni),
    .S(1'b1)
  );
  assign { \tl_o.d_user.rsp_intg [6], \tl_o.d_user.rsp_intg [4], \tl_o.d_user.rsp_intg [2] } = { 1'b0, \tl_o.d_size [1], \tl_o.d_error  };
  assign { \tl_o.d_user.data_intg [5], \tl_o.d_user.data_intg [2:1] } = { 1'b1, \tl_o.d_user.data_intg [6], 1'b1 };
  assign \tl_o.d_sink  = 1'b0;
  assign \tl_o.d_param  = 3'b000;
  assign \tl_o.d_opcode [2:1] = 2'b00;
  assign \tl_o.d_data [30:2] = { \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31] };
  assign intr_done_ch1_o = 1'b0;
  assign intr_done_ch0_o = 1'b0;
  assign cio_pda1_tx_o = 1'b0;
  assign cio_pda1_tx_en_o = 1'b1;
  assign cio_pda0_tx_o = 1'b0;
  assign cio_pda0_tx_en_o = 1'b1;
  assign cio_pcl1_tx_o = 1'b0;
  assign cio_pcl1_tx_en_o = 1'b1;
  assign cio_pcl0_tx_o = 1'b0;
  assign cio_pcl0_tx_en_o = 1'b1;
endmodule
