$date
	Fri Jan 12 18:41:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 32 ! C [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 32 # B [31:0] $end
$scope module dut $end
$var wire 32 $ A [31:0] $end
$var wire 32 % B [31:0] $end
$var wire 32 & C [31:0] $end
$var parameter 32 ' Data_Width $end
$upscope $end
$scope module dut1 $end
$var wire 16 ( A [15:0] $end
$var wire 16 ) B [15:0] $end
$var wire 16 * C [15:0] $end
$var parameter 32 + Data_Width $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 +
b100000 '
$end
#0
$dumpvars
b11 *
b10 )
b1 (
b11 &
b10 %
b1 $
b10 #
b1 "
b11 !
$end
#100
