verilog work "C:/Users/mearl/OneDrive/Electronics/FPGA/Projects/BinaryCounter/work/planAhead/BinaryCounter/BinaryCounter.srcs/sources_1/imports/verilog/counter_3.v"
verilog work "C:/Users/mearl/OneDrive/Electronics/FPGA/Projects/BinaryCounter/work/planAhead/BinaryCounter/BinaryCounter.srcs/sources_1/imports/verilog/slowCount_2.v"
verilog work "C:/Users/mearl/OneDrive/Electronics/FPGA/Projects/BinaryCounter/work/planAhead/BinaryCounter/BinaryCounter.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/mearl/OneDrive/Electronics/FPGA/Projects/BinaryCounter/work/planAhead/BinaryCounter/BinaryCounter.srcs/sources_1/imports/verilog/mojo_top_0.v"
