
---------- Begin Simulation Statistics ----------
final_tick                                12413799000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64536                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682888                       # Number of bytes of host memory used
host_op_rate                                    64561                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   154.95                       # Real time elapsed on the host
host_tick_rate                               80113199                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012414                       # Number of seconds simulated
sim_ticks                                 12413799000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.580857                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   61534                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64379                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             64758                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                138                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             288                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              150                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66759                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     628                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10003984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.482760                       # CPI: cycles per instruction
system.cpu.discardedOps                          2485                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3720824                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           4905773                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1316652                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        14306534                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.402778                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         24827598                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3781097     37.80%     37.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                4904845     49.03%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1317984     13.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10003984                       # Class of committed instruction
system.cpu.tickCycles                        10521064                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        58616                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        133848                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           69                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        74645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       150030                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            232                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                509                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        58352                       # Transaction distribution
system.membus.trans_dist::CleanEvict              264                       # Transaction distribution
system.membus.trans_dist::ReadExReq             74723                       # Transaction distribution
system.membus.trans_dist::ReadExResp            74723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           509                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       209080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 209080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17098752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17098752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75232                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75232    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               75232                       # Request fanout histogram
system.membus.respLayer1.occupancy          699593000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           623194500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       132579                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          295                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            74723                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           74723                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           525                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          138                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       224071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                225416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       104960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19083264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19188224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58848                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7469056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           134234                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002257                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047614                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 133932     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    301      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             134234                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          224059000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         187156492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1313498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   21                       # number of demand (read+write) hits
system.l2.demand_hits::total                      144                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 123                       # number of overall hits
system.l2.overall_hits::.cpu.data                  21                       # number of overall hits
system.l2.overall_hits::total                     144                       # number of overall hits
system.l2.demand_misses::.cpu.inst                402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74840                       # number of demand (read+write) misses
system.l2.demand_misses::total                  75242                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               402                       # number of overall misses
system.l2.overall_misses::.cpu.data             74840                       # number of overall misses
system.l2.overall_misses::total                 75242                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32872500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6874213000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6907085500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32872500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6874213000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6907085500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74861                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                75386                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74861                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               75386                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.765714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999719                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998090                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.765714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999719                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998090                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81772.388060                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91852.124532                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91798.270913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81772.388060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91852.124532                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91798.270913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               58352                       # number of writebacks
system.l2.writebacks::total                     58352                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             75232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            75232                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28757500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6125303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6154061000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28757500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6125303500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6154061000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.761905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.761905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997957                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71893.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81854.066442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81801.108571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71893.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81854.066442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81801.108571                       # average overall mshr miss latency
system.l2.replacements                          58848                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        74227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            74227                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        74227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        74227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          254                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              254                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          254                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          254                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           74723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               74723                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6864468500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6864468500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         74723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             74723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91865.536716                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91865.536716                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        74723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          74723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6117238500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6117238500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81865.536716                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81865.536716                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32872500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32872500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.765714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.765714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81772.388060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81772.388060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28757500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28757500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.761905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.761905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71893.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71893.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9744500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9744500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.847826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83286.324786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83286.324786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8065000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8065000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.789855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.789855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73990.825688                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73990.825688                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14733.106578                       # Cycle average of tags in use
system.l2.tags.total_refs                      149951                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     75232                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.993181                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        77.757075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14655.349503                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.004746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.894492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.899237                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10439                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1274920                       # Number of tag accesses
system.l2.tags.data_accesses                  1274920                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9578496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9629696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7469056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7469056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               75232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        58352                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              58352                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4124442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         771600700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             775725143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4124442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4124442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      601673670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            601673670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      601673670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4124442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        771600700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1377398812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    149664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000362024500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6484                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6484                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              281607                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110417                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       75232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      58352                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   116704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7296                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2920966000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  752320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5742166000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19413.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38163.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   134871                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  103625                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150464                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               116704                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   75146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   75151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    596.787490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   400.590843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   420.951683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          481      1.68%      1.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10865     37.93%     39.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          964      3.36%     42.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          800      2.79%     45.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          665      2.32%     48.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          724      2.53%     50.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          642      2.24%     52.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          809      2.82%     55.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12698     44.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28648                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.204195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.037393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    390.882059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         6482     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6484                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.995219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.994601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.146348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               23      0.35%      0.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.14%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6435     99.24%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.15%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6484                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9629696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7467584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9629696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7469056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       775.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       601.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    775.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    601.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12413737000                       # Total gap between requests
system.mem_ctrls.avgGap                      92928.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9578496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7467584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4124442.485334264114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 771600700.156334161758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 601555092.039109110832                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       149664                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       116704                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22669500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5719496500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 235800127000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28336.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38215.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2020497.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            102237660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             54340605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           536185440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          304680960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     979736160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2901659100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2323396800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7202236725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        580.179905                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5915312250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    414440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6084046750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            102316200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             54378555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           538127520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          304393860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     979736160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2907666900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2318337600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7204956795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.399022                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5904734250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    414440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6094624750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12413799000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       485609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           485609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       485609                       # number of overall hits
system.cpu.icache.overall_hits::total          485609                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          525                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            525                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          525                       # number of overall misses
system.cpu.icache.overall_misses::total           525                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35663500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35663500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35663500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35663500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       486134                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       486134                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       486134                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       486134                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001080                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67930.476190                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67930.476190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67930.476190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67930.476190                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          295                       # number of writebacks
system.cpu.icache.writebacks::total               295                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          525                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          525                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          525                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          525                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35138500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35138500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35138500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35138500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66930.476190                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66930.476190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66930.476190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66930.476190                       # average overall mshr miss latency
system.cpu.icache.replacements                    295                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       485609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          485609                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          525                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           525                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35663500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35663500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       486134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       486134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67930.476190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67930.476190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35138500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35138500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66930.476190                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66930.476190                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           229.688092                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486134                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            925.969524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   229.688092                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.897219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            972793                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           972793                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5953927                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5953927                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5953956                       # number of overall hits
system.cpu.dcache.overall_hits::total         5953956                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       149582                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         149582                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       149591                       # number of overall misses
system.cpu.dcache.overall_misses::total        149591                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13783751500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13783751500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13783751500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13783751500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6103509                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6103509                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6103547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6103547                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024508                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024508                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024509                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024509                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92148.463719                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92148.463719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92142.919694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92142.919694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        74227                       # number of writebacks
system.cpu.dcache.writebacks::total             74227                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        74725                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        74725                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        74725                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        74725                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        74857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74857                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74861                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6986417000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6986417000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6986750500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6986750500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012265                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012265                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012265                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012265                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93330.176203                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93330.176203                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93329.644274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93329.644274                       # average overall mshr miss latency
system.cpu.dcache.replacements                  74349                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4785506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4785506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11336000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11336000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4785658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4785658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74578.947368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74578.947368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9863500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9863500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73608.208955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73608.208955                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1168421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1168421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       149430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       149430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13772415500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13772415500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1317851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1317851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113389                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113389                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92166.335408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92166.335408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        74707                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        74707                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        74723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        74723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6976553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6976553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93365.543407                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93365.543407                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.236842                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.236842                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       333500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       333500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        83375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        83375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.200964                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6028845                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74861                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.533856                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.200964                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12282011                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12282011                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12413799000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
