#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 29 14:06:07 2022
# Process ID: 55840
# Current directory: D:/Code Try/CODExperiment/Lab2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent60332 D:\Code Try\CODExperiment\Lab2\project_1\project_1.xpr
# Log file: D:/Code Try/CODExperiment/Lab2/project_1/vivado.log
# Journal file: D:/Code Try/CODExperiment/Lab2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Code Try/CODExperiment/Lab2/project_1/project_1.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sim_1/new/temp.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
generate_target Simulation [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_ip_user_files -of_objects [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_simulation -of_objects [get_files {{D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sortSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_256_16.mif'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/DistMemCoe.coe'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sortSim_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:30 ; elapsed = 00:27:34 . Memory (MB): peak = 807.074 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:27:35 . Memory (MB): peak = 807.074 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 14:35:51 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 14:35:51 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sim_1/new/temp.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sim_1/new/temp.v}}
generate_target Simulation [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_ip_user_files -of_objects [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_simulation -of_objects [get_files {{D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sortSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_256_16.mif'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/DistMemCoe.coe'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sortSim_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:22 . Memory (MB): peak = 807.074 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:22 . Memory (MB): peak = 807.074 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/sortDownload.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/sortDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
generate_target Simulation [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_ip_user_files -of_objects [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_simulation -of_objects [get_files {{D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sortSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_256_16.mif'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/DistMemCoe.coe'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sortSim_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1964.629 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1964.629 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 14:42:46 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 14:42:46 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/sortDownload.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property top asd [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
generate_target Simulation [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci'
export_ip_user_files -of_objects [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci'
export_simulation -of_objects [get_files {{D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'asd' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_256_16.mif'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/DistMemCoe.coe'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj asd_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 9e4de33ea685422e93e8555a9b84a134 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot asd_behav xil_defaultlib.asd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9e4de33ea685422e93e8555a9b84a134 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot asd_behav xil_defaultlib.asd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'a' [D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sim_1/new/asd.v:80]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "asd_behav -key {Behavioral:sim_1:Functional:asd} -tclbatch {asd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source asd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file dist_mem_gen_0.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'asd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1995.645 ; gain = 31.016
set_property top fas [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
generate_target Simulation [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_ip_user_files -of_objects [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_simulation -of_objects [get_files {{D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {D:/Code Try/CODExperiment/Lab2/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
generate_target Simulation [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_ip_user_files -of_objects [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_simulation -of_objects [get_files {{D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fas' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_256_16.mif'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/DistMemCoe.coe'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fas_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2176.363 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2176.363 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: sortDownload
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2474.184 ; gain = 181.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sortDownload' [D:/Code Try/CODExperiment/Lab2/sortDownload.v:1]
INFO: [Synth 8-6157] synthesizing module 'IP_BothEdge' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:50]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:1]
INFO: [Synth 8-6157] synthesizing module 'signal_both_edge' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:29]
INFO: [Synth 8-6155] done synthesizing module 'signal_both_edge' (2#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:29]
INFO: [Synth 8-6155] done synthesizing module 'IP_BothEdge' (3#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:50]
INFO: [Synth 8-6157] synthesizing module 'IP' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:41]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (4#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IP' (5#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:41]
INFO: [Synth 8-6157] synthesizing module 'HexToSeg' [D:/Code Try/CODExperiment/Lab2/HexToSeg.v:1]
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab2/HexToSeg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HexToSeg' (6#1) [D:/Code Try/CODExperiment/Lab2/HexToSeg.v:1]
INFO: [Synth 8-6157] synthesizing module 'sort' [D:/Code Try/CODExperiment/Lab2/sort.v:1]
	Parameter Init bound to: 32'sb00000000000000000000000000000000 
	Parameter PreSort bound to: 1 - type: integer 
	Parameter SmallLoop1 bound to: 2 - type: integer 
	Parameter SmallLoop2 bound to: 3 - type: integer 
	Parameter SmallLoop3 bound to: 4 - type: integer 
	Parameter SmallLoop4 bound to: 5 - type: integer 
	Parameter SmallLoop5 bound to: 6 - type: integer 
	Parameter SmallLoop6 bound to: 7 - type: integer 
	Parameter SmallLoopFin bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'encoder_16bits' [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16bits' (7#1) [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_256_16' [D:/Code Try/CODExperiment/Lab2/project_1/.Xil/Vivado-55840-Yun/realtime/dist_mem_256_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_256_16' (8#1) [D:/Code Try/CODExperiment/Lab2/project_1/.Xil/Vivado-55840-Yun/realtime/dist_mem_256_16_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort.v:147]
WARNING: [Synth 8-5788] Register cnt_reg in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort.v:146]
WARNING: [Synth 8-5788] Register busy_reg in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort.v:149]
WARNING: [Synth 8-5788] Register i_reg in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort.v:46]
WARNING: [Synth 8-5788] Register j_reg in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort.v:152]
WARNING: [Synth 8-5788] Register max_reg in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort.v:155]
WARNING: [Synth 8-5788] Register temp_reg in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort.v:160]
INFO: [Synth 8-6155] done synthesizing module 'sort' (9#1) [D:/Code Try/CODExperiment/Lab2/sort.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sortDownload' (10#1) [D:/Code Try/CODExperiment/Lab2/sortDownload.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2511.059 ; gain = 218.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2528.953 ; gain = 236.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2528.953 ; gain = 236.172
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.dcp' for cell 'sort/dist_mem_256_16'
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2679.406 ; gain = 386.625
35 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2679.406 ; gain = 503.043
generate_target Simulation [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}]
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_ip_user_files -of_objects [get_files {D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'D:/Code'
WARNING: [Vivado 12-818] No files matched 'Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci'
export_simulation -of_objects [get_files {{D:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.xci}}] -directory {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/Code Try/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Code Try/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fas' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_256_16.mif'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/DistMemCoe.coe'
INFO: [SIM-utils-43] Exported 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fas_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:42 ; elapsed = 00:01:36 . Memory (MB): peak = 2679.406 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:01:36 . Memory (MB): peak = 2679.406 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Mar 29 14:54:16 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16.dcp' for cell 'sort/dist_mem_256_16'
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2722.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 16 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3376.383 ; gain = 557.566
close_design
set_property top testsort [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 15:00:04 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 15:00:04 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 29 15:05:52 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 29 15:05:52 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/impl_1/testsort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 15:41:09 2022...
