("lab4_alu:/\tlab4_alu ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_alu layout }:a"))) (((-5.687 -22.366) (108.052 39.646)) "a" "Layout" 2))("lab4_opt_clock_sim:/\tlab4_opt_clock_sim ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_opt_clock_sim schematic }:a"))) (((0.66875 -5.31875) (10.61875 -0.24375)) "a" "Schematics" 3))("lab4_signal_gen:/\tlab4_signal_gen ece4740 veriloga" (("open" (nil hierarchy "/{ece4740 lab4_signal_gen veriloga }:a"))) nil)("lab4_verif_sim:/\tlab4_verif_sim ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_verif_sim schematic }:a"))) (((-2.225 -3.73125) (9.425 2.175)) "a" "analogArtist-Schematic" 3))("lab4_alu:/\tlab4_alu ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_alu schematic }:r"))) (((-1.45625 -26.025) (15.31875 6.225)) "r" "Schematics XL" 17))("lab3_dff_onecell:/\tlab3_dff_onecell ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab3_dff_onecell schematic }:a"))) (((-1.45625 -3.65) (11.0875 6.125)) "a" "Schematics" 7))("lab4_reg_8bit:/\tlab4_reg_8bit ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_reg_8bit schematic }:a"))) (((1.975 -3.6375) (5.5 -1.0125)) "a" "Schematics" 2))("lab4_adder_8bit:/\tlab4_adder_8bit ece4740 symbol" (("open" (nil hierarchy "/{ece4740 lab4_adder_8bit symbol }:a"))) (((0.16875 -1.9) (5.58125 0.91875)) "a" "Symbol" 55))("lab4_and_8bit:/\tlab4_and_8bit ece4740 symbol" (("open" (nil hierarchy "/{ece4740 lab4_and_8bit symbol }:a"))) (((-1.0625 -2.09375) (4.63125 0.86875)) "a" "Symbol" 53))("lab4_inv_8bit:/\tlab4_inv_8bit ece4740 symbol" (("open" (nil hierarchy "/{ece4740 lab4_inv_8bit symbol }:a"))) (((-0.2625 -1.2625) (1.825 0.375)) "a" "Symbol" 51))