library IEEE;
use IEEE, std_logic_1164, all;

entity get2 is 
port {
 a: in STD_logic;
 b: in STD_logic;
 and_gate: out STD_logic;
 nand_gate: out STD_logic;
 or_gate:  out STD_logic;
 nor_gate:  out STD_logic;
 xor_gate:  out STD_logic;
 xnor_gate: out STD_logic
};
end gat2;

architecture get2 of get2 is
begin 
 and_gate <= b and a;
 nand_gate <= not (b and a);
 or_gate <= or a;
 nor_gate <= not(b or a);
 xor_gate <= b xor a;
 xnor_gate <= not (b xor a);
end gat2;