--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock BCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
LRCK        |    2.720(R)|      SLOW  |    0.186(R)|      SLOW  |BCLK_BUFGP        |   0.000|
            |    3.899(F)|      SLOW  |   -0.889(F)|      FAST  |BCLK_BUFGP        |   0.000|
RESET       |    8.053(R)|      SLOW  |   -2.717(R)|      FAST  |BCLK_BUFGP        |   0.000|
            |    7.556(F)|      SLOW  |   -3.197(F)|      FAST  |BCLK_BUFGP        |   0.000|
SDTI        |    3.661(R)|      SLOW  |   -0.832(R)|      SLOW  |BCLK_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CCLK        |    3.440(R)|      SLOW  |   -0.660(R)|      SLOW  |CLK_BUFGP         |   0.000|
LAST_EFFECT |    3.355(R)|      SLOW  |   -1.041(R)|      FAST  |CLK_BUFGP         |   0.000|
NEXT_EFFECT |    3.172(R)|      SLOW  |   -0.886(R)|      SLOW  |CLK_BUFGP         |   0.000|
PEDAL       |    3.418(R)|      SLOW  |   -1.663(R)|      FAST  |CLK_BUFGP         |   0.000|
RESET       |    7.681(R)|      SLOW  |   -0.605(R)|      SLOW  |CLK_BUFGP         |   0.000|
SPI_MOSI    |    1.138(R)|      SLOW  |   -0.243(R)|      SLOW  |CLK_BUFGP         |   0.000|
SPI_SCK     |    0.879(R)|      SLOW  |    0.000(R)|      SLOW  |CLK_BUFGP         |   0.000|
SPI_SS      |    1.002(R)|      SLOW  |    0.068(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock BCLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SDTO        |         7.606(F)|      SLOW  |         3.935(F)|      FAST  |BCLK_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
AVR_RX        |         8.653(R)|      SLOW  |         4.532(R)|      FAST  |CLK_BUFGP         |   0.000|
LED           |         9.968(R)|      SLOW  |         5.253(R)|      FAST  |CLK_BUFGP         |   0.000|
LED2          |        10.979(R)|      SLOW  |         6.296(R)|      FAST  |CLK_BUFGP         |   0.000|
LED3          |        10.261(R)|      SLOW  |         5.756(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_CHANNEL<0>|         9.324(R)|      SLOW  |         3.832(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_CHANNEL<1>|         9.288(R)|      SLOW  |         4.985(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_CHANNEL<2>|         9.318(R)|      SLOW  |         4.477(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_CHANNEL<3>|         9.027(R)|      SLOW  |         4.821(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_MISO      |         9.095(R)|      SLOW  |         3.937(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock BCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BCLK           |    3.353|         |    4.330|    6.267|
CLK            |         |         |    5.855|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BCLK           |    3.109|    2.157|         |         |
CLK            |   10.163|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SPI_SS         |SPI_MISO       |    6.578|
---------------+---------------+---------+


Analysis completed Sun Mar 04 15:29:50 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 299 MB



