============================================================
   Tang Dynasty, V6.1.154205
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/APP/Anlogic/bin/run.exe
   Built at =   16:13:58 Jan 20 2025
   Run by =     admin
   Run Date =   Mon Aug 11 16:26:06 2025

   Run on =     DESKT-CNBDGRPWD
============================================================
RUN-1002 : start command "import_device ph1_35p.db -package PH1P35MDG324 -speed 3"
ARC-1001 : Device Initialization.
ARC-1001 : ----------------------------------------------------------------
ARC-1001 :           OPTION          |          IO           |   SETTING   
ARC-1001 : ----------------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |        35 IOs         |    gpio    
ARC-1001 :            jtag           |  P13/P15/L14/R13/T13  |  dedicate  
ARC-1001 : ----------------------------------------------------------------
RUN-1003 : finish command "import_device ph1_35p.db -package PH1P35MDG324 -speed 3" in  2.026082s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (74.0%)

RUN-1004 : used memory is 369 MB, reserved memory is 369 MB, peak memory is 369 MB
RUN-1002 : start command "open_project LVDS_7_1.prj -noanalyze"
RUN-1002 : start command "import_db ../syn_1/LVDS_7_1_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1002 : start command "commit_param -step place"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1002 : start command "set_param place effort high"
RUN-1002 : start command "set_param place opt_timing high"
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      Parameters      |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        effort        |    high    |      medium      |   *    
RUN-1001 :    hfn_opt_effort    |   medium   |      medium      |        
RUN-1001 :    logic_level_opt   |    off     |       off        |        
RUN-1001 :   macro_performance  |    auto    |       auto       |        
RUN-1001 :      max_fanout      |   999999   |      999999      |        
RUN-1001 :      opt_timing      |    high    |      medium      |   *    
RUN-1001 :    post_place_opt    |    auto    |       auto       |        
RUN-1001 :      pr_strategy     |     1      |        1         |        
RUN-1001 : --------------------------------------------------------------
RUN-1002 : start command "insert_debugger"
RUN-1002 : start command "config_chipwatcher ../../chip_debugger/user.cwc"
KIT-5608 WARNING: chipwatcher ram data error: trigger position 128, sample number 8192, data length 753664.
KIT-1004 : chipwatcher: sanity check successfully
KIT-1004 : Chipwatcher code = 1000111111001001
KIT-1004 : ConfigChipWatcher: import watcher inst test_case completed, there are 10 view node(s), 34 trigger net(s), 34 data net(s).
RUN-1002 : start command "compile_watcher"
KIT-1004 : Ooc flow for module top_debug_hub is running...
RUN-1002 : start command "import_db -mode ooc cw/debug_hub/top_debug_hub_ooc.db"
USR-1600 : Load OOC design OOC Model: top_debug_hub .
RUN-1001 : Import OOC design success TD_VERSION=6.1.154205 , DB_VERSION=46204
KIT-1004 : Ooc flow for module test_case is running...
RUN-1002 : start command "import_db -mode ooc cw/test_case/test_case_ooc.db"
USR-1600 : Load OOC design OOC Model: test_case .
RUN-1001 : Import OOC design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1003 : finish command "compile_watcher" in  7.266898s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (1.7%)

RUN-1004 : used memory is 402 MB, reserved memory is 401 MB, peak memory is 402 MB
RUN-1002 : start command "pack -eco"
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Stage 1 | Legalize Phy Inst
SYN-1011 : Flatten model design_top_wrapper
SYN-1001 : End Stage 1 | Legalize Phy Inst; Time: 0.009614s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (162.5%); Memory(MB): used = 402, reserved = 401, peak = 403;

RUN-1003 : finish command "insert_debugger" in  7.297236s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (2.1%)

RUN-1004 : used memory is 402 MB, reserved memory is 401 MB, peak memory is 403 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/APP/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 16 thread(s) with high effort.
PHY-1001 : Stage 1 | Initialize Design
PHY-1001 : Stage 1.1 | Build Design
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model design_top_wrapper
PHY-1001 : End Stage 1.1 | Build Design; Time: 0.013160s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 403, reserved = 401, peak = 403;

PHY-1001 : Stage 1.2 | Optimize Design
OPT-1001 : Stage 1.2.1 | Simplify Lut
OPT-1001 : End Stage 1.2.1 | Simplify Lut; Time: 0.004075s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (383.5%); Memory(MB): used = 403, reserved = 401, peak = 403;

OPT-1001 : Stage 1.2.2 | Sweep
OPT-1001 : End Stage 1.2.2 | Sweep; Time: 0.002372s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 403, reserved = 401, peak = 403;

OPT-1001 : Stage 1.2.3 | Merge Lut
OPT-1001 : Start remap optimization ...
RUN-1001 :   Added 0 lut1 for undup drivers
OPT-1001 : skip lut merge since lut number 1278 is similar to or less than reg number 2510
OPT-1001 : End Stage 1.2.3 | Merge Lut; Time: 0.001080s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 403, reserved = 401, peak = 403;

OPT-1001 : Stage 1.2.4 | Synthesize High-fanout Net
OPT-1001 : Start high-fanout net optimization ...
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |         0          
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |      0      |         0          
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  0.000049s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 403, reserved = 401, peak = 403.
OPT-1001 : End Stage 1.2.4 | Synthesize High-fanout Net; Time: 0.000088s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 403, reserved = 401, peak = 403;

OPT-1001 : End physical optimization;  0.007725s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (202.3%)

PHY-1001 : End Stage 1.2 | Optimize Design; Time: 0.007764s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (201.3%); Memory(MB): used = 403, reserved = 401, peak = 403;

PHY-1001 : Stage 1.3 | Initialize Clock
PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Synthesized
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : There are total 3979 instances
RUN-0007 : 1278 luts, 2510 seqs, 16 mslices, 95 lslices, 42 pads, 14 brams, 0 dsps
RUN-1001 : There are total 4364 nets
RUN-6004 WARNING: There are 51 nets with only 1 pin.
RUN-1001 : 3012 nets have 2 pins
RUN-1001 : 847 nets have [3 - 5] pins
RUN-1001 : 313 nets have [6 - 10] pins
RUN-1001 : 113 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-1001 : End Stage 1.3 | Initialize Clock; Time: 0.291318s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (91.2%); Memory(MB): used = 406, reserved = 401, peak = 406;

PHY-1001 : End Stage 1 | Initialize Design; Time: 0.315674s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (89.1%); Memory(MB): used = 406, reserved = 401, peak = 406;

PHY-1001 : Stage 2 | Global Placement
RUN-0007 : Control Set = 34
PHY-1001 : Stage 2.1 | Place Fixed Instances
PHY-1001 : End Stage 2.1 | Place Fixed Instances; Time: 0.008716s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 418, reserved = 413, peak = 418;

PHY-1001 : Stage 2.2 | Global Placement Step 1
PHY-1001 : Stage 2.2.1 | Update Timing
RUN-1002 : start command "start_timer"
TMR-2502 : Net delay update with mode: Synthesized
PHY-3001 : tot_pins 36597 tot_hfn_pins 1701 perc. 4 tot_hhfn_pins 0 perc. 0
PHY-1001 : End Stage 2.2.1 | Update Timing; Time: 0.283539s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.2%); Memory(MB): used = 424, reserved = 420, peak = 424;

PHY-0007 : Cell area utilization is 6%
PHY-3001 : Clustering ...
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : No need to merge 9x9 Dsps.
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-1001 : End Stage 2.2 | Global Placement Step 1; Time: 1.300543s wall, 4.390625s user + 0.218750s system = 4.609375s CPU (354.4%); Memory(MB): used = 426, reserved = 422, peak = 426;

PHY-1001 : Stage 2.3 | RAM/DSP Legalization and Detailed Placement
PHY-1001 : Stage 2.3.1 | Legalization
PHY-3001 : Before Legalized: Len = 276093
PHY-3001 : After Legalized: Len = 277481, Over = 10.1875
PHY-1001 : End Stage 2.3.1 | Legalization; Time: 0.002409s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 426, reserved = 422, peak = 426;

PHY-1001 : Stage 2.3.2 | Detailed Placement
PHY-3001 : Detailed placement for RAM/DSP ...
PHY-0007 : Initial: WL Cost = 21120, TD Cost = 1281.22, WNS = 528, TNS = 0, Nums per T = 140, Range Limit = 2x32
PHY-0007 : Finally: WL Cost = 21040, TD Cost = 1281.22, WL Ratio = 0.996212, TD Ratio = 1, WNS = 528, TNS = 0
RUN-1001 : Print Detailed placement's Summary information
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :             |  Total  |  Accept  |  Reject by overFlow  |  Reject by worseCost  |  Failed by noTarget  |  Failed by gridCheck  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   RAM/DSPs  |   140   |    1     |          0           |          139          |          0           |           0           
RUN-1001 :    Macros   |    0    |    0     |          0           |           0           |          0           |           0           
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : finish command "detailed_place" in  0.238580s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (124.4%)

PHY-1001 : End Stage 2.3.2 | Detailed Placement; Time: 0.240624s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (123.4%); Memory(MB): used = 427, reserved = 422, peak = 428;

PHY-1001 : End Stage 2.3 | RAM/DSP Legalization and Detailed Placement; Time: 0.243266s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (122.0%); Memory(MB): used = 427, reserved = 422, peak = 428;

PHY-1001 : Stage 2.4 | Global Placement Step 2
PHY-1001 : Stage 2.4.1 | Refresh Congestion
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2975.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 301536, over cnt = 347(0%), over = 1275, worst = 25
PHY-1001 : End global iterations;  0.147652s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (116.4%)

PHY-1001 : Congestion index: top1 = 73.65, top5 = 45.04, top10 = 29.04, top15 = 21.20.
PHY-1001 : End Stage 2.4.1 | Refresh Congestion; Time: 0.335515s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (107.1%); Memory(MB): used = 476, reserved = 470, peak = 476;

PHY-1001 : Stage 2.4.2 | Update Timing
PHY-1001 : End Stage 2.4.2 | Update Timing; Time: 0.117019s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.5%); Memory(MB): used = 476, reserved = 471, peak = 476;

PHY-1001 : End Stage 2.4 | Global Placement Step 2; Time: 1.298531s wall, 5.062500s user + 0.140625s system = 5.203125s CPU (400.7%); Memory(MB): used = 477, reserved = 471, peak = 477;

PHY-1001 : Stage 2.5 | RAM/DSP Detailed Placement
PHY-1001 : Stage 2.5.1 | Detailed Placement
PHY-3001 : Detailed placement for RAM/DSP ...
PHY-0007 : Initial: WL Cost = 13080.2, TD Cost = 2188.97, WNS = 499, TNS = 0, Nums per T = 140, Range Limit = 2x32
PHY-0007 : Finally: WL Cost = 13080.2, TD Cost = 2188.97, WL Ratio = 1, TD Ratio = 1, WNS = 499, TNS = 0
RUN-1001 : Print Detailed placement's Summary information
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :             |  Total  |  Accept  |  Reject by overFlow  |  Reject by worseCost  |  Failed by noTarget  |  Failed by gridCheck  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   RAM/DSPs  |   140   |    0     |          0           |          140          |          0           |           0           
RUN-1001 :    Macros   |    0    |    0     |          0           |           0           |          0           |           0           
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : finish command "detailed_place" in  0.242942s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.9%)

PHY-1001 : End Stage 2.5.1 | Detailed Placement; Time: 0.244772s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.1%); Memory(MB): used = 477, reserved = 472, peak = 477;

PHY-1001 : Stage 2.5.2 | Spreading
OPT-1001 : Total overflow 72.72 peak overflow 1.94
PHY-3001 : Spreading for sector grids.
PHY-3001 : tot_capacity: 48, usage_cnt: 25, movable_cnt: 37
PHY-3001 : End spreading;  0.015345s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (916.4%)

PHY-1001 : End Stage 2.5.2 | Spreading; Time: 0.015375s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (914.6%); Memory(MB): used = 477, reserved = 472, peak = 478;

PHY-1001 : End Stage 2.5 | RAM/DSP Detailed Placement; Time: 0.268631s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (151.2%); Memory(MB): used = 477, reserved = 472, peak = 478;

PHY-1001 : Stage 2.6 | Optimize Design
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer"
OPT-1001 : Total overflow 72.72 peak overflow 1.94
OPT-1001 : Stage 2.6.1 | Synthesize High-fanout Net
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in Manhattan mode
RUN-1002 : start command "start_timer"
OPT-1001 : End timing update;  0.304561s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (97.5%)

OPT-1001 : Start: WNS 499 TNS 0 NUM_FEPS 0
OPT-1001 : Total overflow 72.72 peak overflow 1.94
OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2/2842.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 176896, over cnt = 354(0%), over = 1377, worst = 23
PHY-1001 : End global iterations;  0.106200s wall, 0.187500s user + 0.109375s system = 0.296875s CPU (279.5%)

PHY-1001 : Congestion index: top1 = 53.07, top5 = 33.32, top10 = 22.98, top15 = 16.29.
RUN-1002 : start command "start_timer"
OPT-1001 : Total overflow 74.44 peak overflow 2.62
PHY-3001 : Spreading for sector grids.
PHY-3001 : tot_capacity: 48, usage_cnt: 25, movable_cnt: 37
PHY-3001 : End spreading;  0.013658s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (1258.4%)

PHY-3001 : Final: Len = 156907, Over = 22.75
PHY-3001 : End incremental placement;  0.938540s wall, 1.968750s user + 0.171875s system = 2.140625s CPU (228.1%)

OPT-1001 : Total overflow 74.44 peak overflow 2.62
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :         REG        |      1      |         3          
RUN-1001 :        LUT6        |      0      |         0          
RUN-1001 :        LUT5        |      0      |         0          
RUN-1001 :        LUT4        |      1      |         3          
RUN-1001 :        LUT3        |      0      |         0          
RUN-1001 :        LUT2        |      3      |         9          
RUN-1001 :        TOTAL       |      5      |         15         
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  1.282224s wall, 2.328125s user + 0.187500s system = 2.515625s CPU (196.2%)

OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.116969s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.5%)

OPT-1001 : Current memory(MB): used = 478, reserved = 473, peak = 479.
OPT-1001 : End Stage 2.6.1 | Synthesize High-fanout Net; Time: 1.405380s wall, 2.437500s user + 0.187500s system = 2.625000s CPU (186.8%); Memory(MB): used = 478, reserved = 473, peak = 479;

OPT-1001 : Stage 2.6.2 | Optimize Bottleneck
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1124/2772.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 176528, over cnt = 323(0%), over = 950, worst = 13
PHY-1002 : len = 188640, over cnt = 176(0%), over = 314, worst = 13
PHY-1002 : len = 195072, over cnt = 38(0%), over = 69, worst = 8
PHY-1002 : len = 196768, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 197024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.201653s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (124.0%)

PHY-1001 : Congestion index: top1 = 50.15, top5 = 33.88, top10 = 24.10, top15 = 17.48.
OPT-1001 : End congestion update;  0.282775s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (121.6%)

OPT-0007 : Start: WNS 528 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 528 TNS 0 NUM_FEPS 0 with 7 cells processed and 175 slack improved
OPT-0007 : Iter 2: improved WNS 528 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 528 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : Overall commit ratio 0.64
OPT-1001 : End bottleneck based optimization;  0.327357s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (119.3%)

OPT-1001 : Current memory(MB): used = 479, reserved = 473, peak = 479.
OPT-1001 : End Stage 2.6.2 | Optimize Bottleneck; Time: 0.333801s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (117.0%); Memory(MB): used = 479, reserved = 473, peak = 479;

OPT-1001 : Stage 2.6.3 | Optimize Path
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2762/2770.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 197056, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 197072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021054s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (222.6%)

PHY-1001 : Congestion index: top1 = 50.18, top5 = 33.90, top10 = 24.09, top15 = 17.47.
OPT-1001 : End congestion update;  0.101599s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.7%)

OPT-0007 : Start: WNS 528 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 558 TNS 0 NUM_FEPS 0 with 6 cells processed and 207 slack improved
OPT-0007 : Iter 2: improved WNS 558 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : Overall commit ratio 0.50
OPT-1001 : End path based optimization;  0.211398s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.5%)

OPT-1001 : Current memory(MB): used = 479, reserved = 473, peak = 480.
OPT-1001 : End Stage 2.6.3 | Optimize Path; Time: 0.217828s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (107.6%); Memory(MB): used = 479, reserved = 473, peak = 480;

OPT-1001 : Stage 2.6.4 | Remap
OPT-1001 : Start remap optimization ...
OPT-0007 : Start: WNS 558 TNS 0 NUM_FEPS 0
OPT-1001 : RemapOpt: identify 0 lut pair candidates and remap 0 pairs successfully
OPT-1001 : End remap optimization;  0.009938s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : End Stage 2.6.4 | Remap; Time: 0.015767s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.1%); Memory(MB): used = 479, reserved = 473, peak = 480;

OPT-0007 : End flow prepack: WNS 558 TNS 0 NUM_FEPS 0
OPT-1001 : End physical optimization;  2.158075s wall, 3.250000s user + 0.218750s system = 3.468750s CPU (160.7%)

PHY-1001 : End Stage 2.6 | Optimize Design; Time: 2.158109s wall, 3.250000s user + 0.218750s system = 3.468750s CPU (160.7%); Memory(MB): used = 479, reserved = 473, peak = 480;

PHY-1001 : Stage 2.7 | Packing
SYN-4011 : Packing model "design_top_wrapper" (AL_USER_NORMAL) with 3788/5077 primitive instances ...
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : There are total 1643 instances
RUN-1001 : 16 mslices, 1547 lslices, 42 pads, 14 brams, 0 dsps
RUN-1001 : There are total 3788 nets
RUN-6004 WARNING: There are 51 nets with only 1 pin.
RUN-1001 : 2496 nets have 2 pins
RUN-1001 : 833 nets have [3 - 5] pins
RUN-1001 : 270 nets have [6 - 10] pins
RUN-1001 : 97 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer"
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 183290, Over = 33.5
PHY-1001 : Stage 2.7.1 | Refresh Congestion
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1431/2831.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 216464, over cnt = 228(0%), over = 438, worst = 6
PHY-1002 : len = 219728, over cnt = 141(0%), over = 226, worst = 6
PHY-1002 : len = 222848, over cnt = 60(0%), over = 101, worst = 6
PHY-1002 : len = 225504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.150372s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (83.1%)

PHY-1001 : Congestion index: top1 = 56.29, top5 = 38.09, top10 = 26.94, top15 = 19.48.
PHY-1001 : End Stage 2.7.1 | Refresh Congestion; Time: 0.236933s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (92.3%); Memory(MB): used = 495, reserved = 488, peak = 495;

PHY-1001 : Stage 2.7.2 | Update Timing
RUN-1002 : start command "start_timer"
PHY-1001 : End Stage 2.7.2 | Update Timing; Time: 0.341149s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.8%); Memory(MB): used = 495, reserved = 488, peak = 495;

PHY-1001 : End Stage 2.7 | Packing; Time: 1.577308s wall, 2.406250s user + 0.046875s system = 2.453125s CPU (155.5%); Memory(MB): used = 495, reserved = 488, peak = 495;

PHY-1001 : Stage 2.8 | Legalization
PHY-3001 : Before Legalized: Len = 164699
RUN-1001 : Legalization top10 inst displacement:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |  Bounded  |  Height  |        Location        |  Disp. (slots)  |  Disp. (grids)  |                                        Name                                        
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     N     |    1     |  x28y42z6 to x30y41z4  |       26        |        3        |   u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[3]_syn_2    
RUN-1001 :     2    |     N     |    1     |  x18y30z4 to x19y28z4  |       24        |        3        |                  debug_hub_top/U_0_register/ip_ctrl_reg[46]_syn_3                  
RUN-1001 :     3    |     N     |    1     |  x18y30z3 to x20y29z3  |       24        |        3        |        debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[93]_syn_3         
RUN-1001 :     4    |     N     |    1     |  x24y36z4 to x21y36z4  |       24        |        3        |   u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[5]_syn_2    
RUN-1001 :     5    |     N     |    1     |  x24y44z0 to x21y44z0  |       24        |        3        |                debug_hub_top/U_0_register/stat_sel_cnt_reg[0]_syn_6                
RUN-1001 :     6    |     N     |    1     |  x18y30z7 to x20y31z7  |       24        |        3        |                  debug_hub_top/U_0_register/ip_ctrl_reg[20]_syn_3                  
RUN-1001 :     7    |     N     |    1     |  x28y42z3 to x30y41z3  |       24        |        3        |                 debug_hub_top/U_0_register/stat_sync_reg[2]_syn_3                  
RUN-1001 :     8    |     N     |    1     |  x18y30z2 to x15y30z2  |       24        |        3        |        debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[93]_syn_3         
RUN-1001 :     9    |     N     |    1     |  x18y30z5 to x16y29z5  |       24        |        3        |                  debug_hub_top/U_0_register/ip_ctrl_reg[93]_syn_3                  
RUN-1001 :    10    |     N     |    1     |  x29y42z7 to x29y45z5  |       22        |        3        |  u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2]_syn_3  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : After Legalized: Len = 205423, Over = 0
PHY-1001 : End Stage 2.8 | Legalization; Time: 0.067283s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (92.9%); Memory(MB): used = 511, reserved = 507, peak = 511;

PHY-1001 : Stage 2.9 | Global Placement Step 3
PHY-1001 : Stage 2.9.1 | Refresh Congestion
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 180/3106.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 233520, over cnt = 302(0%), over = 533, worst = 6
PHY-1002 : len = 238848, over cnt = 134(0%), over = 223, worst = 6
PHY-1002 : len = 244144, over cnt = 21(0%), over = 30, worst = 3
PHY-1002 : len = 244368, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 244496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.263338s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (100.9%)

PHY-1001 : Congestion index: top1 = 52.52, top5 = 38.17, top10 = 27.99, top15 = 20.71.
PHY-1001 : End Stage 2.9.1 | Refresh Congestion; Time: 0.349266s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (98.4%); Memory(MB): used = 511, reserved = 507, peak = 511;

PHY-1001 : Stage 2.9.2 | Update Timing
PHY-1001 : End Stage 2.9.2 | Update Timing; Time: 0.130241s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (108.0%); Memory(MB): used = 511, reserved = 507, peak = 511;

PHY-1001 : End Stage 2.9 | Global Placement Step 3; Time: 0.620785s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (163.6%); Memory(MB): used = 511, reserved = 507, peak = 511;

PHY-1001 : Stage 2.10 | Final Legalization
PHY-3001 : Before Legalized: Len = 164607
RUN-1001 : Legalization top10 inst displacement:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |  Bounded  |  Height  |        Location        |  Disp. (slots)  |  Disp. (grids)  |                                        Name                                        
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     N     |    1     |  x28y42z5 to x31y42z1  |       28        |        3        |   u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[3]_syn_2    
RUN-1001 :     2    |     N     |    1     |  x28y42z5 to x31y42z2  |       27        |        3        |   u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[5]_syn_2    
RUN-1001 :     3    |     N     |    1     |  x24y43z3 to x21y43z5  |       26        |        3        |                debug_hub_top/U_0_register/ctrl_shift_reg[105]_syn_3                
RUN-1001 :     4    |     N     |    1     |  x27y39z6 to x30y39z5  |       25        |        3        |                debug_hub_top/U_0_register/ctrl_preamble_reg_syn_13                 
RUN-1001 :     5    |     N     |    1     |  x24y36z5 to x21y36z6  |       25        |        3        |   u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[6]_syn_2    
RUN-1001 :     6    |     N     |    1     |  x28y42z2 to x30y41z2  |       24        |        3        |   u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_data_reg[3]_syn_2    
RUN-1001 :     7    |     N     |    1     |  x24y35z7 to x22y34z7  |       24        |        3        |             test_case/wrapper_cwc_top/U_cwc/bus_control_reg[97]_syn_3              
RUN-1001 :     8    |     N     |    1     |  x15y38z6 to x14y36z7  |       23        |        3        |                  debug_hub_top/U_0_register/ip_ctrl_reg[54]_syn_3                  
RUN-1001 :     9    |     N     |    1     |  x24y35z7 to x22y35z1  |       22        |        2        |                    debug_hub_top/slave_0_control_reg[133]_syn_3                    
RUN-1001 :    10    |     N     |    1     |  x24y36z7 to x22y37z5  |       22        |        3        |  u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6]_syn_3  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : After Legalized: Len = 198957, Over = 0
PHY-1001 : End Stage 2.10 | Final Legalization; Time: 0.072960s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.1%); Memory(MB): used = 516, reserved = 509, peak = 516;

PHY-1001 : End Stage 2 | Global Placement; Time: 7.632658s wall, 16.953125s user + 0.671875s system = 17.625000s CPU (230.9%); Memory(MB): used = 516, reserved = 509, peak = 516;

PHY-1001 : Stage 3 | Detailed Placement
PHY-1001 : Stage 3.1 | SLICE Detailed Placement
PHY-1001 : Stage 3.1.1 | Spreading
PHY-3001 : Design contains 31 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : tot_capacity: 48, usage_cnt: 26, movable_cnt: 38
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 24 x 4 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 604 overflows spread with total dist 12202 and max dist 130.
PHY-3001 : Iter 2: 15 overflows spread with total dist 564 and max dist 160.
PHY-3001 : total displace: 30973, max displace: 117.
PHY-3001 : End spreading;  0.492158s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (101.6%)

PHY-1001 : End Stage 3.1.1 | Spreading; Time: 0.492217s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (101.6%); Memory(MB): used = 516, reserved = 509, peak = 516;

PHY-3001 : Detailed placement for SLICE ...
PHY-1001 : Stage 3.1.2 | Update Timing
PHY-1001 : End Stage 3.1.2 | Update Timing; Time: 0.120401s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.8%); Memory(MB): used = 516, reserved = 510, peak = 516;

PHY-1001 : Stage 3.1.3 | Refresh Congestion
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 694/3195.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 259664, over cnt = 244(0%), over = 374, worst = 7
PHY-1002 : len = 262064, over cnt = 145(0%), over = 200, worst = 5
PHY-1002 : len = 266064, over cnt = 26(0%), over = 32, worst = 4
PHY-1002 : len = 266704, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 266704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.201436s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (116.4%)

PHY-1001 : Congestion index: top1 = 53.22, top5 = 39.97, top10 = 29.59, top15 = 22.02.
PHY-1001 : End Stage 3.1.3 | Refresh Congestion; Time: 0.293647s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.1%); Memory(MB): used = 516, reserved = 510, peak = 516;

PHY-0007 : Initial: WL Cost = 16968.7, TD Cost = 6236.26, WNS = 78, TNS = 0, Nums per T = 14600, Range Limit = 4x8
PHY-0007 : Finally: WL Cost = 15195.3, TD Cost = 4532.78, WL Ratio = 0.895491, TD Ratio = 0.726843, WNS = 23, TNS = 0
RUN-1001 : Print Detailed placement's Summary information
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :           |  Total   |  Accept  |  Reject by overFlow  |  Reject by worseCost  |  Failed by noTarget  |  Failed by gridCheck  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Slices  |  116800  |   3153   |          0           |        108068         |          0           |         5579          
RUN-1001 :   Macros  |   586    |    2     |          0           |          584          |          0           |           0           
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : finish command "detailed_place" in  2.015124s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (116.3%)

PHY-3001 : Final: Len = 202654, Over = 0
PHY-1001 : End Stage 3.1 | SLICE Detailed Placement; Time: 2.660286s wall, 2.984375s user + 0.000000s system = 2.984375s CPU (112.2%); Memory(MB): used = 516, reserved = 509, peak = 516;

PHY-1001 : Stage 3.2 | Optimize Design
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Stage 3.2.1 | Synthesize High-fanout Net
OPT-1001 : Start high-fanout net optimization ...
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 990/3074.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 236784, over cnt = 255(0%), over = 406, worst = 5
PHY-1002 : len = 240240, over cnt = 108(0%), over = 148, worst = 5
PHY-1002 : len = 241904, over cnt = 61(0%), over = 80, worst = 4
PHY-1002 : len = 243712, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 243712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.189462s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (123.7%)

PHY-1001 : Congestion index: top1 = 50.95, top5 = 37.34, top10 = 27.83, top15 = 20.65.
PHY-1001 : End incremental global routing;  0.275070s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (119.3%)

OPT-1001 : Update timing in global mode
OPT-1001 : End timing update;  0.153026s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.1%)

OPT-1001 : Start: WNS 737 TNS 0 NUM_FEPS 0
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 3072/3082.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 243936, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 243936, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 243936, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 243936, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End global iterations;  0.042871s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.9%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 37.43, top10 = 27.92, top15 = 20.71.
RUN-1002 : start command "start_timer"
PHY-3001 : Legalized: Len = 203972, Over = 0
PHY-3001 : Design contains 31 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : tot_capacity: 48, usage_cnt: 26, movable_cnt: 38
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 24 x 4 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 20 overflows spread with total dist 460 and max dist 86.
PHY-3001 : total displace: 25570, max displace: 93.
PHY-3001 : End spreading;  0.056230s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (111.2%)

PHY-3001 : Final: Len = 204854, Over = 0
PHY-3001 : End incremental placement;  0.570586s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (128.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |         0          
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        OTHER       |      1      |         9          
RUN-1001 :        TOTAL       |      1      |         9          
RUN-1001 : ------------------------------------------------------
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.130878s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.5%)

OPT-1001 : Start merging over-dups
OPT-1001 : Start: WNS 287 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : End incremental placement; No cells to be placed.
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial: Len = 204694, Over = 0
PHY-3001 : Design contains 31 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : tot_capacity: 48, usage_cnt: 26, movable_cnt: 38
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 24 x 4 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 25220, max displace: 23.
PHY-3001 : End spreading;  0.031560s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (99.0%)

PHY-3001 : Final: Len = 204694, Over = 0
PHY-3001 : End incremental legalization;  0.069529s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (89.9%)

PHY-1001 : Populate physical database on model design_top_wrapper.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End merging over-dups. Total 2 instances are merged,  0.358328s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (100.3%)

OPT-1001 : End high-fanout net optimization;  1.408823s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (117.6%)

OPT-1001 : Update timing in Manhattan mode
RUN-1002 : start command "start_timer"
OPT-1001 : End timing update;  0.336595s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.5%)

OPT-1001 : Current memory(MB): used = 516, reserved = 509, peak = 516.
OPT-1001 : End Stage 3.2.1 | Synthesize High-fanout Net; Time: 1.752054s wall, 1.953125s user + 0.046875s system = 2.000000s CPU (114.2%); Memory(MB): used = 516, reserved = 509, peak = 516;

OPT-1001 : Stage 3.2.2 | Optimize Bottleneck
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 3021/3048.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 242704, over cnt = 25(0%), over = 25, worst = 1
PHY-1002 : len = 242704, over cnt = 25(0%), over = 25, worst = 1
PHY-1002 : len = 242704, over cnt = 25(0%), over = 25, worst = 1
PHY-1002 : len = 242704, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End global iterations;  0.044255s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.9%)

PHY-1001 : Congestion index: top1 = 50.80, top5 = 37.36, top10 = 27.83, top15 = 20.59.
OPT-1001 : End congestion update;  0.134530s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.9%)

OPT-0007 : Start: WNS 287 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 302 TNS 0 NUM_FEPS 0 with 9 cells processed and 674 slack improved
OPT-0007 : Iter 2: improved WNS 302 TNS 0 NUM_FEPS 0 with 2 cells processed and 70 slack improved
OPT-0007 : Iter 3: improved WNS 302 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 4: improved WNS 302 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : Overall commit ratio 0.79
OPT-1001 : End bottleneck based optimization;  0.237311s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.8%)

OPT-1001 : Current memory(MB): used = 516, reserved = 509, peak = 516.
OPT-1001 : End Stage 3.2.2 | Optimize Bottleneck; Time: 0.243830s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.1%); Memory(MB): used = 516, reserved = 509, peak = 516;

OPT-1001 : Stage 3.2.3 | Optimize Path
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 3005/3048.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 242768, over cnt = 31(0%), over = 34, worst = 2
PHY-1002 : len = 242768, over cnt = 31(0%), over = 34, worst = 2
PHY-1002 : len = 242768, over cnt = 31(0%), over = 34, worst = 2
PHY-1002 : len = 242768, over cnt = 31(0%), over = 34, worst = 2
PHY-1001 : End global iterations;  0.044513s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.3%)

PHY-1001 : Congestion index: top1 = 50.37, top5 = 37.30, top10 = 27.82, top15 = 20.58.
OPT-1001 : End congestion update;  0.133129s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.6%)

OPT-0007 : Start: WNS 302 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 378 TNS 0 NUM_FEPS 0 with 8 cells processed and 700 slack improved
OPT-0007 : Iter 2: improved WNS 378 TNS 0 NUM_FEPS 0 with 2 cells processed and 88 slack improved
OPT-0007 : Iter 3: improved WNS 378 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : Overall commit ratio 1.00
OPT-1001 : End path based optimization;  0.220521s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.2%)

OPT-1001 : Current memory(MB): used = 516, reserved = 509, peak = 516.
OPT-1001 : End Stage 3.2.3 | Optimize Path; Time: 0.227919s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.8%); Memory(MB): used = 516, reserved = 509, peak = 516;

OPT-1001 : Stage 3.2.4 | Physical Optimization
OPT-1001 : End Stage 3.2.4 | Physical Optimization; Time: 0.006616s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 516, reserved = 509, peak = 516;

OPT-1001 : Stage 3.2.5 | Swap Pins
OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS 378 TNS 0 NUM_FEPS 0
OPT-1001 : Successfully optimized 0 instances
OPT-1001 : End pin optimization;  0.024311s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.5%)

OPT-1001 : Current memory(MB): used = 516, reserved = 509, peak = 516.
OPT-1001 : End Stage 3.2.5 | Swap Pins; Time: 0.031060s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.6%); Memory(MB): used = 516, reserved = 509, peak = 516;

OPT-1001 : Stage 3.2.6 | Optimize Beeline
OPT-1001 : Start beeline optimization...
OPT-1001 : Start: WNS 378 TNS 0 NUM_FEPS 0
PHY-5062 WARNING: Possible clk overflow in IO bank 32; which may ends up with routing violation.
RUN-1001 : Bank 32:
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     #    |  type   |                  Driver Instance                  |                         Net                          
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   pclk1  |  clock  |           u_rx_pll_odd/u_rx_pll/bufg_c0           |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  
RUN-1001 :   pclk2  |  clock  |          u_rx_pll_even/u_rx_pll/bufg_c0           |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  
RUN-1001 :   pclk3  |  clock  |           u_tx_pll_even/u_tpll/bufg_c0            |             u_lvds_tx_wrapper/I_clk_1x_e             
RUN-1001 :   pclk4  |  clock  |            u_tx_pll_odd/u_tpll/bufg_c0            |             u_lvds_tx_wrapper/I_clk_1x_o             
RUN-1001 :   sclk1  |  clock  |  u_lvds_rx_wrapper/I_clk_3p5x_o_created_gclkinst  |         u_lvds_rx_wrapper/I_clk_3p5x_o_syn_1         
RUN-1001 :   sclk2  |  clock  |   u_lvds_tx_wrapper/I_clk_3p5x_created_gclkinst   |          u_lvds_tx_wrapper/I_clk_3p5x_syn_1          
RUN-1001 :   sclk3  |  clock  |  u_lvds_rx_wrapper/I_clk_3p5x_e_created_gclkinst  |         u_lvds_rx_wrapper/I_clk_3p5x_e_syn_1         
RUN-1001 :   sclk4  |  clock  |           u_tx_pll_even/u_tpll/bufg_c0            |             u_lvds_tx_wrapper/I_clk_1x_e             
RUN-1001 :   sclk5  |  clock  |            u_tx_pll_odd/u_tpll/bufg_c0            |             u_lvds_tx_wrapper/I_clk_1x_o             
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Beeline DP, 293 out of 1030 (28.45)%; hop = 412.
PHY-1001 : Beeline DP, 107 out of 751 (14.25)%; hop = 151.
PHY-1001 : Beeline DP, 60 out of 697 (8.61)%; hop = 90.
PHY-1001 : Beeline DP, 41 out of 674 (6.08)%; hop = 60.
PHY-1001 : Beeline DP, 32 out of 667 (4.80)%; hop = 50.
PHY-1001 : Beeline optimization intraPLB, 300 1-hop(37.93%), 330 2-hop(41.72%), 85 3-hop(10.75%), 76 others ( 9.61%)
PHY-1001 :  1.000469s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (101.5%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 400, 2-hop 747, 3-hop 456, 4-hop 139, other 372 
OPT-1001 : End beeline optimization;  1.137806s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (100.2%)

OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.139765s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.6%)

OPT-1001 : End Stage 3.2.6 | Optimize Beeline; Time: 1.290656s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.5%); Memory(MB): used = 517, reserved = 511, peak = 517;

OPT-0007 : End flow postpack: WNS 319 TNS 0 NUM_FEPS 0
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 2015/2748.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 244048, over cnt = 141(0%), over = 208, worst = 5
PHY-1002 : len = 244048, over cnt = 141(0%), over = 208, worst = 5
PHY-1002 : len = 244048, over cnt = 141(0%), over = 208, worst = 5
PHY-1002 : len = 244048, over cnt = 141(0%), over = 208, worst = 5
PHY-1001 : End global iterations;  0.093350s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (117.2%)

PHY-1001 : Congestion index: top1 = 51.83, top5 = 37.38, top10 = 27.46, top15 = 20.34.
RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 319 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.368421
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 319ps with logic level 1 
RUN-1001 :       #2 path slack 322ps with logic level 1 
RUN-1001 :       #3 path slack 374ps with logic level 1 
RUN-1001 :       #4 path slack 377ps with logic level 1 
RUN-1001 :       #5 path slack 378ps with logic level 1 
RUN-1001 :       #6 path slack 381ps with logic level 1 
RUN-1001 :       #7 path slack 394ps with logic level 1 
RUN-1001 :       #8 path slack 394ps with logic level 1 
RUN-1001 :       #9 path slack 394ps with logic level 1 
RUN-1001 :       #10 path slack 394ps with logic level 1 
OPT-1001 : End physical optimization;  3.765785s wall, 3.937500s user + 0.078125s system = 4.015625s CPU (106.6%)

PHY-1001 : End Stage 3.2 | Optimize Design; Time: 3.765850s wall, 3.937500s user + 0.078125s system = 4.015625s CPU (106.6%); Memory(MB): used = 517, reserved = 511, peak = 518;

RUN-0007 : Control Set = 126
PHY-1001 : End Stage 3 | Detailed Placement; Time: 6.445344s wall, 6.953125s user + 0.078125s system = 7.031250s CPU (109.1%); Memory(MB): used = 517, reserved = 511, peak = 518;

PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-1001 : Stage 4 | Optimize Design
RUN-1002 : start command "report_qor -step place -file place.qor"
RUN-1002 : start command "start_timer"
RUN-1001 : Generating global routing grids ...
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |          319                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     FMAX                  |    10.032MHz                |
|     WNS path clock period |     100000ps                |
|     Hold WNS              |         -335                |
|     Hold TNS              |      -134429                |
|     Num of violated H-EP  |         1941                |
-----------------------------------------------------------
| Wire length               |       212300                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |         1544                |
|     slices percentage     |        7.28%                |
|     #RAMs                 |           14                |
|     #DSPs                 |            0                |
|     #DRAMHARDCON          |            0                |
-----------------------------------------------------------
| Congestion                |                             |
|     Top 1% tile util      |           44                |
|     Top 1% tile avg util  |       51.43%                |
|     Over 100% util #tile  |            0                |
-----------------------------------------------------------
Report place stage QoR done.

RUN-1002 : start command "report_analysis manhattan -timing -slack_threshold 2000 -max_path_num 3 -extend_path"
RUN-1002 : start command "start_timer"
RUN-1001 :  WNS 319 TNS 0 NUM_FEPS 0
RUN-1001 : Critial Path Info
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Path  |  Slack  |  ClockSkew  |  ClockPeriod  |  LogicLevel(AvgPerLevelDelay)  |  PathDelay  |  Logic_Delay Percent%  |  Largest CellDelay  |  Largest NetDelay  |    Startcell    |     Endcell     |  Key_Net Num  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |   319   |      0      |     40000     |           1 (40319)            |     426     |           0            |          0          |        426         |  SLICE [18,29]  |  SLICE [15,29]  |       1       
RUN-1001 :    2    |   322   |      0      |     40000     |           1 (40322)            |     426     |           0            |          0          |        426         |  SLICE [18,29]  |  SLICE [15,29]  |       1       
RUN-1001 :    3    |   374   |      0      |     40000     |           1 (40374)            |     371     |           0            |          0          |        371         |  SLICE [14,37]  |  SLICE [16,36]  |       1       
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Chip size (768, 1280) with 80 row and 48 column
RUN-1001 : Key Net Info
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   #Fanout  |  Slack  |  Delay  |  DRLen(#global_seg/#local_seg)  |  ManhattanLen  |       Bbox        |  DriverMovable  |  LoadMovable  |                             Net                              
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :      1     |   319   |   426   |             0 (0/0)             |       3        |  [15,29] [18,29]  |       yes       |      yes      |  debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[46]   
RUN-1001 :      1     |   322   |   426   |             0 (0/0)             |       3        |  [15,29] [18,29]  |       yes       |      yes      |  debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[142]  
RUN-1001 :      1     |   374   |   371   |             0 (0/0)             |       3        |  [14,36] [16,37]  |       yes       |      yes      |   debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[9]   
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-0008 : Extended Paths Information
RUN-0008 : ----------------------------------------------------------------------------------------------
RUN-0008 :   Characteristics   |  WorstPath to SP        |  Current Path           |  WorstPath from EP
RUN-0008 : ----------------------------------------------------------------------------------------------
RUN-0008 :   REQUIREMENT       |  100.000                |  1.000                  |  40.000
RUN-0008 :   PATH_DELAY        |  2.508                  |  0.617                  |  0.724
RUN-0008 :   LOGIC_DELAY       |  0.863(34%)             |  0.191(30%)             |  0.199(27%)
RUN-0008 :   NET_DELAY         |  1.645(66%)             |  0.426(70%)             |  0.525(73%)
RUN-0008 :   CLOCK_SKEW        |  0.054                  |  0.000                  |  0.000
RUN-0008 :   SLACK             |  97.054                 |  0.319                  |  38.942
RUN-0008 :   MAX_FANOUT        |  43                     |  1                      |  1
RUN-0008 :   LOGIC_LEVEL       |  2                      |  0                      |  0
RUN-0008 :   LOGIC_PATH        |  LUT6 LUT2              |                         |  
RUN-0008 :   STARTPOINT_CLOCK  |  config_inst.cwc_tck_o  |  config_inst.cwc_tck_o  |  I_clk
RUN-0008 :   ENDPOINT_CLOCK    |  config_inst.cwc_tck_o  |  I_clk                  |  I_clk
RUN-0008 :   STARTPOINT_PIN    |  .oqb                   |  .oqa                   |  .oqb
RUN-0008 :   ENDPOINT_PIN      |  .cea                   |  .ima                   |  .ima
RUN-0008 : ----------------------------------------------------------------------------------------------
PHY-1001 : End Stage 4 | Optimize Design; Time: 1.059941s wall, 1.234375s user + 0.078125s system = 1.312500s CPU (123.8%); Memory(MB): used = 519, reserved = 511, peak = 519;

OPT-1001 : QoR tracer report on placement steps:
     WNS [   incr ]     TNS [   incr ]    FEPS [   incr ]      CELL [     incr ]        WL [     incr ]    CONG [   incr ]    PDES [   incr ]   RT(s) [   incr ]   MEM(mb) [     incr ]
       0 [      0 ]       0 [      0 ]       0 [      0 ]      3973 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]       403 [        0 ] : preplace:simplify_lut
       0 [      0 ]       0 [      0 ]       0 [      0 ]      3973 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]       403 [        0 ] : preplace:sweep
       0 [      0 ]       0 [      0 ]       0 [      0 ]      3973 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]       403 [        0 ] : preplace:lut_merge
       0 [      0 ]       0 [      0 ]       0 [      0 ]      3973 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]       403 [        0 ] : preplace:hfn_opt
     499 [    499 ]       0 [      0 ]       0 [      0 ]      3979 [        6 ]    156111 [   156111 ]   73.21 [  73.21 ]       0 [      0 ]       3 [      3 ]       478 [       75 ] : init_place
     528 [     29 ]       0 [      0 ]       0 [      0 ]      3994 [       15 ]    156321 [      210 ]   52.58 [ -20.63 ]       0 [      0 ]       5 [      2 ]       479 [        1 ] : prepack:hfn_opt
     528 [      0 ]       0 [      0 ]       0 [      0 ]      3994 [        0 ]    156561 [      240 ]   49.68 [  -2.89 ]       0 [      0 ]       5 [      0 ]       479 [        0 ] : prepack:bn_opt
     558 [     30 ]       0 [      0 ]       0 [      0 ]      3994 [        0 ]    156727 [      166 ]   49.71 [   0.03 ]       0 [      0 ]       5 [      0 ]       480 [        1 ] : prepack:path_opt
     558 [      0 ]       0 [      0 ]       0 [      0 ]      3994 [        0 ]    156727 [        0 ]   49.71 [   0.00 ]       0 [      0 ]       5 [      0 ]       480 [        0 ] : prepack:remap_opt
    -240 [   -798 ]    -240 [   -240 ]       1 [      1 ]      1643 [    -2351 ]    182584 [    25857 ]   49.71 [   0.00 ]       0 [      0 ]       6 [      1 ]       488 [        8 ] : pack
      78 [    318 ]       0 [    240 ]       0 [     -1 ]      1643 [        0 ]    198251 [    15667 ]   52.16 [   2.45 ]       0 [      0 ]       8 [      2 ]       516 [       28 ] : post_pack_place
      78 [      0 ]       0 [      0 ]       0 [      0 ]      1643 [        0 ]    227300 [    29049 ]   52.16 [   0.00 ]       0 [      0 ]       8 [      0 ]       516 [        0 ] : post_pack_spreading
      23 [    -55 ]       0 [      0 ]       0 [      0 ]      1643 [        0 ]    201948 [   -25352 ]   52.74 [   0.58 ]       0 [      0 ]      10 [      2 ]       516 [        0 ] : post_pack_dp
     287 [    264 ]       0 [      0 ]       0 [      0 ]      1624 [      -19 ]    202304 [      356 ]   50.58 [  -2.16 ]       0 [      0 ]      12 [      2 ]       516 [        0 ] : postpack:hfn_opt
     302 [     15 ]       0 [      0 ]       0 [      0 ]      1624 [        0 ]    202624 [      320 ]   50.24 [  -0.34 ]       0 [      0 ]      12 [      0 ]       516 [        0 ] : postpack:bn_opt
     378 [     76 ]       0 [      0 ]       0 [      0 ]      1624 [        0 ]    203394 [      770 ]   49.87 [  -0.37 ]       0 [      0 ]      12 [      0 ]       516 [        0 ] : postpack:path_opt
     378 [      0 ]       0 [      0 ]       0 [      0 ]      1624 [        0 ]    203394 [        0 ]   49.87 [   0.00 ]       0 [      0 ]      12 [      0 ]       516 [        0 ] : postpack:aggressive_opt
     378 [      0 ]       0 [      0 ]       0 [      0 ]      1624 [        0 ]    203394 [        0 ]   49.87 [   0.00 ]       0 [      0 ]      12 [      0 ]       516 [        0 ] : postpack:pin_opt
     319 [    -59 ]       0 [      0 ]       0 [      0 ]      1624 [        0 ]    212300 [     8906 ]   49.87 [   0.00 ]       0 [      0 ]      14 [      2 ]       517 [        1 ] : postpack:beeline_opt

RUN-1003 : finish command "place" in  15.520833s wall, 25.484375s user + 0.828125s system = 26.312500s CPU (169.5%)

RUN-1004 : used memory is 519 MB, reserved memory is 511 MB, peak memory is 519 MB
RUN-1002 : start command "update_timing -mode manhattan"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "report_timing_summary -file LVDS_7_1_place.timing"
RUN-1002 : start command "report_area -io_info -file LVDS_7_1_phy.area"
SYN-4034 : The count of slices with lut is 895.
SYN-4035 : The count of slices with lut+ripple is 95.
RUN-1001 : standard
***Report Model: design_top_wrapper Device: PH1P35MDG324***

Design Statistics
#IO                        30   out of    160   18.75%
  #input                   19
  #output                  11
  #inout                    0
#lut6                    1006   out of  21216    4.74%
#reg                     2497
  #slice reg             2497   out of  42432    5.88%
  #pad reg                  0

Utilization Statistics
#slice                   1544   out of  21216    7.28%
  #used ram                16
    #dram lut               0
    #shifter lut           16
  #used logic            1528
    #with luts            895
    #with adder            95
    #reg only             538
#f7mux                      0   out of  10608    0.00%
#f8mux                      0   out of   5304    0.00%
#eram                      14   out of    108   12.96%
  #eram20k                 14
  #fifo20k                  0
#dsp                        0   out of     40    0.00%
#shifter                    2
#ddr_byte                   0   out of     12    0.00%
#mipi_tx                    0   out of      2    0.00%
#mipi_rx                    0   out of      2    0.00%
#pad                       42   out of    160   26.25%
#pll                        4   out of      6   66.67%
#gclk                      11   out of     32   34.38%
#lclk                       0   out of     12    0.00%
#sclk                       0   out of     48    0.00%
#mlclk                      0   out of      6    0.00%
#ioclk                      0   out of     18    0.00%

RUN-1002 : start command "flow_status -file place_flow.status -append_files place.qor"
Location         : D:\APP\Anlogic\fpga_project\I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel\td_project\LVDS_7_1_Runs\phy_1
Running with     : Tang Dynasty v6.1.154205
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : design_top_wrapper
Device           : PH1P35MDG324
Speed            : 3

Timing Mode      : manhattan
Setup            : WNS   319ps  TNS        0ps  NUM_FEPS     0
Hold             : WNS  -335ps  TNS  -134429ps  NUM_FEPS  1941

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       place      |    1     |  15s(88%)   |    25(96%)    |        519        |        519        
RUN-1001 :   import_device  |    1     |   2s(11%)   |     1(3%)     |        369        |        369        
RUN-1001 :     import_db    |    3     |   0s(0%)    |     0(0%)     |        402        |        402        
RUN-1001 :       pack       |    1     |   0s(0%)    |     0(0%)     |        402        |        402        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    6     |     17s     |      26       |        519        |        519        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1002 : start command "report_clock_utilization -file place_clock_utilization.txt"
RUN-1002 : start command "export_db LVDS_7_1_place.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step route"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1002 : start command "set_param route fix_hold on"
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -----------------------------------------------------------
RUN-1001 :       effort      |   normal   |      normal      |        
RUN-1001 :      fix_hold     |     on     |       off        |   *    
RUN-1001 :   post_route_opt  |    auto    |       auto       |        
RUN-1001 :       timing      |   normal   |      normal      |        
RUN-1001 : -----------------------------------------------------------
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/APP/Anlogic/license/Anlogic.lic
PHY-5062 WARNING: Possible clk overflow in IO bank 32; which may ends up with routing violation.
RUN-1001 : Bank 32:
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     #    |  type   |                  Driver Instance                  |                         Net                          
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   pclk1  |  clock  |           u_rx_pll_odd/u_rx_pll/bufg_c0           |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  
RUN-1001 :   pclk2  |  clock  |          u_rx_pll_even/u_rx_pll/bufg_c0           |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  
RUN-1001 :   pclk3  |  clock  |           u_tx_pll_even/u_tpll/bufg_c0            |             u_lvds_tx_wrapper/I_clk_1x_e             
RUN-1001 :   pclk4  |  clock  |            u_tx_pll_odd/u_tpll/bufg_c0            |             u_lvds_tx_wrapper/I_clk_1x_o             
RUN-1001 :   sclk1  |  clock  |  u_lvds_rx_wrapper/I_clk_3p5x_o_created_gclkinst  |         u_lvds_rx_wrapper/I_clk_3p5x_o_syn_1         
RUN-1001 :   sclk2  |  clock  |   u_lvds_tx_wrapper/I_clk_3p5x_created_gclkinst   |          u_lvds_tx_wrapper/I_clk_3p5x_syn_1          
RUN-1001 :   sclk3  |  clock  |  u_lvds_rx_wrapper/I_clk_3p5x_e_created_gclkinst  |         u_lvds_rx_wrapper/I_clk_3p5x_e_syn_1         
RUN-1001 :   sclk4  |  clock  |           u_tx_pll_even/u_tpll/bufg_c0            |             u_lvds_tx_wrapper/I_clk_1x_e             
RUN-1001 :   sclk5  |  clock  |            u_tx_pll_odd/u_tpll/bufg_c0            |             u_lvds_tx_wrapper/I_clk_1x_o             
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Reconnected 2 VDD pins with routing demanding
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-1001 : Working orders of clock nets being processed in bank assignment:
PHY-1001 : test_case/wrapper_cwc_top/cwc_trig_clk_syn_5;
PHY-1001 : u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk;
PHY-1001 : u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk;
PHY-1001 : cwc_jtck;
PHY-1001 : u_lvds_tx_wrapper/I_clk_1x_e;
PHY-1001 : u_lvds_tx_wrapper/I_clk_1x_o;
PHY-1001 : u_lvds_rx_wrapper/I_clk_3p5x_e_syn_1;
PHY-1001 : u_lvds_rx_wrapper/I_clk_3p5x_o_syn_1;
PHY-1001 : u_lvds_tx_wrapper/I_clk_3p5x_syn_1;
PHY-1001 : I_lvds_rx_clk_e_syn_4;
PHY-1001 : I_lvds_rx_clk_o_syn_4;
PHY-1001 : Internal bound Intnl_0_0_25_40 is being created by clock I_clk through SCLK.
PHY-1001 : Internal bound Intnl_25_0_23_40 is being created by clock rx_clk_e_out0 through SCLK.
PHY-1001 : Internal bound Intnl_0_40_25_40 is being created by clock config_inst.cwc_tck_o through SCLK.
PHY-1001 : Internal bound Intnl_25_40_19_40 is being created by clock rx_clk_o_out0 through SCLK.
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][23,39]; Utilization: 6 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                    Leading Clock                     |       Type        |                                        Buffer                                         |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |  (infered sclk)   |  test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1  |           293            
RUN-1001 :    2    |                       cwc_jtck                       |  (infered sclk)   |                     config_inst_syn_1_auto_created_sclk_s_0_l_bk2                     |           146            
RUN-1001 :    3    |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |  (infered sclk)   |               u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3               |            48            
RUN-1001 :    4    |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |  (infered sclk)   |              u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4               |            22            
RUN-1001 :    5    |             u_lvds_tx_wrapper/I_clk_1x_o             |  (infered sclk)   |                u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_0_l_bk5                |            13            
RUN-1001 :    6    |             u_lvds_tx_wrapper/I_clk_1x_e             |  (infered sclk)   |               u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_0_l_bk6                |            12            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [24,0][47,39]; Utilization: 5 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                    Leading Clock                     |       Type        |                                        Buffer                                         |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |  (infered sclk)   |              u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1               |           126            
RUN-1001 :    2    |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |  (infered sclk)   |  test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2  |            61            
RUN-1001 :    3    |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |  (infered sclk)   |               u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3               |            38            
RUN-1001 :    4    |                       cwc_jtck                       |  (infered sclk)   |                     config_inst_syn_1_auto_created_sclk_s_0_r_bk4                     |            33            
RUN-1001 :    5    |             u_lvds_tx_wrapper/I_clk_1x_e             |  (infered sclk)   |               u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_0_r_bk5                |            1             
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][23,79]; Utilization: 6 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                    Leading Clock                     |       Type        |                                        Buffer                                         |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                       cwc_jtck                       |  (infered sclk)   |                     config_inst_syn_1_auto_created_sclk_s_1_l_bk1                     |            80            
RUN-1001 :    2    |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |  (infered sclk)   |  test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2  |            67            
RUN-1001 :    3    |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |  (infered sclk)   |               u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk3               |            40            
RUN-1001 :    4    |                I_lvds_rx_clk_e_syn_4                 |  (infered sclk)   |          I_lvds_rx_clk_e_dup_1_created_gclkinst_auto_created_sclk_s_1_l_bk4           |            5             
RUN-1001 :    5    |                I_lvds_rx_clk_o_syn_4                 |  (infered sclk)   |          I_lvds_rx_clk_o_dup_1_created_gclkinst_auto_created_sclk_s_1_l_bk5           |            5             
RUN-1001 :    6    |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |  (infered sclk)   |              u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk6               |            5             
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [24,40][43,79]; Utilization: 9 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                    Leading Clock                     |       Type        |                                        Buffer                                         |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |  (infered sclk)   |               u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1               |           189            
RUN-1001 :    2    |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |  (infered sclk)   |              u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2               |           152            
RUN-1001 :    3    |                       cwc_jtck                       |  (infered sclk)   |                     config_inst_syn_1_auto_created_sclk_s_1_r_bk3                     |            41            
RUN-1001 :    4    |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |  (infered sclk)   |  test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk4  |            27            
RUN-1001 :    5    |             u_lvds_tx_wrapper/I_clk_1x_e             |  (infered sclk)   |               u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5                |            9             
RUN-1001 :    6    |         u_lvds_rx_wrapper/I_clk_3p5x_e_syn_1         |  (infered sclk)   |      u_lvds_rx_wrapper/I_clk_3p5x_e_created_gclkinst_auto_created_sclk_s_1_r_bk6      |            8             
RUN-1001 :    7    |         u_lvds_rx_wrapper/I_clk_3p5x_o_syn_1         |  (infered sclk)   |      u_lvds_rx_wrapper/I_clk_3p5x_o_created_gclkinst_auto_created_sclk_s_1_r_bk7      |            8             
RUN-1001 :    8    |             u_lvds_tx_wrapper/I_clk_1x_o             |  (infered sclk)   |                u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8                |            8             
RUN-1001 :    9    |          u_lvds_tx_wrapper/I_clk_3p5x_syn_1          |  (infered sclk)   |       u_lvds_tx_wrapper/I_clk_3p5x_created_gclkinst_auto_created_sclk_s_1_r_bk9       |            8             
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1725 instances
RUN-1001 : 16 mslices, 1528 lslices, 42 pads, 14 brams, 0 dsps
RUN-1001 : There are total 3854 nets
RUN-6002 WARNING: There are 29 undriven nets.
RUN-6003 WARNING: There are 29 nets without any pin.
RUN-6004 WARNING: There are 35 nets with only 1 pin.
RUN-1001 : 2481 nets have 2 pins
RUN-1001 : 863 nets have [3 - 5] pins
RUN-1001 : 281 nets have [6 - 10] pins
RUN-1001 : 107 nets have [11 - 20] pins
RUN-1001 : 53 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer"
PHY-1001 : 16 mslices, 1528 lslices, 42 pads, 14 brams, 0 dsps

PHY-1001 : Stage 1 | Global Routing
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 232800, over cnt = 241(0%), over = 408, worst = 7
PHY-1002 : len = 236800, over cnt = 93(0%), over = 147, worst = 4
PHY-1002 : len = 240304, over cnt = 7(0%), over = 10, worst = 3
PHY-1002 : len = 240336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.207040s wall, 0.218750s user + 0.171875s system = 0.390625s CPU (188.7%)

PHY-1001 : Congestion index: top1 = 50.80, top5 = 36.18, top10 = 26.64, top15 = 19.66.
PHY-1001 : End global routing;  0.307255s wall, 0.328125s user + 0.171875s system = 0.500000s CPU (162.7%)

PHY-1001 : End Stage 1 | Global Routing; Time: 0.307288s wall, 0.328125s user + 0.171875s system = 0.500000s CPU (162.7%); Memory(MB): used = 532, reserved = 639, peak = 532;

PHY-1001 : Stage 2 | Detail Routing
PHY-1001 : Stage 2.1 | Build Routing Design
PHY-1001 : Routing in high effort: false
PHY-1001 : Routing Mode: normal
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 8.948287s wall, 110.953125s user + 0.109375s system = 111.062500s CPU (1241.2%)

PHY-1001 : Generate nets ...
PHY-1032 : Net u_lvds_rx_wrapper/u1_lvds_lane/u_error_dect/O_error_flag with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u1_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[7] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u1_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[6] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u1_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[5] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u2_lvds_lane/u_error_dect/O_error_flag with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_data[6] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_data[5] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_data[4] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u3_lvds_lane/u_error_dect/O_error_flag with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_data[6] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u4_lvds_lane/u_error_dect/O_error_flag with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[7] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[6] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[5] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u5_lvds_lane/u_error_dect/O_error_flag with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/O_align_valid with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u6_lvds_lane/u_error_dect/O_error_flag with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u6_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[7] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u6_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[6] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/O_align_data[6] with 0 non-virtual pins; routing is skipped.
PHY-1032 Similar messages will be suppressed.
RUN-1001 : Generate nets statistics:
RUN-1001 : ------------------------------
RUN-1001 :         Type        |  Nets   
RUN-1001 : ------------------------------
RUN-1001 :        Route        |  3557   
RUN-1001 :      DontRoute      |   297   
RUN-1001 :      RouteSinks     |  10501  
RUN-1001 :   RouteEntitySinks  |    0    
RUN-1001 :       Lut2Dff       |    0    
RUN-1001 :       Ram2Dff       |    0    
RUN-1001 :      Carry2Dff      |    0    
RUN-1001 : ------------------------------
RUN-1001 : DR clock net summary:
RUN-1001 : ---------------------------------------------------------------------------------
RUN-1001 :   Net Idx  |                       Net Name                       |  Clock Type  
RUN-1001 : ---------------------------------------------------------------------------------
RUN-1001 :      1     |                I_lvds_rx_clk_e_dup_1                 |    Normal    
RUN-1001 :      2     |                I_lvds_rx_clk_e_syn_4                 |    Normal    
RUN-1001 :      3     |                I_lvds_rx_clk_o_dup_1                 |    Normal    
RUN-1001 :      4     |                I_lvds_rx_clk_o_syn_4                 |    Normal    
RUN-1001 :      5     |                       cwc_jtck                       |    Normal    
RUN-1001 :      6     |                   cwc_jtck_leading                   |    Normal    
RUN-1001 :      7     |        test_case/wrapper_cwc_top/cwc_trig_clk        |    Normal    
RUN-1001 :      8     |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |    Normal    
RUN-1001 :      9     |            u_lvds_rx_wrapper/I_clk_3p5x_e            |    Normal    
RUN-1001 :     10     |         u_lvds_rx_wrapper/I_clk_3p5x_e_syn_1         |    Normal    
RUN-1001 :     11     |            u_lvds_rx_wrapper/I_clk_3p5x_o            |    Normal    
RUN-1001 :     12     |         u_lvds_rx_wrapper/I_clk_3p5x_o_syn_1         |    Normal    
RUN-1001 :     13     |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |    Normal    
RUN-1001 :     14     |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |    Normal    
RUN-1001 :     15     |             u_lvds_tx_wrapper/I_clk_1x_e             |    Normal    
RUN-1001 :     16     |             u_lvds_tx_wrapper/I_clk_1x_o             |    Normal    
RUN-1001 :     17     |             u_lvds_tx_wrapper/I_clk_3p5x             |    Normal    
RUN-1001 :     18     |          u_lvds_tx_wrapper/I_clk_3p5x_syn_1          |    Normal    
RUN-1001 :     19     |           u_rx_pll_even/u_rx_pll/clk0_buf            |    Normal    
RUN-1001 :     20     |            u_rx_pll_odd/u_rx_pll/clk0_buf            |    Normal    
RUN-1001 :     21     |            u_tx_pll_even/u_tpll/clk0_buf             |    Normal    
RUN-1001 :     22     |             u_tx_pll_odd/u_tpll/clk0_buf             |    Normal    
RUN-1001 : ---------------------------------------------------------------------------------
RUN-1001 : DR clock buffer summary:
RUN-1001 : -----------------------------------------------------------------------------------------------
RUN-1001 :   Idx  |                                         Name                                          
RUN-1001 : -----------------------------------------------------------------------------------------------
RUN-1001 :    1   |  test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1  
RUN-1001 :    2   |                     config_inst_syn_1_auto_created_sclk_s_0_l_bk2                     
RUN-1001 :    3   |               u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3               
RUN-1001 :    4   |              u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4               
RUN-1001 :    5   |                u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_0_l_bk5                
RUN-1001 :    6   |               u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_0_l_bk6                
RUN-1001 :    7   |              u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1               
RUN-1001 :    8   |  test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2  
RUN-1001 :    9   |               u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3               
RUN-1001 :   10   |                     config_inst_syn_1_auto_created_sclk_s_0_r_bk4                     
RUN-1001 :   11   |               u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_0_r_bk5                
RUN-1001 :   12   |                     config_inst_syn_1_auto_created_sclk_s_1_l_bk1                     
RUN-1001 :   13   |  test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2  
RUN-1001 :   14   |               u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk3               
RUN-1001 :   15   |          I_lvds_rx_clk_e_dup_1_created_gclkinst_auto_created_sclk_s_1_l_bk4           
RUN-1001 :   16   |          I_lvds_rx_clk_o_dup_1_created_gclkinst_auto_created_sclk_s_1_l_bk5           
RUN-1001 :   17   |              u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk6               
RUN-1001 :   18   |               u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1               
RUN-1001 :   19   |              u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2               
RUN-1001 :   20   |                     config_inst_syn_1_auto_created_sclk_s_1_r_bk3                     
RUN-1001 :   21   |  test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk4  
RUN-1001 :   22   |               u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5                
RUN-1001 :   23   |      u_lvds_rx_wrapper/I_clk_3p5x_e_created_gclkinst_auto_created_sclk_s_1_r_bk6      
RUN-1001 :   24   |      u_lvds_rx_wrapper/I_clk_3p5x_o_created_gclkinst_auto_created_sclk_s_1_r_bk7      
RUN-1001 :   25   |                u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8                
RUN-1001 :   26   |       u_lvds_tx_wrapper/I_clk_3p5x_created_gclkinst_auto_created_sclk_s_1_r_bk9       
RUN-1001 : -----------------------------------------------------------------------------------------------
PHY-1001 : End Stage 2.1 | Build Routing Design; Time: 9.006744s wall, 111.000000s user + 0.109375s system = 111.109375s CPU (1233.6%); Memory(MB): used = 810, reserved = 809, peak = 810;

PHY-1001 : Stage 2.2 | Tile Base Routing
PHY-1001 : 68 nets need to preroute.
PHY-1001 : len = 0, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End Stage 2.2 | Tile Base Routing; Time: 0.120447s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (972.9%); Memory(MB): used = 812, reserved = 812, peak = 813;

PHY-1001 : Stage 2.3 | Clock Nets Routing
PHY-1001 : Routed 1% nets.
PHY-1001 : len = 177456, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End Stage 2.3 | Clock Nets Routing; Time: 0.783764s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (99.7%); Memory(MB): used = 849, reserved = 848, peak = 849;

PHY-1001 : Stage 2.4 | Routing Initialization
PHY-1001 : Stage 2.4.1 | Normal Nets Routing
PHY-1001 : Routed 92% nets.
PHY-1001 : len = 511024, over cnt = 1411(0%), over = 1452, worst = 3, crit = 0
PHY-1001 : End Stage 2.4.1 | Normal Nets Routing; Time: 1.234601s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (145.5%); Memory(MB): used = 856, reserved = 855, peak = 856;

PHY-1001 : Stage 2.4.2 | Update Timing
RUN-1002 : start command "start_timer"
TMR-2502 : Net delay update with mode: Routed
PHY-1001 : 0/3482(0%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = 0.061, TNS(ns) = 0.000, FEP = 0 | Hold: WNS(ns) = -0.967, TNS(ns) = -34.170, FEP = 192.
PHY-1001 : End Stage 2.4.2 | Update Timing; Time: 0.635231s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.8%); Memory(MB): used = 871, reserved = 870, peak = 871;

PHY-1001 : End Stage 2.4 | Routing Initialization; Time: 1.871979s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (130.2%); Memory(MB): used = 871, reserved = 870, peak = 871;

PHY-1001 : Stage 2.5 | Routing Optimization
PHY-1001 : Stage 2.5.1 | Phase 1
PHY-1001 : Stage 2.5.1.1 | Hold TimeOptimization
PHY-1001 : Processed 149 pins with HWNS -0.967ns HTNS -34.170ns FEP 192 took 0.0882612 seconds.
PHY-1001 : End Stage 2.5.1.1 | Hold TimeOptimization; Time: 0.088310s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.2%); Memory(MB): used = 917, reserved = 916, peak = 917;

PHY-1001 : Stage 2.5.1.2 | Setup TimeOptimization
PHY-1001 : End Stage 2.5.1.2 | Setup TimeOptimization; Time: 0.019932s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.4%); Memory(MB): used = 917, reserved = 916, peak = 917;

PHY-1001 : Stage 2.5.1.3 | Rip-up And ReRoute
PHY-0007 : Congestion: {46.49, 35.47, 26.85, 20.06}; Timing: {0.061ns, 0.000ns, 0}
PHY-1001 : len = 511024, over cnt = 1411(0%), over = 1452, worst = 3, crit = 0
PHY-1001 : Build lut bridge;  0.085738s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (91.1%)

PHY-1001 : Iter 1: len = 512464, over cnt = 405(0%), over = 406, worst = 2, crit = 0, time(s) = 1.12
PHY-1001 : Iter 2: len = 512512, over cnt = 274(0%), over = 274, worst = 1, crit = 0, time(s) = 0.31
PHY-1001 : Iter 3: len = 512944, over cnt = 213(0%), over = 213, worst = 1, crit = 0, time(s) = 0.22
PHY-1001 : Iter 4: len = 514896, over cnt = 119(0%), over = 119, worst = 1, crit = 0, time(s) = 0.11
PHY-1001 : Iter 5: len = 516672, over cnt = 56(0%), over = 56, worst = 1, crit = 0, time(s) = 0.16
PHY-1001 : Iter 6: len = 516976, over cnt = 46(0%), over = 46, worst = 1, crit = 0, time(s) = 0.08
PHY-1001 : Iter 7: len = 517328, over cnt = 39(0%), over = 39, worst = 1, crit = 0, time(s) = 0.08
PHY-1001 : Iter 8: len = 519216, over cnt = 1(0%), over = 1, worst = 1, crit = 0, time(s) = 0.05
PHY-1001 : Iter 9: len = 519248, over cnt = 0(0%), over = 0, worst = 0, crit = 0, time(s) = 0.06
PHY-1001 : Update congestion ...
PHY-1001 : top1  = 41.42(S52.06, N43.61, E38.52, W45.45, I71.18, O55.67)
PHY-1001 : top5  = 33.28(S39.57, N31.35, E26.44, W33.54, I42.55, O37.30)
PHY-1001 : top10 = 26.02(S29.87, N22.82, E18.84, W25.76, I27.23, O26.55)
PHY-1001 : top15 = 19.85(S22.11, N16.68, E13.43, W19.23, I18.24, O17.86)
PHY-1001 : End update congestion; 0.009505s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End Stage 2.5.1.3 | Rip-up And ReRoute; Time: 2.627657s wall, 2.765625s user + 0.062500s system = 2.828125s CPU (107.6%); Memory(MB): used = 917, reserved = 916, peak = 917;

PHY-1001 : Stage 2.5.1.4 | Update Timing
PHY-1001 : 3/3482(0%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -0.153, TNS(ns) = -0.311, FEP = 3 | Hold: WNS(ns) = -0.945, TNS(ns) = -32.668, FEP = 189.
PHY-1001 : End Stage 2.5.1.4 | Update Timing; Time: 0.220579s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.2%); Memory(MB): used = 917, reserved = 916, peak = 917;

PHY-1001 : Stage 2.5.1.5 | Commit Data
PHY-1001 : Commit to database ...
PHY-1001 : End Stage 2.5.1.5 | Commit Data; Time: 0.014900s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (209.7%); Memory(MB): used = 917, reserved = 917, peak = 917;

PHY-1001 : End Stage 2.5.1 | Phase 1; Time: 3.213998s wall, 3.437500s user + 0.062500s system = 3.500000s CPU (108.9%); Memory(MB): used = 917, reserved = 917, peak = 917;

PHY-1001 : Stage 2.5.2 | Phase 2
PHY-1001 : Stage 2.5.2.1 | Hold TimeOptimization
PHY-1001 : Processed 147 pins with HWNS -0.855ns HTNS -24.797ns FEP 113 took 0.152748 seconds.
PHY-1001 : End Stage 2.5.2.1 | Hold TimeOptimization; Time: 0.152796s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.3%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Stage 2.5.2.2 | Setup TimeOptimization
PHY-1001 : Start to optimize timing with net base ...
PHY-1001 : Iter 1; Processed 3 pins with SWNS 0.038ns STNS 0.000ns FEP 0 took 0.0167099 seconds.
PHY-1001 : End Stage 2.5.2.2 | Setup TimeOptimization; Time: 0.038356s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.5%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Stage 2.5.2.3 | Rip-up And ReRoute
PHY-1001 : len = 529568, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : Iter 1: len = 529248, over cnt = 0(0%), over = 0, worst = 0, crit = 0, time(s) = 0.03
PHY-1001 : Update congestion ...
PHY-1001 : top1  = 41.89(S52.77, N44.01, E38.92, W45.69, I71.18, O55.67)
PHY-1001 : top5  = 33.79(S40.06, N31.90, E27.00, W34.01, I42.55, O37.30)
PHY-1001 : top10 = 26.60(S30.39, N23.43, E19.53, W26.30, I27.23, O26.55)
PHY-1001 : top15 = 20.33(S22.55, N17.21, E14.06, W19.68, I18.24, O17.86)
PHY-1001 : End update congestion; 0.010691s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (146.2%)

PHY-1001 : End Stage 2.5.2.3 | Rip-up And ReRoute; Time: 0.115970s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.8%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Stage 2.5.2.4 | Update Timing
PHY-1001 : 2/3482(0%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -0.075, TNS(ns) = -0.130, FEP = 2 | Hold: WNS(ns) = -0.855, TNS(ns) = -24.852, FEP = 117.
PHY-1001 : End Stage 2.5.2.4 | Update Timing; Time: 0.026378s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.2%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Stage 2.5.2.5 | Commit Data
PHY-1001 : Commit to database ...
PHY-1001 : End Stage 2.5.2.5 | Commit Data; Time: 0.003714s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : End Stage 2.5.2 | Phase 2; Time: 0.357326s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (96.2%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Stage 2.5.3 | Phase 3
PHY-1001 : Stage 2.5.3.1 | Hold TimeOptimization
PHY-1001 : Processed 84 pins with HWNS -0.821ns HTNS -19.998ns FEP 104 took 0.113393 seconds.
PHY-1001 : End Stage 2.5.3.1 | Hold TimeOptimization; Time: 0.113442s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (110.2%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Stage 2.5.3.2 | Setup TimeOptimization
PHY-1001 : Start to optimize timing with net base ...
PHY-1001 : Iter 1; Processed 2 pins with SWNS 0.038ns STNS 0.000ns FEP 0 took 0.0191828 seconds.
PHY-1001 : End Stage 2.5.3.2 | Setup TimeOptimization; Time: 0.040437s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.3%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Stage 2.5.3.3 | Rip-up And ReRoute
PHY-1001 : len = 532800, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : Iter 1: len = 532944, over cnt = 0(0%), over = 0, worst = 0, crit = 0, time(s) = 0.03
PHY-1001 : Update congestion ...
PHY-1001 : top1  = 41.91(S52.70, N44.07, E39.31, W45.61, I71.18, O55.67)
PHY-1001 : top5  = 33.91(S40.12, N32.03, E27.27, W33.98, I42.55, O37.30)
PHY-1001 : top10 = 26.71(S30.44, N23.61, E19.83, W26.30, I27.23, O26.55)
PHY-1001 : top15 = 20.46(S22.61, N17.39, E14.33, W19.72, I18.24, O17.86)
PHY-1001 : End update congestion; 0.010223s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (152.8%)

PHY-1001 : End Stage 2.5.3.3 | Rip-up And ReRoute; Time: 0.114207s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (109.5%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Stage 2.5.3.4 | Update Timing
PHY-1001 : 0/3482(0%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = 0.038, TNS(ns) = 0.000, FEP = 0 | Hold: WNS(ns) = -0.821, TNS(ns) = -19.998, FEP = 104.
PHY-1001 : End Stage 2.5.3.4 | Update Timing; Time: 0.037044s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.4%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Stage 2.5.3.5 | Commit Data
PHY-1001 : Commit to database ...
PHY-1001 : End Stage 2.5.3.5 | Commit Data; Time: 0.003276s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : End Stage 2.5.3 | Phase 3; Time: 0.326504s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (143.6%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : End Stage 2.5 | Routing Optimization; Time: 3.897868s wall, 4.250000s user + 0.062500s system = 4.312500s CPU (110.6%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1003 : Routed, final wirelength = 532944
RUN-1001 : Clock region assignment statistics:
PHY-1001 : Sector 0, clock routing of x0y19_clk_auto_gnd.fbclk[0,0] is not in assigned region.
PHY-1001 : Sector 0, clock routing of x0y19_clk_auto_gnd.fbclk[0,39] is not in assigned region.
RUN-1001 : Clock Region s_0_l [0,0][23,39]; Utilization: 7 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                    Assigned Clock                    |                     Route Clock                      |  Marking  |                                        Buffer                                         |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |           |  test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1  |           293            
RUN-1001 :    2    |                       cwc_jtck                       |                       cwc_jtck                       |           |                     config_inst_syn_1_auto_created_sclk_s_0_l_bk2                     |           146            
RUN-1001 :    3    |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |           |               u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk3               |            48            
RUN-1001 :    4    |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |           |              u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_l_bk4               |            22            
RUN-1001 :    5    |             u_lvds_tx_wrapper/I_clk_1x_o             |             u_lvds_tx_wrapper/I_clk_1x_o             |           |                u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_0_l_bk5                |            13            
RUN-1001 :    6    |             u_lvds_tx_wrapper/I_clk_1x_e             |             u_lvds_tx_wrapper/I_clk_1x_e             |           |               u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_0_l_bk6                |            12            
RUN-1001 :    11   |                          -                           |                  x0y19_clk_auto_gnd                  |     +     |                                           -                                           |            0             
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [24,0][47,39]; Utilization: 5 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                    Assigned Clock                    |                     Route Clock                      |  Marking  |                                        Buffer                                         |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |           |              u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk1               |           126            
RUN-1001 :    2    |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |           |  test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2  |            61            
RUN-1001 :    3    |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |           |               u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_0_r_bk3               |            38            
RUN-1001 :    4    |                       cwc_jtck                       |                       cwc_jtck                       |           |                     config_inst_syn_1_auto_created_sclk_s_0_r_bk4                     |            33            
RUN-1001 :    5    |             u_lvds_tx_wrapper/I_clk_1x_e             |             u_lvds_tx_wrapper/I_clk_1x_e             |           |               u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_0_r_bk5                |            1             
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][23,79]; Utilization: 8 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                    Assigned Clock                    |                     Route Clock                      |  Marking  |                                        Buffer                                         |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                       cwc_jtck                       |                       cwc_jtck                       |           |                     config_inst_syn_1_auto_created_sclk_s_1_l_bk1                     |            80            
RUN-1001 :    2    |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |           |  test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_l_bk2  |            67            
RUN-1001 :    3    |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |           |               u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk3               |            40            
RUN-1001 :    4    |                I_lvds_rx_clk_e_syn_4                 |                I_lvds_rx_clk_e_syn_4                 |           |          I_lvds_rx_clk_e_dup_1_created_gclkinst_auto_created_sclk_s_1_l_bk4           |            5             
RUN-1001 :    5    |                I_lvds_rx_clk_o_syn_4                 |                I_lvds_rx_clk_o_syn_4                 |           |          I_lvds_rx_clk_o_dup_1_created_gclkinst_auto_created_sclk_s_1_l_bk5           |            5             
RUN-1001 :    6    |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |           |              u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_l_bk6               |            5             
RUN-1001 :    7    |                          -                           |                I_lvds_rx_clk_e_dup_1                 |     +     |                                           -                                           |            0             
RUN-1001 :    11   |                          -                           |                I_lvds_rx_clk_o_dup_1                 |     +     |                                           -                                           |            0             
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Sector 3, clock routing of x43y59_clk_auto_gnd.fbclk[43,40] is not in assigned region.
PHY-1001 : Sector 3, clock routing of x43y59_clk_auto_gnd.fbclk[43,79] is not in assigned region.
RUN-1001 : Clock Region s_1_r [24,40][43,79]; Utilization: 10 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                    Assigned Clock                    |                     Route Clock                      |  Marking  |                                        Buffer                                         |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |  u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk  |           |               u_rx_pll_odd/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk1               |           189            
RUN-1001 :    2    |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |  u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk  |           |              u_rx_pll_even/u_rx_pll/bufg_c0_auto_created_sclk_s_1_r_bk2               |           152            
RUN-1001 :    3    |                       cwc_jtck                       |                       cwc_jtck                       |           |                     config_inst_syn_1_auto_created_sclk_s_1_r_bk3                     |            41            
RUN-1001 :    4    |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |     test_case/wrapper_cwc_top/cwc_trig_clk_syn_5     |           |  test_case/wrapper_cwc_top/cwc_trig_clk_created_gclkinst_auto_created_sclk_s_1_r_bk4  |            27            
RUN-1001 :    5    |             u_lvds_tx_wrapper/I_clk_1x_e             |             u_lvds_tx_wrapper/I_clk_1x_e             |           |               u_tx_pll_even/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk5                |            9             
RUN-1001 :    6    |         u_lvds_rx_wrapper/I_clk_3p5x_e_syn_1         |         u_lvds_rx_wrapper/I_clk_3p5x_e_syn_1         |           |      u_lvds_rx_wrapper/I_clk_3p5x_e_created_gclkinst_auto_created_sclk_s_1_r_bk6      |            8             
RUN-1001 :    7    |         u_lvds_rx_wrapper/I_clk_3p5x_o_syn_1         |         u_lvds_rx_wrapper/I_clk_3p5x_o_syn_1         |           |      u_lvds_rx_wrapper/I_clk_3p5x_o_created_gclkinst_auto_created_sclk_s_1_r_bk7      |            8             
RUN-1001 :    8    |             u_lvds_tx_wrapper/I_clk_1x_o             |             u_lvds_tx_wrapper/I_clk_1x_o             |           |                u_tx_pll_odd/u_tpll/bufg_c0_auto_created_sclk_s_1_r_bk8                |            8             
RUN-1001 :    9    |          u_lvds_tx_wrapper/I_clk_3p5x_syn_1          |          u_lvds_tx_wrapper/I_clk_3p5x_syn_1          |           |       u_lvds_tx_wrapper/I_clk_3p5x_created_gclkinst_auto_created_sclk_s_1_r_bk9       |            8             
RUN-1001 :    12   |                          -                           |                 x43y59_clk_auto_gnd                  |     +     |                                           -                                           |            0             
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 919, reserved = 918, peak = 919.
PHY-1001 : End export database. 0.023613s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.2%)

PHY-1001 : End detail routing;  15.966117s wall, 119.921875s user + 0.187500s system = 120.109375s CPU (752.3%)

PHY-1001 : End Stage 2 | Detail Routing; Time: 15.966199s wall, 119.921875s user + 0.187500s system = 120.109375s CPU (752.3%); Memory(MB): used = 919, reserved = 918, peak = 919;

RUN-1002 : start command "fix_hold"

PHY-1001 : Stage 3 | Hold Fix
PHY-1001 : Stage 3.1 | Load Design Data
PHY-1034 : Refresh detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1032 : Net u_lvds_rx_wrapper/u1_lvds_lane/u_error_dect/O_error_flag with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u1_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[7] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u1_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[6] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u1_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[5] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u2_lvds_lane/u_error_dect/O_error_flag with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_data[6] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_data[5] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_data[4] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u3_lvds_lane/u_error_dect/O_error_flag with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_data[6] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u4_lvds_lane/u_error_dect/O_error_flag with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[7] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[6] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[5] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u5_lvds_lane/u_error_dect/O_error_flag with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/O_align_valid with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u6_lvds_lane/u_error_dect/O_error_flag with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u6_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[7] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u6_lvds_lane/u_idelay_ctrl/S_idelay_set_cnt[6] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/O_align_data[6] with 0 non-virtual pins; routing is skipped.
PHY-1032 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : End Stage 3.1 | Load Design Data; Time: 0.099870s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (203.4%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Stage 3.2 | Hold Fix Optimization
RUN-1002 : start command "start_timer"
PHY-1001 : Timing info: SWNS 0.038ns | STNS 0.000ns | HWNS -0.821ns | HTNS -19.998ns.
PHY-1001 : Processing hold violation on 74 end-point, worst slack = -821ps, best slack = -2ps.
PHY-1001 : End timing refresh.  0.649726s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (98.6%)

PHY-1001 : Stage 3.2.1 | Phase 1
PHY-1001 : Stage 3.2.1.1 | Hold Fix By LutBridge
PHY-1001 : len = 539648, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 6; unresolved count = 0.
PHY-1001 : 0 out of 74 ((0.00)%) EP fixed by LB.
PHY-1001 : End Stage 3.2.1.1 | Hold Fix By LutBridge; Time: 0.306327s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (96.9%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Timing info: SWNS 0.038ns | STNS 0.000ns | HWNS -0.564ns | HTNS -11.447ns.
PHY-1001 : Processing hold violation on 42 end-point, worst slack = -564ps, best slack = -2ps.
PHY-1001 : End timing refresh.  0.005882s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Stage 3.2.1.2 | Hold Fix By Pin
PHY-1001 : len = 547504, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 42 out of 42 ((100.00)%) EP fixed by pin delay.
PHY-1001 : End Stage 3.2.1.2 | Hold Fix By Pin; Time: 0.611055s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (102.3%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Timing info: SWNS 0.038ns | STNS 0.000ns | HWNS -0.430ns | HTNS -3.088ns.
PHY-1001 : Processing hold violation on 20 end-point, worst slack = -430ps, best slack = -21ps.
PHY-1001 : End timing refresh.  0.005664s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Stage 3.2.1.3 | Hold Fix By Net
PHY-1001 : len = 552992, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 20 out of 20 ((100.00)%) EP fixed by net delay.
PHY-1001 : End Stage 3.2.1.3 | Hold Fix By Net; Time: 0.750124s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (100.0%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Timing info: SWNS 0.038ns | STNS 0.000ns | HWNS 0.000ns | HTNS 0.000ns.
PHY-1001 : End timing refresh.  0.005950s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End Stage 3.2.1 | Phase 1; Time: 1.685162s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (99.2%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : All hold violations are fixed.
PHY-1001 : End Stage 3.2 | Hold Fix Optimization; Time: 2.336723s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (99.6%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : Stage 3.3 | Hold Fix DRC
RUN-1001 : Start lut-bridge routing data checking ...
RUN-1001 : End check lut-bridge routing data:  0.011305s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : Start design rule checking ...
PHY-1001 : Check lut bridge validity.
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :         ClockName         |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :             -             |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :   config_inst.cwc_tck_o   |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
PHY-1001 : End Stage 3.3 | Hold Fix DRC; Time: 0.020858s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.9%); Memory(MB): used = 919, reserved = 918, peak = 919;

PHY-1001 : End Stage 3 | Hold Fix; Time: 2.527950s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (103.8%); Memory(MB): used = 919, reserved = 918, peak = 919;

RUN-1003 : finish command "fix_hold" in  2.535485s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (103.5%)

RUN-1004 : used memory is 919 MB, reserved memory is 918 MB, peak memory is 919 MB
RUN-1001 : Start to refresh rebuild netlist to the file: D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/implemented_schematic.db.
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
PHY-1001 : Stage 4 | Report Route Qor
RUN-1002 : start command "report_qor -step route -file route.qor"
RUN-1002 : start command "start_timer"
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |           38                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     Hold WNS              |            0                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Wire length               |       552992                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |         1544                |
|     slices percentage     |        7.28%                |
|     #RAMs                 |           14                |
|     #DSPs                 |            0                |
|     #DRAMHARDCON          |            0                |
-----------------------------------------------------------
Report route stage QoR done.

RUN-1002 : start command "report_analysis final -timing -max_path_num 3 -full"
RUN-1002 : start command "start_timer"
RUN-1001 :  WNS 38 TNS 0 NUM_FEPS 0
RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "report_timing_summary -file final_timing.rpt"
PHY-1001 : End Stage 4 | Report Route Qor; Time: 2.016711s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (99.2%); Memory(MB): used = 926, reserved = 1030, peak = 926;

PHY-1001 : Stage 5 | Routing DRC
RUN-1001 : Start lut-bridge routing data checking ...
RUN-1001 : End check lut-bridge routing data:  0.011121s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (140.5%)

RUN-1001 : Start design rule checking ...
PHY-1001 : Check lut bridge validity.
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :         ClockName         |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :             -             |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :   config_inst.cwc_tck_o   |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
PHY-1001 : End Stage 5 | Routing DRC; Time: 0.023856s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.0%); Memory(MB): used = 926, reserved = 1030, peak = 926;

RUN-1003 : finish command "route" in  21.567954s wall, 125.578125s user + 0.375000s system = 125.953125s CPU (584.0%)

RUN-1004 : used memory is 926 MB, reserved memory is 1030 MB, peak memory is 926 MB
RUN-1002 : start command "report_area -io_info -file LVDS_7_1_phy.area"
SYN-4034 : The count of slices with lut is 895.
SYN-4035 : The count of slices with lut+ripple is 95.
RUN-1001 : standard
***Report Model: design_top_wrapper Device: PH1P35MDG324***

Design Statistics
#IO                        30   out of    160   18.75%
  #input                   19
  #output                  11
  #inout                    0
#lut6                    1006   out of  21216    4.74%
#reg                     2497
  #slice reg             2497   out of  42432    5.88%
  #pad reg                  0

Utilization Statistics
#slice                   1544   out of  21216    7.28%
  #used ram                16
    #dram lut               0
    #shifter lut           16
  #used logic            1528
    #with luts            895
    #with adder            95
    #reg only             538
#feedthrough              747
#f7mux                      0   out of  10608    0.00%
#f8mux                      0   out of   5304    0.00%
#eram                      14   out of    108   12.96%
  #eram20k                 14
  #fifo20k                  0
#dsp                        0   out of     40    0.00%
#shifter                    2
#ddr_byte                   0   out of     12    0.00%
#mipi_tx                    0   out of      2    0.00%
#mipi_rx                    0   out of      2    0.00%
#pad                       42   out of    160   26.25%
#pll                        4   out of      6   66.67%
#gclk                      11   out of     32   34.38%
#lclk                       0   out of     12    0.00%
#sclk                      26   out of     48   54.17%
#mlclk                      0   out of      6    0.00%
#ioclk                      0   out of     18    0.00%


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2410  
    #2         2       496   
    #3         3       216   
    #4         4       120   
    #5        5-10     271   
    #6       11-50      76   
  Average     2.03           

RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "report_timing_status -file LVDS_7_1_phy.ts"
RUN-1002 : start command "report_timing_summary -file LVDS_7_1_pr.timing"
RUN-1002 : start command "report_timing_exception -file LVDS_7_1_exception.timing"
RUN-1002 : start command "flow_status -file route_flow.status -append_files place.qor route.qor"
Location         : D:\APP\Anlogic\fpga_project\I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel\td_project\LVDS_7_1_Runs\phy_1
Running with     : Tang Dynasty v6.1.154205
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : design_top_wrapper
Device           : PH1P35MDG324
Speed            : 3

Timing Mode      : final
Setup            : WNS    38ps  TNS        0ps  NUM_FEPS     0
Hold             : WNS     0ps  TNS        0ps  NUM_FEPS     0

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       route      |    1     |  21s(52%)   |   125(81%)    |        926        |        926        
RUN-1001 :       place      |    1     |  15s(37%)   |    25(16%)    |        519        |        519        
RUN-1001 :     fix_hold     |    1     |   2s(5%)    |     2(1%)     |        919        |        919        
RUN-1001 :   import_device  |    1     |   2s(5%)    |     1(0%)     |        369        |        369        
RUN-1001 :     import_db    |    3     |   0s(0%)    |     0(0%)     |        402        |        402        
RUN-1001 :       pack       |    1     |   0s(0%)    |     0(0%)     |        402        |        402        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    8     |     40s     |      153      |        926        |        926        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1002 : start command "report_clock_utilization -file route_clock_utilization.txt"
RUN-1002 : start command "export_db LVDS_7_1_pr.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step bitgen"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Bitgen Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :      Parameters     |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :         bin         |    off     |       off        |        
RUN-1001 :       compress      |    off     |       off        |        
RUN-1001 :       gen_mask      |    off     |       off        |        
RUN-1001 :      max_stream     |     on     |        on        |        
RUN-1001 :      time_info      |     on     |        on        |        
RUN-1001 :   unused_io_status  |   pullup   |      pullup      |        
RUN-1001 :       version       |    0x00    |       0x00       |        
RUN-1001 : -------------------------------------------------------------
RUN-1002 : start command "bitgen -bit LVDS_7_1.bit"
RUN-1002 : start command "export_bid LVDS_7_1_inst.bid"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 2 pll_pd instances.
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1721
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 3557, pip num: 35815
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 747
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 0 valid insts, and 104959 bits set as '1'.
PRG-1000 : Enter change ECC bit
BIT-1004 : Generate file LVDS_7_1.bit.
RUN-1003 : finish command "bitgen -bit LVDS_7_1.bit" in  3.018781s wall, 12.046875s user + 0.031250s system = 12.078125s CPU (400.1%)

RUN-1004 : used memory is 1010 MB, reserved memory is 1029 MB, peak memory is 1011 MB
RUN-1002 : start command "setup_debugger"
KIT-1004 : Update chipwatcher trigger condition
KIT-1004 : Generate chipwatcher configuration file: cw/compiled.cwc
KIT-1004 : Generate chipwatcher bit file: cw/compiled.bit
RUN-1002 : start command "export_bitgen_param -file .bitgen_param.f"
RUN-1002 : start command "export_flow_status -s opt_place -e bitgen"
RUN-1002 : start command "flow_status"

Location         : D:\APP\Anlogic\fpga_project\I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel\td_project\LVDS_7_1_Runs\phy_1
Running with     : Tang Dynasty v6.1.154205
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : design_top_wrapper
Device           : PH1P35MDG324
Speed            : 3

Timing Mode      : final
Setup            : WNS    38ps  TNS        0ps  NUM_FEPS     0
Hold             : WNS     0ps  TNS        0ps  NUM_FEPS     0

RUN-1001 : Flow Statistics:
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       route      |    1     |  21s(48%)   |   125(75%)    |        926        |        926        
RUN-1001 :       place      |    1     |  15s(34%)   |    25(15%)    |        519        |        519        
RUN-1001 :      bitgen      |    1     |   3s(6%)    |    12(7%)     |       1010        |       1011        
RUN-1001 :     fix_hold     |    1     |   2s(4%)    |     2(1%)     |        919        |        919        
RUN-1001 :   import_device  |    1     |   2s(4%)    |     1(0%)     |        369        |        369        
RUN-1001 :     import_db    |    3     |   0s(0%)    |     0(0%)     |        402        |        402        
RUN-1001 :       pack       |    1     |   0s(0%)    |     0(0%)     |        402        |        402        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    9     |     43s     |      165      |       1010        |       1011        
RUN-1001 : --------------------------------------------------------------------------------------------------
