

================================================================
== Vitis HLS Report for 'node12'
================================================================
* Date:           Wed Sep 25 13:00:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.635 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  13.650 us|  13.650 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop56_loop57  |     4097|     4097|         6|          4|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      126|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      240|    -|
|Register             |        -|     -|      328|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      328|      366|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln384_1_fu_243_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln384_fu_255_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln385_fu_337_p2               |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_265                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln384_fu_237_p2              |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln385_fu_261_p2              |      icmp|   0|  0|  14|           6|           7|
    |ap_block_state6_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |empty_459_fu_401_p2               |        or|   0|  0|   6|           6|           1|
    |or_ln390_1_fu_358_p2              |        or|   0|  0|   7|           7|           2|
    |or_ln390_2_fu_377_p2              |        or|   0|  0|   7|           7|           2|
    |or_ln390_fu_316_p2                |        or|   0|  0|   7|           7|           1|
    |select_ln384_1_fu_275_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln384_fu_267_p3            |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 126|          74|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_v165_load            |   9|          2|    6|         12|
    |ap_sig_allocacmp_v166_load            |   9|          2|    6|         12|
    |indvar_flatten_fu_86                  |   9|          2|   11|         22|
    |v165_fu_82                            |   9|          2|    6|         12|
    |v166_fu_78                            |   9|          2|    6|         12|
    |v256_address0                         |  26|          5|   13|         65|
    |v256_address1                         |  26|          5|   13|         65|
    |v275_0_0_blk_n                        |   9|          2|    1|          2|
    |v275_0_1_blk_n                        |   9|          2|    1|          2|
    |v275_1_0_blk_n                        |   9|          2|    1|          2|
    |v275_1_1_blk_n                        |   9|          2|    1|          2|
    |v275_2_0_blk_n                        |   9|          2|    1|          2|
    |v275_2_1_blk_n                        |   9|          2|    1|          2|
    |v275_3_0_blk_n                        |   9|          2|    1|          2|
    |v275_3_1_blk_n                        |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 240|         51|   85|        251|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_459_reg_547            |   5|   0|    6|          1|
    |empty_460_reg_491            |   5|   0|    5|          0|
    |empty_reg_485                |   5|   0|    5|          0|
    |icmp_ln384_reg_476           |   1|   0|    1|          0|
    |indvar_flatten_fu_86         |  11|   0|   11|          0|
    |or_ln390_1_reg_527           |   5|   0|    7|          2|
    |or_ln390_2_reg_537           |   5|   0|    7|          2|
    |or_ln390_reg_507             |   5|   0|    7|          2|
    |select_ln384_1_reg_480       |   6|   0|    6|          0|
    |tmp_s_reg_496                |   5|   0|    7|          2|
    |v165_fu_82                   |   6|   0|    6|          0|
    |v166_fu_78                   |   6|   0|    6|          0|
    |v169_1_reg_522               |  32|   0|   32|          0|
    |v169_2_reg_563               |  32|   0|   32|          0|
    |v169_3_reg_568               |  32|   0|   32|          0|
    |v169_4_reg_583               |  32|   0|   32|          0|
    |v169_5_reg_588               |  32|   0|   32|          0|
    |v169_6_reg_593               |  32|   0|   32|          0|
    |v169_7_reg_598               |  32|   0|   32|          0|
    |v169_reg_517                 |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 328|   0|  337|          9|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        node12|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        node12|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        node12|  return value|
|v275_0_0_din             |  out|   32|     ap_fifo|      v275_0_0|       pointer|
|v275_0_0_num_data_valid  |   in|   11|     ap_fifo|      v275_0_0|       pointer|
|v275_0_0_fifo_cap        |   in|   11|     ap_fifo|      v275_0_0|       pointer|
|v275_0_0_full_n          |   in|    1|     ap_fifo|      v275_0_0|       pointer|
|v275_0_0_write           |  out|    1|     ap_fifo|      v275_0_0|       pointer|
|v275_1_0_din             |  out|   32|     ap_fifo|      v275_1_0|       pointer|
|v275_1_0_num_data_valid  |   in|   11|     ap_fifo|      v275_1_0|       pointer|
|v275_1_0_fifo_cap        |   in|   11|     ap_fifo|      v275_1_0|       pointer|
|v275_1_0_full_n          |   in|    1|     ap_fifo|      v275_1_0|       pointer|
|v275_1_0_write           |  out|    1|     ap_fifo|      v275_1_0|       pointer|
|v275_2_0_din             |  out|   32|     ap_fifo|      v275_2_0|       pointer|
|v275_2_0_num_data_valid  |   in|   11|     ap_fifo|      v275_2_0|       pointer|
|v275_2_0_fifo_cap        |   in|   11|     ap_fifo|      v275_2_0|       pointer|
|v275_2_0_full_n          |   in|    1|     ap_fifo|      v275_2_0|       pointer|
|v275_2_0_write           |  out|    1|     ap_fifo|      v275_2_0|       pointer|
|v275_3_0_din             |  out|   32|     ap_fifo|      v275_3_0|       pointer|
|v275_3_0_num_data_valid  |   in|   11|     ap_fifo|      v275_3_0|       pointer|
|v275_3_0_fifo_cap        |   in|   11|     ap_fifo|      v275_3_0|       pointer|
|v275_3_0_full_n          |   in|    1|     ap_fifo|      v275_3_0|       pointer|
|v275_3_0_write           |  out|    1|     ap_fifo|      v275_3_0|       pointer|
|v275_0_1_din             |  out|   32|     ap_fifo|      v275_0_1|       pointer|
|v275_0_1_num_data_valid  |   in|   11|     ap_fifo|      v275_0_1|       pointer|
|v275_0_1_fifo_cap        |   in|   11|     ap_fifo|      v275_0_1|       pointer|
|v275_0_1_full_n          |   in|    1|     ap_fifo|      v275_0_1|       pointer|
|v275_0_1_write           |  out|    1|     ap_fifo|      v275_0_1|       pointer|
|v275_1_1_din             |  out|   32|     ap_fifo|      v275_1_1|       pointer|
|v275_1_1_num_data_valid  |   in|   11|     ap_fifo|      v275_1_1|       pointer|
|v275_1_1_fifo_cap        |   in|   11|     ap_fifo|      v275_1_1|       pointer|
|v275_1_1_full_n          |   in|    1|     ap_fifo|      v275_1_1|       pointer|
|v275_1_1_write           |  out|    1|     ap_fifo|      v275_1_1|       pointer|
|v275_2_1_din             |  out|   32|     ap_fifo|      v275_2_1|       pointer|
|v275_2_1_num_data_valid  |   in|   11|     ap_fifo|      v275_2_1|       pointer|
|v275_2_1_fifo_cap        |   in|   11|     ap_fifo|      v275_2_1|       pointer|
|v275_2_1_full_n          |   in|    1|     ap_fifo|      v275_2_1|       pointer|
|v275_2_1_write           |  out|    1|     ap_fifo|      v275_2_1|       pointer|
|v275_3_1_din             |  out|   32|     ap_fifo|      v275_3_1|       pointer|
|v275_3_1_num_data_valid  |   in|   11|     ap_fifo|      v275_3_1|       pointer|
|v275_3_1_fifo_cap        |   in|   11|     ap_fifo|      v275_3_1|       pointer|
|v275_3_1_full_n          |   in|    1|     ap_fifo|      v275_3_1|       pointer|
|v275_3_1_write           |  out|    1|     ap_fifo|      v275_3_1|       pointer|
|v256_address0            |  out|   13|   ap_memory|          v256|         array|
|v256_ce0                 |  out|    1|   ap_memory|          v256|         array|
|v256_q0                  |   in|   32|   ap_memory|          v256|         array|
|v256_address1            |  out|   13|   ap_memory|          v256|         array|
|v256_ce1                 |  out|    1|   ap_memory|          v256|         array|
|v256_q1                  |   in|   32|   ap_memory|          v256|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

