0.6
2019.1
May 24 2019
15:06:07
C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sim_1/new/tb_pixel_clk_gen.v,1572557985,verilog,,,,tb_pixel_clk_gen,,,,,,,,
C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sim_1/new/tb_vga_controller.v,1572557829,verilog,,C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sim_1/new/tb_pixel_clk_gen.v,,tb_vga_controller,,,,,,,,
C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/color_decoder.v,1572557005,verilog,,C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/pixel_clk_gen.v,,color_decoder,,,,,,,,
C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/pixel_clk_gen.v,1572558038,verilog,,C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/vga_controller.v,,pixel_clk_gen,,,,,,,,
C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/vga_controller.v,1572558248,verilog,,C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sim_1/new/tb_vga_controller.v,,vga_controller,,,,,,,,
