
          <!DOCTYPE html>
          <html lang="en">
          <head>
            <meta charset="UTF-8">
            <meta name="viewport" content="width=device-width, initial-scale=1.0">
            <title>Blog Entry</title>
            <link rel="stylesheet" href="../public/prism-twilight.css">
            <link rel="stylesheet" href="../public/style.css">
            <link rel="icon" href="../public/svg/Pixel Cat.svg" type="image/x-icon">
          </head>
          <body>
            <nav id="desktop-nav">
              <a href="../index.html">
                <div class="logo">
                  <svg width="22" height="22" viewBox="0 0 22 22" fill="none" xmlns="http://www.w3.org/2000/svg">
                    <circle cx="11" cy="11" r="11" fill="#D9D9D9"/>
                  </svg>
                  ycet.<br><span class="dev">dev</span>
                </div>
              </a>
              <div>
                <div class="nav-container">
                  <ul class="nav-links">
                    <li><a href="../index.html">home</a></li>
                    <li><a href="../blog.html">blog</a></li>
                    <li><a href="../contact.html">contact</a></li>
                  </ul>
                </div>
              </div>
            </nav>
            <main>
              <div id="blog-entry"><p>To createa a DNN acelerator first we need to talk about domain specific acelerators. It is specialized hardware
GP (General-purpose) computing is so inneficient,like CPU
<img src="..\public\md_images\DNN accelerators-20240307183047838.png" alt="DNN accelerators-20240307183047838.png" width="400px"></p>
<p>SIMD CAN 100X performance over native python
How can we setup SoC to achieve critical perfomance?</p>
<ul>
<li>Tensorflow is a DSL (domain specific language) with it, we can use flow control for DNNs</li>
</ul>
<p>High degree of parallelism provide gains in performance</p>
<p>The bottleneck is the memory.
<img src="..\public\md_images\DNN accelerators-20240307180425470.png" alt="DNN accelerators-20240307180425470.png" width="400px"></p>
<p>Most of the energy in processors is spent in the overhead(extra resources spent,like power,time,in order to complete a specific task, its whatâ€™s beyond what is directly needed for the task)</p>
<h1>How fpga works</h1>
<p>Fpga is all about logic blocks. It is designed to be modified,unlike CPUs
<img src="..\public\md_images\DNN accelerators-20240307181641673.png" alt="DNN accelerators-20240307181641673.png" width="500px"></p>
<h2>Components of an FPGA</h2>
<ul>
<li>LUTS -&gt; table to do an operation</li>
<li>bram</li>
<li><strong>DSP</strong></li>
<li>Interconnect and routing</li>
<li><strong>SRAM</strong> implementation is popular too</li>
</ul>
<p>Example: Xilinx 7 -&gt; EACH logic block has 2 slices
A slice is this (previously called BLE)
<img src="..\public\md_images\DNN accelerators-20240307182159483.png" alt="DNN accelerators-20240307182159483.png" width="500px"></p>
</div>
            </main>
            <script src="../public/prism.js"></script>
            <script>
              Prism.highlightAll();
            </script>
          </body>
          </html>
        