# svm
Sparse Verilog Model for uvm testbenches. 

## Overview
Lightweight verilog register model to model the registers inside the design.
