--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml demmy_disp.twx demmy_disp.ncd -o demmy_disp.twr
demmy_disp.pcf -ucf demmy_disp_spartan_3an.ucf

Design file:              demmy_disp.ncd
Physical constraint file: demmy_disp.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18980 paths analyzed, 159 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.777ns.
--------------------------------------------------------------------------------

Paths for end point clock_count_27 (SLICE_X50Y47.F2), 398 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_6 (FF)
  Destination:          clock_count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.791ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.265 - 0.251)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_6 to clock_count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y28.XQ      Tcko                  0.631   state<6>
                                                       state_6
    SLICE_X49Y26.G3      net (fanout=11)       1.220   state<6>
    SLICE_X49Y26.Y       Tilo                  0.648   wait_time<6>
                                                       process_FSM_FFd2-In111
    SLICE_X49Y39.G2      net (fanout=17)       1.756   N23
    SLICE_X49Y39.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X47Y26.G1      net (fanout=4)        1.193   wait_time<18>
    SLICE_X47Y26.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.COUT    Tbyp                  0.130   state<4>
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.XB      Tcinxb                0.296   N32
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.G1      net (fanout=5)        1.811   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.Y       Tilo                  0.648   clock_count<23>
                                                       clock_count_mux0000<0>1_1
    SLICE_X50Y47.F2      net (fanout=16)       1.830   clock_count_mux0000<0>1
    SLICE_X50Y47.CLK     Tfck                  0.802   clock_count<27>
                                                       clock_count_mux0000<4>1
                                                       clock_count_27
    -------------------------------------------------  ---------------------------
    Total                                     12.791ns (4.981ns logic, 7.810ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_4 (FF)
  Destination:          clock_count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.250ns (Levels of Logic = 7)
  Clock Path Skew:      0.010ns (0.265 - 0.255)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_4 to clock_count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y27.YQ      Tcko                  0.580   state<4>
                                                       state_4
    SLICE_X49Y26.G4      net (fanout=10)       0.730   state<4>
    SLICE_X49Y26.Y       Tilo                  0.648   wait_time<6>
                                                       process_FSM_FFd2-In111
    SLICE_X49Y39.G2      net (fanout=17)       1.756   N23
    SLICE_X49Y39.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X47Y26.G1      net (fanout=4)        1.193   wait_time<18>
    SLICE_X47Y26.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.COUT    Tbyp                  0.130   state<4>
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.XB      Tcinxb                0.296   N32
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.G1      net (fanout=5)        1.811   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.Y       Tilo                  0.648   clock_count<23>
                                                       clock_count_mux0000<0>1_1
    SLICE_X50Y47.F2      net (fanout=16)       1.830   clock_count_mux0000<0>1
    SLICE_X50Y47.CLK     Tfck                  0.802   clock_count<27>
                                                       clock_count_mux0000<4>1
                                                       clock_count_27
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (4.930ns logic, 7.320ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_7 (FF)
  Destination:          clock_count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.244ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.265 - 0.251)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_7 to clock_count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y29.YQ      Tcko                  0.676   state<7>
                                                       state_7
    SLICE_X49Y26.G2      net (fanout=9)        0.628   state<7>
    SLICE_X49Y26.Y       Tilo                  0.648   wait_time<6>
                                                       process_FSM_FFd2-In111
    SLICE_X49Y39.G2      net (fanout=17)       1.756   N23
    SLICE_X49Y39.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X47Y26.G1      net (fanout=4)        1.193   wait_time<18>
    SLICE_X47Y26.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.COUT    Tbyp                  0.130   state<4>
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.XB      Tcinxb                0.296   N32
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.G1      net (fanout=5)        1.811   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.Y       Tilo                  0.648   clock_count<23>
                                                       clock_count_mux0000<0>1_1
    SLICE_X50Y47.F2      net (fanout=16)       1.830   clock_count_mux0000<0>1
    SLICE_X50Y47.CLK     Tfck                  0.802   clock_count<27>
                                                       clock_count_mux0000<4>1
                                                       clock_count_27
    -------------------------------------------------  ---------------------------
    Total                                     12.244ns (5.026ns logic, 7.218ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_count_24 (SLICE_X50Y46.G1), 398 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_6 (FF)
  Destination:          clock_count_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.608ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.265 - 0.251)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_6 to clock_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y28.XQ      Tcko                  0.631   state<6>
                                                       state_6
    SLICE_X49Y26.G3      net (fanout=11)       1.220   state<6>
    SLICE_X49Y26.Y       Tilo                  0.648   wait_time<6>
                                                       process_FSM_FFd2-In111
    SLICE_X49Y39.G2      net (fanout=17)       1.756   N23
    SLICE_X49Y39.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X47Y26.G1      net (fanout=4)        1.193   wait_time<18>
    SLICE_X47Y26.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.COUT    Tbyp                  0.130   state<4>
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.XB      Tcinxb                0.296   N32
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.G1      net (fanout=5)        1.811   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.Y       Tilo                  0.648   clock_count<23>
                                                       clock_count_mux0000<0>1_1
    SLICE_X50Y46.G1      net (fanout=16)       1.632   clock_count_mux0000<0>1
    SLICE_X50Y46.CLK     Tgck                  0.817   clock_count<25>
                                                       clock_count_mux0000<7>1
                                                       clock_count_24
    -------------------------------------------------  ---------------------------
    Total                                     12.608ns (4.996ns logic, 7.612ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_4 (FF)
  Destination:          clock_count_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.067ns (Levels of Logic = 7)
  Clock Path Skew:      0.010ns (0.265 - 0.255)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_4 to clock_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y27.YQ      Tcko                  0.580   state<4>
                                                       state_4
    SLICE_X49Y26.G4      net (fanout=10)       0.730   state<4>
    SLICE_X49Y26.Y       Tilo                  0.648   wait_time<6>
                                                       process_FSM_FFd2-In111
    SLICE_X49Y39.G2      net (fanout=17)       1.756   N23
    SLICE_X49Y39.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X47Y26.G1      net (fanout=4)        1.193   wait_time<18>
    SLICE_X47Y26.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.COUT    Tbyp                  0.130   state<4>
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.XB      Tcinxb                0.296   N32
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.G1      net (fanout=5)        1.811   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.Y       Tilo                  0.648   clock_count<23>
                                                       clock_count_mux0000<0>1_1
    SLICE_X50Y46.G1      net (fanout=16)       1.632   clock_count_mux0000<0>1
    SLICE_X50Y46.CLK     Tgck                  0.817   clock_count<25>
                                                       clock_count_mux0000<7>1
                                                       clock_count_24
    -------------------------------------------------  ---------------------------
    Total                                     12.067ns (4.945ns logic, 7.122ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_7 (FF)
  Destination:          clock_count_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.061ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.265 - 0.251)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_7 to clock_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y29.YQ      Tcko                  0.676   state<7>
                                                       state_7
    SLICE_X49Y26.G2      net (fanout=9)        0.628   state<7>
    SLICE_X49Y26.Y       Tilo                  0.648   wait_time<6>
                                                       process_FSM_FFd2-In111
    SLICE_X49Y39.G2      net (fanout=17)       1.756   N23
    SLICE_X49Y39.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X47Y26.G1      net (fanout=4)        1.193   wait_time<18>
    SLICE_X47Y26.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.COUT    Tbyp                  0.130   state<4>
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.XB      Tcinxb                0.296   N32
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.G1      net (fanout=5)        1.811   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.Y       Tilo                  0.648   clock_count<23>
                                                       clock_count_mux0000<0>1_1
    SLICE_X50Y46.G1      net (fanout=16)       1.632   clock_count_mux0000<0>1
    SLICE_X50Y46.CLK     Tgck                  0.817   clock_count<25>
                                                       clock_count_mux0000<7>1
                                                       clock_count_24
    -------------------------------------------------  ---------------------------
    Total                                     12.061ns (5.041ns logic, 7.020ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point clock_count_26 (SLICE_X50Y47.G1), 398 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_6 (FF)
  Destination:          clock_count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.608ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.265 - 0.251)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_6 to clock_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y28.XQ      Tcko                  0.631   state<6>
                                                       state_6
    SLICE_X49Y26.G3      net (fanout=11)       1.220   state<6>
    SLICE_X49Y26.Y       Tilo                  0.648   wait_time<6>
                                                       process_FSM_FFd2-In111
    SLICE_X49Y39.G2      net (fanout=17)       1.756   N23
    SLICE_X49Y39.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X47Y26.G1      net (fanout=4)        1.193   wait_time<18>
    SLICE_X47Y26.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.COUT    Tbyp                  0.130   state<4>
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.XB      Tcinxb                0.296   N32
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.G1      net (fanout=5)        1.811   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.Y       Tilo                  0.648   clock_count<23>
                                                       clock_count_mux0000<0>1_1
    SLICE_X50Y47.G1      net (fanout=16)       1.632   clock_count_mux0000<0>1
    SLICE_X50Y47.CLK     Tgck                  0.817   clock_count<27>
                                                       clock_count_mux0000<5>1
                                                       clock_count_26
    -------------------------------------------------  ---------------------------
    Total                                     12.608ns (4.996ns logic, 7.612ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_4 (FF)
  Destination:          clock_count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.067ns (Levels of Logic = 7)
  Clock Path Skew:      0.010ns (0.265 - 0.255)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_4 to clock_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y27.YQ      Tcko                  0.580   state<4>
                                                       state_4
    SLICE_X49Y26.G4      net (fanout=10)       0.730   state<4>
    SLICE_X49Y26.Y       Tilo                  0.648   wait_time<6>
                                                       process_FSM_FFd2-In111
    SLICE_X49Y39.G2      net (fanout=17)       1.756   N23
    SLICE_X49Y39.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X47Y26.G1      net (fanout=4)        1.193   wait_time<18>
    SLICE_X47Y26.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.COUT    Tbyp                  0.130   state<4>
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.XB      Tcinxb                0.296   N32
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.G1      net (fanout=5)        1.811   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.Y       Tilo                  0.648   clock_count<23>
                                                       clock_count_mux0000<0>1_1
    SLICE_X50Y47.G1      net (fanout=16)       1.632   clock_count_mux0000<0>1
    SLICE_X50Y47.CLK     Tgck                  0.817   clock_count<27>
                                                       clock_count_mux0000<5>1
                                                       clock_count_26
    -------------------------------------------------  ---------------------------
    Total                                     12.067ns (4.945ns logic, 7.122ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_7 (FF)
  Destination:          clock_count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.061ns (Levels of Logic = 7)
  Clock Path Skew:      0.014ns (0.265 - 0.251)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_7 to clock_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y29.YQ      Tcko                  0.676   state<7>
                                                       state_7
    SLICE_X49Y26.G2      net (fanout=9)        0.628   state<7>
    SLICE_X49Y26.Y       Tilo                  0.648   wait_time<6>
                                                       process_FSM_FFd2-In111
    SLICE_X49Y39.G2      net (fanout=17)       1.756   N23
    SLICE_X49Y39.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X47Y26.G1      net (fanout=4)        1.193   wait_time<18>
    SLICE_X47Y26.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X47Y27.COUT    Tbyp                  0.130   state<4>
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X47Y28.XB      Tcinxb                0.296   N32
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.G1      net (fanout=5)        1.811   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X49Y41.Y       Tilo                  0.648   clock_count<23>
                                                       clock_count_mux0000<0>1_1
    SLICE_X50Y47.G1      net (fanout=16)       1.632   clock_count_mux0000<0>1
    SLICE_X50Y47.CLK     Tgck                  0.817   clock_count<27>
                                                       clock_count_mux0000<5>1
                                                       clock_count_26
    -------------------------------------------------  ---------------------------
    Total                                     12.061ns (5.041ns logic, 7.020ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point char_index_5 (SLICE_X44Y18.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_index_5 (FF)
  Destination:          char_index_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: char_index_5 to char_index_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y18.XQ      Tcko                  0.505   char_index<5>
                                                       char_index_5
    SLICE_X44Y18.F4      net (fanout=3)        0.319   char_index<5>
    SLICE_X44Y18.CLK     Tckf        (-Th)    -0.505   char_index<5>
                                                       Mcount_char_index_eqn_5
                                                       char_index_5
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (1.010ns logic, 0.319ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Paths for end point char_index_0 (SLICE_X46Y25.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_index_0 (FF)
  Destination:          char_index_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.363ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: char_index_0 to char_index_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y25.XQ      Tcko                  0.505   char_index<0>
                                                       char_index_0
    SLICE_X46Y25.F2      net (fanout=15)       0.353   char_index<0>
    SLICE_X46Y25.CLK     Tckf        (-Th)    -0.505   char_index<0>
                                                       Mcount_char_index_eqn_01
                                                       char_index_0
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (1.010ns logic, 0.353ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point state_5 (SLICE_X49Y29.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_5 (FF)
  Destination:          state_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_5 to state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.XQ      Tcko                  0.473   state<5>
                                                       state_5
    SLICE_X49Y29.F1      net (fanout=7)        0.512   state<5>
    SLICE_X49Y29.CLK     Tckf        (-Th)    -0.466   state<5>
                                                       state_transition_1_state_transition<5>
                                                       state_5
    -------------------------------------------------  ---------------------------
    Total                                      1.451ns (0.939ns logic, 0.512ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: state_1_1/CLK
  Logical resource: state_1_1/CK
  Location pin: SLICE_X46Y23.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: lcd_e/CLK
  Logical resource: lcd_e/CK
  Location pin: SLICE_X46Y35.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: char_index<0>/CLK
  Logical resource: char_index_0/CK
  Location pin: SLICE_X46Y25.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50MHZ    |   12.777|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18980 paths, 0 nets, and 577 connections

Design statistics:
   Minimum period:  12.777ns{1}   (Maximum frequency:  78.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 29 17:03:36 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



