#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14cf04ea0 .scope module, "dpram_sclk_tb2" "dpram_sclk_tb2" 2 3;
 .timescale -9 -9;
P_0x600003cfb200 .param/l "PERIOD" 0 2 16, +C4<00000000000000000000000000010100>;
v0x600001bfd200_0 .var "clk", 0 0;
v0x600001bfd290_0 .var "r_addr", 8 0;
v0x600001bfd320_0 .net "r_data", 15 0, L_0x6000018fc3c0;  1 drivers
v0x600001bfd3b0_0 .var "r_en", 0 0;
v0x600001bfd440_0 .var "rst_n", 0 0;
v0x600001bfd4d0_0 .var "w_addr", 8 0;
v0x600001bfd560_0 .var "w_data", 15 0;
v0x600001bfd5f0_0 .var "w_en", 0 0;
E_0x6000027f4690/0 .event negedge, v0x600001bfcfc0_0;
E_0x6000027f4690/1 .event posedge, v0x600001bfc900_0;
E_0x6000027f4690 .event/or E_0x6000027f4690/0, E_0x6000027f4690/1;
S_0x14cf08410 .scope module, "u0" "dpram_sclk" 2 18, 3 17 0, S_0x14cf04ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 9 "raddr";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 9 "waddr";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 16 "din";
    .port_info 7 /OUTPUT 16 "dout";
P_0x6000015f8200 .param/l "ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000001001>;
P_0x6000015f8240 .param/l "CLEAR_ON_INIT" 0 3 21, +C4<00000000000000000000000000000001>;
P_0x6000015f8280 .param/l "DATA_WIDTH" 0 3 20, +C4<00000000000000000000000000010000>;
P_0x6000015f82c0 .param/l "ENABLE_BYPASS" 0 3 22, +C4<00000000000000000000000000000001>;
v0x600001bfcc60_1 .array/port v0x600001bfcc60, 1;
L_0x6000002f9030 .functor BUFZ 16, v0x600001bfcc60_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x140040010 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001bfc870_0 .net/2u *"_ivl_0", 15 0, L_0x140040010;  1 drivers
v0x600001bfc900_0 .net "clk", 0 0, v0x600001bfd200_0;  1 drivers
v0x600001bfc990_0 .net "data_watch", 15 0, L_0x6000002f9030;  1 drivers
v0x600001bfca20_0 .net "din", 15 0, v0x600001bfd560_0;  1 drivers
v0x600001bfcab0_0 .var "din_reg", 15 0;
v0x600001bfcb40_0 .net "dout", 15 0, L_0x6000018fc3c0;  alias, 1 drivers
v0x600001bfcbd0_0 .net "dout_w", 15 0, L_0x6000018fc320;  1 drivers
v0x600001bfcc60 .array "mem", 0 511, 15 0;
v0x600001bfccf0_0 .net "raddr", 8 0, v0x600001bfd290_0;  1 drivers
v0x600001bfcd80_0 .var "raddr_reg", 8 0;
v0x600001bfce10_0 .var "rdata", 15 0;
v0x600001bfcea0_0 .net "re", 0 0, v0x600001bfd3b0_0;  1 drivers
v0x600001bfcf30_0 .var "re_r", 0 0;
v0x600001bfcfc0_0 .net "rst", 0 0, v0x600001bfd440_0;  1 drivers
v0x600001bfd050_0 .net "waddr", 8 0, v0x600001bfd4d0_0;  1 drivers
v0x600001bfd0e0_0 .var "waddr_reg", 8 0;
v0x600001bfd170_0 .net "we", 0 0, v0x600001bfd5f0_0;  1 drivers
L_0x6000018fc3c0 .functor MUXZ 16, L_0x140040010, L_0x6000018fc320, v0x600001bfcf30_0, C4<>;
S_0x14cf08580 .scope generate, "bypass_gen" "bypass_gen" 3 77, 3 77 0, S_0x14cf08410;
 .timescale 0 0;
v0x600001bfc6c0_0 .var "bypass", 0 0;
v0x600001bfc750_0 .var "din_r", 15 0;
E_0x6000027f4780 .event posedge, v0x600001bfc900_0;
L_0x6000018fc320 .functor MUXZ 16, v0x600001bfce10_0, v0x600001bfc750_0, v0x600001bfc6c0_0, C4<>;
S_0x14cf08740 .scope generate, "clear_on_init" "clear_on_init" 3 65, 3 65 0, S_0x14cf08410;
 .timescale 0 0;
v0x600001bfc7e0_0 .var/i "idx", 31 0;
    .scope S_0x14cf08740;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001bfc7e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600001bfc7e0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x600001bfc7e0_0;
    %store/vec4a v0x600001bfcc60, 4, 0;
    %load/vec4 v0x600001bfc7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001bfc7e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x14cf08580;
T_1 ;
    %wait E_0x6000027f4780;
    %load/vec4 v0x600001bfcea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x600001bfca20_0;
    %assign/vec4 v0x600001bfc750_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14cf08580;
T_2 ;
    %wait E_0x6000027f4780;
    %load/vec4 v0x600001bfd050_0;
    %load/vec4 v0x600001bfccf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600001bfd170_0;
    %and;
    %load/vec4 v0x600001bfcea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001bfc6c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001bfc6c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14cf08410;
T_3 ;
    %wait E_0x6000027f4780;
    %load/vec4 v0x600001bfcfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001bfcf30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001bfcea0_0;
    %assign/vec4 v0x600001bfcf30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14cf08410;
T_4 ;
    %wait E_0x6000027f4780;
    %load/vec4 v0x600001bfd170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x600001bfcab0_0;
    %load/vec4 v0x600001bfd0e0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001bfcc60, 0, 4;
T_4.0 ;
    %load/vec4 v0x600001bfcea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x600001bfcd80_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x600001bfcc60, 4;
    %assign/vec4 v0x600001bfce10_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14cf08410;
T_5 ;
    %wait E_0x6000027f4780;
    %load/vec4 v0x600001bfd050_0;
    %assign/vec4 v0x600001bfd0e0_0, 0;
    %load/vec4 v0x600001bfccf0_0;
    %assign/vec4 v0x600001bfcd80_0, 0;
    %load/vec4 v0x600001bfca20_0;
    %assign/vec4 v0x600001bfcab0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14cf04ea0;
T_6 ;
    %delay 10, 0;
    %load/vec4 v0x600001bfd200_0;
    %inv;
    %assign/vec4 v0x600001bfd200_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14cf04ea0;
T_7 ;
    %vpi_call 2 35 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14cf04ea0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x14cf04ea0;
T_8 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600001bfd4d0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600001bfd290_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001bfd560_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bfd200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bfd440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bfd5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bfd3b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bfd440_0, 0, 1;
    %delay 210, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bfd5f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001bfd3b0_0, 0, 1;
    %delay 3000, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bfd5f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001bfd3b0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14cf04ea0;
T_9 ;
    %wait E_0x6000027f4690;
    %load/vec4 v0x600001bfd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001bfd560_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600001bfd4d0_0, 0, 9;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001bfd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600001bfd560_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001bfd560_0, 0, 16;
    %load/vec4 v0x600001bfd4d0_0;
    %addi 1, 0, 9;
    %store/vec4 v0x600001bfd4d0_0, 0, 9;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14cf04ea0;
T_10 ;
    %wait E_0x6000027f4690;
    %load/vec4 v0x600001bfd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x600001bfd290_0, 0, 9;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001bfd3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600001bfd290_0;
    %addi 1, 0, 9;
    %store/vec4 v0x600001bfd290_0, 0, 9;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./Ram/dpram_sclk/tb/dpram_sclk_tb2.v";
    "./Ram/dpram_sclk/src//dpram_sclk.v";
