<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='243' type='bool llvm::MCInstrDesc::isPseudo() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='241'>/// Return true if this is a pseudo instruction that doesn&apos;t
  /// correspond to a real machine instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3990' u='c' c='_ZNK4llvm15ResourceManager19canReserveResourcesEPKNS_11MCInstrDescE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='4026' u='c' c='_ZN4llvm15ResourceManager16reserveResourcesEPKNS_11MCInstrDescE'/>
<use f='llvm/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp' l='1293' u='c' c='_ZN12_GLOBAL__N_116HexagonAsmParser18processInstructionERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_del8416119'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.cpp' l='414' u='c' c='_ZNK4llvm20HexagonMCCodeEmitter23EncodeSingleInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='528' u='c' c='_ZN4llvm18HexagonMCInstrInfo7isCanonERKNS_11MCInstrInfoERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCShuffler.cpp' l='41' u='c' c='_ZN4llvm17HexagonMCShuffler4initERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCShuffler.cpp' l='63' u='c' c='_ZN4llvm17HexagonMCShuffler4initERNS_6MCInstERKS1_b'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1349' u='c' c='_ZNK4llvm12PPCInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE'/>
