verilog xil_defaultlib --include "../../../../Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/ipshared/c923" --include "../../../../Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/ipshared/ec67/hdl" --include "../../../../Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/ipshared/8c62/hdl" --include "../../../../Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_processing_system7_0_0" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_VGA_controller_0_0/sim/CHAR_ROM_DISPLAY_VGA_controller_0_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_clk_wiz_0_0/CHAR_ROM_DISPLAY_clk_wiz_0_0_mmcm_pll_drp.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_clk_wiz_0_0/CHAR_ROM_DISPLAY_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_clk_wiz_0_0/CHAR_ROM_DISPLAY_clk_wiz_0_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ipshared/afa8/hdl/encode.v" \
"../../../bd/CHAR_ROM_DISPLAY/ipshared/afa8/hdl/serdes_10_to_1.v" \
"../../../bd/CHAR_ROM_DISPLAY/ipshared/afa8/hdl/srldelay.v" \
"../../../bd/CHAR_ROM_DISPLAY/ipshared/afa8/hdl/hdmi_tx_v1_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_hdmi_tx_0_0/sim/CHAR_ROM_DISPLAY_hdmi_tx_0_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_ASCII_addr_gen_0_0/sim/CHAR_ROM_DISPLAY_ASCII_addr_gen_0_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_char_rom_0_0/sim/CHAR_ROM_DISPLAY_char_rom_0_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_processing_system7_0_0/sim/CHAR_ROM_DISPLAY_processing_system7_0_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ipshared/2e1e/hdl/CHAR_ROM_CONTROLLER_v1_0_S00_AXI.v" \
"../../../bd/CHAR_ROM_DISPLAY/ipshared/2e1e/hdl/CHAR_ROM_CONTROLLER_v1_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0/sim/CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_xbar_0/sim/CHAR_ROM_DISPLAY_xbar_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0/sim/CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_xlconstant_0_0/sim/CHAR_ROM_DISPLAY_xlconstant_0_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_xlconstant_0_1/sim/CHAR_ROM_DISPLAY_xlconstant_0_1.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_xlconstant_1_0/sim/CHAR_ROM_DISPLAY_xlconstant_1_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_xlconstant_1_1/sim/CHAR_ROM_DISPLAY_xlconstant_1_1.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_xlconstant_3_0/sim/CHAR_ROM_DISPLAY_xlconstant_3_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ipshared/5a07/hdl/RESOLUTION_CONTROLLER_v1_0_S00_AXI.v" \
"../../../bd/CHAR_ROM_DISPLAY/ipshared/5a07/hdl/RESOLUTION_CONTROLLER_v1_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_RESOLUTION_CONTROLLER_0_0/sim/CHAR_ROM_DISPLAY_RESOLUTION_CONTROLLER_0_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_RAM_RANGLER_FSM_0_0/sim/CHAR_ROM_DISPLAY_RAM_RANGLER_FSM_0_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/ip/CHAR_ROM_DISPLAY_auto_pc_0/sim/CHAR_ROM_DISPLAY_auto_pc_0.v" \
"../../../bd/CHAR_ROM_DISPLAY/sim/CHAR_ROM_DISPLAY.v" \

verilog xil_defaultlib "glbl.v"

nosort
