<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE model SYSTEM "../../embsysregview.dtd">

<model chipname="Apollo Series">
	<chip_description>
		Ambiq Micro Apollo series 64/41pin Cortex-M4 MCUs
		http://www.ambiqmicro.com/low-power-microcontroller
	</chip_description>
	<group name="ARM" description="ARM registers">
		<registergroup name="ITM" description= "ITM peripheral" >
			<register name="STIM0" description="Stimulus Port Register 0" address="0xE0000000" resetvalue="0x00000000" access="rw">
				<field name="STIM0" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 0.</description>
				</field>
			</register>
			<register name="STIM1" description="Stimulus Port Register 1" address="0xE0000004" resetvalue="0x00000000" access="rw">
				<field name="STIM1" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 1.</description>
				</field>
			</register>
			<register name="STIM2" description="Stimulus Port Register 2" address="0xE0000008" resetvalue="0x00000000" access="rw">
				<field name="STIM2" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 2.</description>
				</field>
			</register>
			<register name="STIM3" description="Stimulus Port Register 3" address="0xE000000C" resetvalue="0x00000000" access="rw">
				<field name="STIM3" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 3.</description>
				</field>
			</register>
			<register name="STIM4" description="Stimulus Port Register 4" address="0xE0000010" resetvalue="0x00000000" access="rw">
				<field name="STIM4" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 4.</description>
				</field>
			</register>
			<register name="STIM5" description="Stimulus Port Register 5" address="0xE0000014" resetvalue="0x00000000" access="rw">
				<field name="STIM5" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 5.</description>
				</field>
			</register>
			<register name="STIM6" description="Stimulus Port Register 6" address="0xE0000018" resetvalue="0x00000000" access="rw">
				<field name="STIM6" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 6.</description>
				</field>
			</register>
			<register name="STIM7" description="Stimulus Port Register 7" address="0xE000001C" resetvalue="0x00000000" access="rw">
				<field name="STIM7" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 7.</description>
				</field>
			</register>
			<register name="STIM8" description="Stimulus Port Register 8" address="0xE0000020" resetvalue="0x00000000" access="rw">
				<field name="STIM8" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 8.</description>
				</field>
			</register>
			<register name="STIM9" description="Stimulus Port Register 9" address="0xE0000024" resetvalue="0x00000000" access="rw">
				<field name="STIM9" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 9.</description>
				</field>
			</register>
			<register name="STIM10" description="Stimulus Port Register 10" address="0xE0000028" resetvalue="0x00000000" access="rw">
				<field name="STIM10" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 10.</description>
				</field>
			</register>
			<register name="STIM11" description="Stimulus Port Register 11" address="0xE000002C" resetvalue="0x00000000" access="rw">
				<field name="STIM11" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 11.</description>
				</field>
			</register>
			<register name="STIM12" description="Stimulus Port Register 12" address="0xE0000030" resetvalue="0x00000000" access="rw">
				<field name="STIM12" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 12.</description>
				</field>
			</register>
			<register name="STIM13" description="Stimulus Port Register 13" address="0xE0000034" resetvalue="0x00000000" access="rw">
				<field name="STIM13" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 13.</description>
				</field>
			</register>
			<register name="STIM14" description="Stimulus Port Register 14" address="0xE0000038" resetvalue="0x00000000" access="rw">
				<field name="STIM14" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 14.</description>
				</field>
			</register>
			<register name="STIM15" description="Stimulus Port Register 15" address="0xE000003C" resetvalue="0x00000000" access="rw">
				<field name="STIM15" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 15.</description>
				</field>
			</register>
			<register name="STIM16" description="Stimulus Port Register 16" address="0xE0000040" resetvalue="0x00000000" access="rw">
				<field name="STIM16" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 16.</description>
				</field>
			</register>
			<register name="STIM17" description="Stimulus Port Register 17" address="0xE0000044" resetvalue="0x00000000" access="rw">
				<field name="STIM17" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 17.</description>
				</field>
			</register>
			<register name="STIM18" description="Stimulus Port Register 18" address="0xE0000048" resetvalue="0x00000000" access="rw">
				<field name="STIM18" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 18.</description>
				</field>
			</register>
			<register name="STIM19" description="Stimulus Port Register 19" address="0xE000004C" resetvalue="0x00000000" access="rw">
				<field name="STIM19" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 19.</description>
				</field>
			</register>
			<register name="STIM20" description="Stimulus Port Register 20" address="0xE0000050" resetvalue="0x00000000" access="rw">
				<field name="STIM20" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 20.</description>
				</field>
			</register>
			<register name="STIM21" description="Stimulus Port Register 21" address="0xE0000054" resetvalue="0x00000000" access="rw">
				<field name="STIM21" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 21.</description>
				</field>
			</register>
			<register name="STIM22" description="Stimulus Port Register 22" address="0xE0000058" resetvalue="0x00000000" access="rw">
				<field name="STIM22" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 22.</description>
				</field>
			</register>
			<register name="STIM23" description="Stimulus Port Register 23" address="0xE000005C" resetvalue="0x00000000" access="rw">
				<field name="STIM23" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 23.</description>
				</field>
			</register>
			<register name="STIM24" description="Stimulus Port Register 24" address="0xE0000060" resetvalue="0x00000000" access="rw">
				<field name="STIM24" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 24.</description>
				</field>
			</register>
			<register name="STIM25" description="Stimulus Port Register 25" address="0xE0000064" resetvalue="0x00000000" access="rw">
				<field name="STIM25" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 25.</description>
				</field>
			</register>
			<register name="STIM26" description="Stimulus Port Register 26" address="0xE0000068" resetvalue="0x00000000" access="rw">
				<field name="STIM26" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 26.</description>
				</field>
			</register>
			<register name="STIM27" description="Stimulus Port Register 27" address="0xE000006C" resetvalue="0x00000000" access="rw">
				<field name="STIM27" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 27.</description>
				</field>
			</register>
			<register name="STIM28" description="Stimulus Port Register 28" address="0xE0000070" resetvalue="0x00000000" access="rw">
				<field name="STIM28" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 28.</description>
				</field>
			</register>
			<register name="STIM29" description="Stimulus Port Register 29" address="0xE0000074" resetvalue="0x00000000" access="rw">
				<field name="STIM29" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 29.</description>
				</field>
			</register>
			<register name="STIM30" description="Stimulus Port Register 30" address="0xE0000078" resetvalue="0x00000000" access="rw">
				<field name="STIM30" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 30.</description>
				</field>
			</register>
			<register name="STIM31" description="Stimulus Port Register 31" address="0xE000007C" resetvalue="0x00000000" access="rw">
				<field name="STIM31" bitoffset="0" bitlength="32">
					<description>Stimulus Port Register 31.</description>
				</field>
			</register>
			<register name="TER" description="Trace Enable Register." address="0xE0000E00" resetvalue="0x00000000" access="rw">
				<field name="STIMENA" bitoffset="0" bitlength="32">
					<description>Bit mask to enable tracing on ITM stimulus ports. One bit per stimulus port..</description>
				</field>
			</register>
			<register name="TPR" description="Trace Privilege Register." address="0xE0000E40" resetvalue="0x00000000" access="rw">
				<field name="PRIVMASK" bitoffset="0" bitlength="4">
					<description>Bit mask to enable tracing on ITM stimulus ports. bit[0] = stimulus ports[7:0], bit[1] = stimulus ports[15:8], bit[2] = stimulus ports[23:16], bit[3] = stimulus ports[31:24].</description>
				</field>
			</register>
			<register name="TCR" description="Trace Control Register." address="0xE0000E80" resetvalue="0x00000000" access="rw">
				<field name="BUSY" bitoffset="23" bitlength="1">
					<description>Set when ITM events present and being drained.</description>
				</field>
				<field name="ATB_ID" bitoffset="16" bitlength="7">
					<description>ATB ID for CoreSight system.</description>
				</field>
				<field name="TS_FREQ" bitoffset="10" bitlength="2">
					<description>Global Timestamp Frequency.</description>
				</field>
				<field name="TS_PRESCALE" bitoffset="8" bitlength="2">
					<description>Timestamp prescaler: 0b00 = no prescaling 0b01 = divide by 4 0b10 = divide by 16 0b11 = divide by 64.</description>
				</field>
				<field name="SWV_ENABLE" bitoffset="4" bitlength="1">
					<description>Enable SWV behavior â€“ count on TPIUEMIT and TPIUBAUD.</description>
				</field>
				<field name="DWT_ENABLE" bitoffset="3" bitlength="1">
					<description>Enables the DWT stimulus.</description>
				</field>
				<field name="SYNC_ENABLE" bitoffset="2" bitlength="1">
					<description>Enables sync packets for TPIU.</description>
				</field>
				<field name="TS_ENABLE" bitoffset="1" bitlength="1">
					<description>Enables differential timestamps. Differential timestamps are emitted when a packet is written to the FIFO with a non-zero timestamp counter, and when the timestamp counter overflows. Timestamps are emitted during idle times after a fixed number of cycles. This provides a time reference for packets and inter-packet gaps.</description>
				</field>
				<field name="ITM_ENABLE" bitoffset="0" bitlength="1">
					<description>Enable ITM. This is the master enable, and must be set before ITM Stimulus and Trace Enable registers can be written.</description>
				</field>
			</register>
			<register name="LOCKAREG" description="Lock Access Register" address="0xE0000FB0" resetvalue="0x00000000" access="RW">
				<field name="LOCKAREG" bitoffset="0" bitlength="32">
					<description>Key register value.</description>
				</field>
			</register>
			<register name="LOCKSREG" description="Lock Status Register" address="0xE0000FB4" resetvalue="0x00000001" access="RO">
				<field name="BYTEACC" bitoffset="2" bitlength="1">
					<description>You cannot implement 8-bit lock accesses.</description>
				</field>
				<field name="ACCESS" bitoffset="1" bitlength="1">
					<description>Write access to component is blocked. All writes are ignored, reads are permitted.</description>
				</field>
				<field name="PRESENT" bitoffset="0" bitlength="1">
					<description>Indicates that a lock mechanism exists for this component.</description>
				</field>
			</register>
			<register name="PID4" description="Peripheral Identification Register 4" address="0xE0000FD0" resetvalue="0x00000004" access="R0">
				<field name="PID4" bitoffset="0" bitlength="32">
					<description>Peripheral Identification 4.</description>
				</field>
			</register>
			<register name="PID5" description="Peripheral Identification Register 5" address="0xE0000FD4" resetvalue="0x00000000" access="R0">
				<field name="PID5" bitoffset="0" bitlength="32">
					<description>Peripheral Identification 5.</description>
				</field>
			</register>
			<register name="PID6" description="Peripheral Identification Register 6" address="0xE0000FD8" resetvalue="0x00000000" access="R0">
				<field name="PID6" bitoffset="0" bitlength="32">
					<description>Peripheral Identification 6.</description>
				</field>
			</register>
			<register name="PID7" description="Peripheral Identification Register 7" address="0xE0000FDC" resetvalue="0x00000000" access="R0">
				<field name="PID7" bitoffset="0" bitlength="32">
					<description>Peripheral Identification 7.</description>
				</field>
			</register>
			<register name="PID0" description="Peripheral Identification Register 0" address="0xE0000FE0" resetvalue="0x00000001" access="R0">
				<field name="PID0" bitoffset="0" bitlength="32">
					<description>Peripheral Identification 0.</description>
				</field>
			</register>
			<register name="PID1" description="Peripheral Identification Register 1" address="0xE0000FE4" resetvalue="0x000000B0" access="R0">
				<field name="PID1" bitoffset="0" bitlength="32">
					<description>Peripheral Identification 1.</description>
				</field>
			</register>
			<register name="PID2" description="Peripheral Identification Register 2" address="0xE0000FE8" resetvalue="0x0000003B" access="R0">
				<field name="PID2" bitoffset="0" bitlength="32">
					<description>Peripheral Identification 2.</description>
				</field>
			</register>
			<register name="PID3" description="Peripheral Identification Register 3" address="0xE0000FEC" resetvalue="0x00000000" access="R0">
				<field name="PID3" bitoffset="0" bitlength="32">
					<description>Peripheral Identification 3.</description>
				</field>
			</register>
			<register name="CID0" description="Component Identification Register 1" address="0xE0000FF0" resetvalue="0x0000000D" access="R0">
				<field name="CID0" bitoffset="0" bitlength="32">
					<description>Component Identification 1.</description>
				</field>
			</register>
			<register name="CID1" description="Component Identification Register 1" address="0xE0000FF4" resetvalue="0x000000E0" access="R0">
				<field name="CID1" bitoffset="0" bitlength="32">
					<description>Component Identification 1.</description>
				</field>
			</register>
			<register name="CID2" description="Component Identification Register 2" address="0xE0000FF8" resetvalue="0x00000005" access="R0">
				<field name="CID2" bitoffset="0" bitlength="32">
					<description>Component Identification 2.</description>
				</field>
			</register>
			<register name="CID3" description="Component Identification Register 3" address="0xE0000FFC" resetvalue="0x000000B1" access="R0">
				<field name="CID3" bitoffset="0" bitlength="32">
					<description>Component Identification 3.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="NVIC" description= "NVIC peripheral" >
			<register name="ISER0" description="Interrupt Set-Enable Register 0" address="0xE000E100" resetvalue="0x00000000" access="rw">
				<field name="BITS" bitoffset="0" bitlength="32">
					<description>NVIC_ISERn[31:0] are the set-enable bits for interrupts 31 through 0.</description>
				</field>
			</register>
			<register name="ICER0" description="Interrupt Clear-Enable Register 0" address="0xE000E180" resetvalue="0x00000000" access="rw">
				<field name="BITS" bitoffset="0" bitlength="32">
					<description>NVIC_ISERn[31:0] are the clear-enable bits for interrupts 31 through 0.</description>
				</field>
			</register>
			<register name="ISPR0" description="Interrupt Set-Pending Register 0" address="0xE000E200" resetvalue="0x00000000" access="rw">
				<field name="BITS" bitoffset="0" bitlength="32">
					<description>NVIC_ISERn[31:0] are the set-pending bits for interrupts 31 through 0.</description>
				</field>
			</register>
			<register name="ICPR0" description="Interrupt Clear-Pending Register 0" address="0xE000E280" resetvalue="0x00000000" access="rw">
				<field name="BITS" bitoffset="0" bitlength="32">
					<description>NVIC_ISERn[31:0] are the clear-pending bits for interrupts 31 through 0.</description>
				</field>
			</register>
			<register name="IABR0" description="Interrupt Active Bit Register 0" address="0xE000E300" resetvalue="0x00000000" access="RO">
				<field name="BITS" bitoffset="0" bitlength="32">
					<description>NVIC_ISERn[31:0] are the interrupt active bits for interrupts 31 through 0.</description>
				</field>
			</register>
			<register name="IPR0" description="Interrupt Priority Register 0" address="0xE000E400" resetvalue="0x00000000" access="rw">
				<field name="PRI_N3" bitoffset="24" bitlength="8">
					<description>Priority assignment for interrupt vector 3.</description>
				</field>
				<field name="PRI_N2" bitoffset="16" bitlength="8">
					<description>Priority assignment for interrupt vector 2.</description>
				</field>
				<field name="PRI_N1" bitoffset="8" bitlength="8">
					<description>Priority assignment for interrupt vector 1.</description>
				</field>
				<field name="PRI_N0" bitoffset="0" bitlength="8">
					<description>Priority assignment for interrupt vector 0.</description>
				</field>
			</register>
			<register name="IPR1" description="Interrupt Priority Register 1" address="0xE000E404" resetvalue="0x00000000" access="rw">
				<field name="PRI_N3" bitoffset="24" bitlength="8">
					<description>Priority assignment for interrupt vector 7.</description>
				</field>
				<field name="PRI_N2" bitoffset="16" bitlength="8">
					<description>Priority assignment for interrupt vector 6.</description>
				</field>
				<field name="PRI_N1" bitoffset="8" bitlength="8">
					<description>Priority assignment for interrupt vector 5.</description>
				</field>
				<field name="PRI_N0" bitoffset="0" bitlength="8">
					<description>Priority assignment for interrupt vector 4.</description>
				</field>
			</register>
			<register name="IPR2" description="Interrupt Priority Register 2" address="0xE000E408" resetvalue="0x00000000" access="rw">
				<field name="PRI_N3" bitoffset="24" bitlength="8">
					<description>Priority assignment for interrupt vector 11.</description>
				</field>
				<field name="PRI_N2" bitoffset="16" bitlength="8">
					<description>Priority assignment for interrupt vector 10.</description>
				</field>
				<field name="PRI_N1" bitoffset="8" bitlength="8">
					<description>Priority assignment for interrupt vector 9.</description>
				</field>
				<field name="PRI_N0" bitoffset="0" bitlength="8">
					<description>Priority assignment for interrupt vector 8.</description>
				</field>
			</register>
			<register name="IPR3" description="Interrupt Priority Register 3" address="0xE000E40C" resetvalue="0x00000000" access="rw">
				<field name="PRI_N3" bitoffset="24" bitlength="8">
					<description>Priority assignment for interrupt vector 15.</description>
				</field>
				<field name="PRI_N2" bitoffset="16" bitlength="8">
					<description>Priority assignment for interrupt vector 14.</description>
				</field>
				<field name="PRI_N1" bitoffset="8" bitlength="8">
					<description>Priority assignment for interrupt vector 13.</description>
				</field>
				<field name="PRI_N0" bitoffset="0" bitlength="8">
					<description>Priority assignment for interrupt vector 12.</description>
				</field>
			</register>
			<register name="IPR4" description="Interrupt Priority Register 4" address="0xE000E410" resetvalue="0x00000000" access="rw">
				<field name="PRI_N3" bitoffset="24" bitlength="8">
					<description>Priority assignment for interrupt vector 19.</description>
				</field>
				<field name="PRI_N2" bitoffset="16" bitlength="8">
					<description>Priority assignment for interrupt vector 18.</description>
				</field>
				<field name="PRI_N1" bitoffset="8" bitlength="8">
					<description>Priority assignment for interrupt vector 17.</description>
				</field>
				<field name="PRI_N0" bitoffset="0" bitlength="8">
					<description>Priority assignment for interrupt vector 16.</description>
				</field>
			</register>
			<register name="IPR5" description="Interrupt Priority Register 5" address="0xE000E414" resetvalue="0x00000000" access="rw">
				<field name="PRI_N3" bitoffset="24" bitlength="8">
					<description>Priority assignment for interrupt vector 23.</description>
				</field>
				<field name="PRI_N2" bitoffset="16" bitlength="8">
					<description>Priority assignment for interrupt vector 22.</description>
				</field>
				<field name="PRI_N1" bitoffset="8" bitlength="8">
					<description>Priority assignment for interrupt vector 21.</description>
				</field>
				<field name="PRI_N0" bitoffset="0" bitlength="8">
					<description>Priority assignment for interrupt vector 20.</description>
				</field>
			</register>
			<register name="IPR6" description="Interrupt Priority Register 6" address="0xE000E418" resetvalue="0x00000000" access="rw">
				<field name="PRI_N3" bitoffset="24" bitlength="8">
					<description>Priority assignment for interrupt vector 27.</description>
				</field>
				<field name="PRI_N2" bitoffset="16" bitlength="8">
					<description>Priority assignment for interrupt vector 26.</description>
				</field>
				<field name="PRI_N1" bitoffset="8" bitlength="8">
					<description>Priority assignment for interrupt vector 25.</description>
				</field>
				<field name="PRI_N0" bitoffset="0" bitlength="8">
					<description>Priority assignment for interrupt vector 24.</description>
				</field>
			</register>
			<register name="IPR7" description="Interrupt Priority Register 7" address="0xE000E41C" resetvalue="0x00000000" access="rw">
				<field name="PRI_N3" bitoffset="24" bitlength="8">
					<description>Priority assignment for interrupt vector 31.</description>
				</field>
				<field name="PRI_N2" bitoffset="16" bitlength="8">
					<description>Priority assignment for interrupt vector 30.</description>
				</field>
				<field name="PRI_N1" bitoffset="8" bitlength="8">
					<description>Priority assignment for interrupt vector 29.</description>
				</field>
				<field name="PRI_N0" bitoffset="0" bitlength="8">
					<description>Priority assignment for interrupt vector 28.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="SYSCTRL" description= "SYSCTRL peripheral" >
			<register name="ICSR" description="Interrupt Control and State Register" address="0xE000ED04" resetvalue="0x00000000" access="rw">
				<field name="NMIPENDSET" bitoffset="31" bitlength="1">
					<description>Pend an NMI exception.</description>
				</field>
				<field name="PENDSVSET" bitoffset="28" bitlength="1">
					<description>Set the PendSV interrupt as pending.</description>
				</field>
				<field name="PENDSVCLR" bitoffset="27" bitlength="1">
					<description>Remove the pending status of the PendSV exception.</description>
				</field>
				<field name="PENDSTSET" bitoffset="26" bitlength="1">
					<description>Set the SysTick exception as pending.</description>
				</field>
				<field name="PENDSTCLR" bitoffset="25" bitlength="1">
					<description>Remove the pending status of the SysTick exception.</description>
				</field>
				<field name="ISRPREEMPT" bitoffset="23" bitlength="1">
					<description>Indicates whether a pending exception will be serviced on exit from debug halt state.</description>
				</field>
				<field name="ISRPENDING" bitoffset="22" bitlength="1">
					<description>Indicates whether an external interrupt, generated by the NVIC, is pending.</description>
				</field>
				<field name="VECTPENDING" bitoffset="12" bitlength="9">
					<description>The exception number of the highest priority pending exception.</description>
				</field>
				<field name="RETTOBASE" bitoffset="11" bitlength="1">
					<description>Indicates whether there is an active exception other than the exception shown by IPSR.</description>
				</field>
				<field name="VECTACTIVE" bitoffset="0" bitlength="9">
					<description>The exception number of the current executing exception.</description>
				</field>
			</register>
			<register name="VTOR" description="Vector Table Offset Register." address="0xE000ED08" resetvalue="0x00000000" access="rw">
				<field name="VALUE" bitoffset="0" bitlength="32">
					<description>Vector table base address.</description>
				</field>
			</register>
			<register name="AIRCR" description="Application Interrupt and Reset Control Register." address="0xE000ED0C" resetvalue="0x00000000" access="rw">
				<field name="VECTKEY" bitoffset="16" bitlength="16">
					<description>Register writes must write 0x5FA to this field, otherwise the write is ignored.</description>
				</field>
				<field name="ENDIANNESS" bitoffset="15" bitlength="1">
					<description>Indicates endianness of memory architecture. (Little = 0, Big = 1)</description>
				</field>
				<field name="PRIGROUP" bitoffset="8" bitlength="3">
					<description>Priority grouping, indicates the binary point position.</description>
				</field>
				<field name="SYSRESETREQ" bitoffset="2" bitlength="1">
					<description>Writing a 1 to this bit reqests a local reset.</description>
				</field>
				<field name="VECTCLRACTIVE" bitoffset="1" bitlength="1">
					<description>Writing a 1 to this bit clears all active state information for fixed and configurable exceptions.</description>
				</field>
				<field name="VECTRESET" bitoffset="0" bitlength="1">
					<description>Writing a 1 to this bit causes a local system reset.</description>
				</field>
			</register>
			<register name="SCR" description="System Control Register." address="0xE000ED10" resetvalue="0x00000000" access="rw">
				<field name="SEVONPEND" bitoffset="4" bitlength="1">
					<description>Determines whether a pending interrupt is a wakeup event.</description>
				</field>
				<field name="SLEEPDEEP" bitoffset="2" bitlength="1">
					<description>Determines whether the sleep mode should be regular or deep sleep</description>
				</field>
				<field name="SLEEPONEXIT" bitoffset="1" bitlength="1">
					<description>Determines whether the processor shoudl automatically sleep when an ISR returns to the base-level.</description>
				</field>
			</register>
			<register name="CCR" description="Configuration and Control Register." address="0xE000ED14" resetvalue="0x00000000" access="rw">
				<field name="STKALIGN" bitoffset="9" bitlength="1">
					<description>Set to force 8-byte alignment for the stack pointer.</description>
				</field>
				<field name="BFHFNMIGN" bitoffset="8" bitlength="1">
					<description>Set to ignore precise data access faults during hard fault handlers.</description>
				</field>
				<field name="DIV0TRP" bitoffset="4" bitlength="1">
					<description>Set to enable trapping on divide-by-zero.</description>
				</field>
				<field name="UNALIGNTRP" bitoffset="3" bitlength="1">
					<description>Set to enable trapping of unaligned word or halfword accesses.</description>
				</field>
				<field name="USERSETMPEND" bitoffset="1" bitlength="1">
					<description>Set to allow unpriveleged software to access the STIR</description>
				</field>
				<field name="NONBASETHRDENA" bitoffset="0" bitlength="1">
					<description>Set to enable the processor to enter Thread mode at an execution priority other than base level.</description>
				</field>
			</register>
			<register name="SHPR1" description="System Handler Priority Register 1." address="0xE000ED18" resetvalue="0x00000000" access="rw">
				<field name="PRI_7" bitoffset="24" bitlength="8">
					<description>Reserved for priority of system handler 7.</description>
				</field>
				<field name="PRI_6" bitoffset="16" bitlength="8">
					<description>Priority of system handler 6, UsageFault.</description>
				</field>
				<field name="PRI_5" bitoffset="8" bitlength="8">
					<description>Priority of system handler 5, BusFault.</description>
				</field>
				<field name="PRI_4" bitoffset="0" bitlength="8">
					<description>Priority of system handler 4, MemManage.</description>
				</field>
			</register>
			<register name="SHPR2" description="System Handler Priority Register 2." address="0xE000ED1C" resetvalue="0x00000000" access="rw">
				<field name="PRI_11" bitoffset="24" bitlength="8">
					<description>Priority of system handler 11, SVCall.</description>
				</field>
				<field name="PRI_10" bitoffset="16" bitlength="8">
					<description>Reserved for priority of system handler 10.</description>
				</field>
				<field name="PRI_9" bitoffset="8" bitlength="8">
					<description>Reserved for priority of system handler 9.</description>
				</field>
				<field name="PRI_8" bitoffset="0" bitlength="8">
					<description>Reserved for priority of system handler 8.</description>
				</field>
			</register>
			<register name="SHPR3" description="System Handler Priority Register 3." address="0xE000ED20" resetvalue="0x00000000" access="rw">
				<field name="PRI_15" bitoffset="24" bitlength="8">
					<description>Priority of system handler 15, SysTick.</description>
				</field>
				<field name="PRI_14" bitoffset="16" bitlength="8">
					<description>Priority of system handler 14, PendSV.</description>
				</field>
				<field name="PRI_13" bitoffset="8" bitlength="8">
					<description>Reserved for priority of system handler 13.</description>
				</field>
				<field name="PRI_12" bitoffset="0" bitlength="8">
					<description>Priority of system handler 12, DebugMonitor.</description>
				</field>
			</register>
			<register name="SHCSR" description="System Handler Control and State Register." address="0xE000ED24" resetvalue="0x00000000" access="rw">
				<field name="USAGEFAULTENA" bitoffset="18" bitlength="1">
					<description>Set to enable UsageFault.</description>
				</field>
				<field name="BUSFAULTENA" bitoffset="17" bitlength="1">
					<description>Set to enable BusFault.</description>
				</field>
				<field name="MEMFAULTENA" bitoffset="16" bitlength="1">
					<description>Set to enable MemManageFault.</description>
				</field>
				<field name="SVCALLPENDED" bitoffset="15" bitlength="1">
					<description>Set to pend the SVCall exception.</description>
				</field>
				<field name="BUSFAULTPENDED" bitoffset="14" bitlength="1">
					<description>Set to pend the BusFault exception.</description>
				</field>
				<field name="MEMFAULTPENDED" bitoffset="13" bitlength="1">
					<description>Set to pend the MemManageFault exception.</description>
				</field>
				<field name="USGFAULTPENDED" bitoffset="12" bitlength="1">
					<description>Set to pend the UsageFault exception.</description>
				</field>
				<field name="SYSTICKACT" bitoffset="11" bitlength="1">
					<description>Set when SysTick is active.</description>
				</field>
				<field name="PENDSVACT" bitoffset="10" bitlength="1">
					<description>Set when PendSV is active.</description>
				</field>
				<field name="MONITORACT" bitoffset="8" bitlength="1">
					<description>Set when Monitor is active.</description>
				</field>
				<field name="SVCALLACT" bitoffset="7" bitlength="1">
					<description>Set when SVCall is active.</description>
				</field>
				<field name="USGFAULTACT" bitoffset="3" bitlength="1">
					<description>Set when UsageFault is active.</description>
				</field>
				<field name="BUSFAULTACT" bitoffset="1" bitlength="1">
					<description>Set when BusFault is active.</description>
				</field>
				<field name="MEMFAULTACT" bitoffset="0" bitlength="1">
					<description>Set when MemManageFault is active.</description>
				</field>
			</register>
			<register name="CFSR" description="Configurable Fault Status Register." address="0xE000ED28" resetvalue="0x00000000" access="rw">
				<field name="DIVBYZERO" bitoffset="25" bitlength="1">
					<description>Divide by zero error has occurred.</description>
				</field>
				<field name="UNALIGNED" bitoffset="24" bitlength="1">
					<description>Unaligned access error has occurred.</description>
				</field>
				<field name="NOCP" bitoffset="19" bitlength="1">
					<description>A coprocessor access error has occurred.</description>
				</field>
				<field name="INVPC" bitoffset="18" bitlength="1">
					<description>An integrity check error has occurred on EXC_RETURN.</description>
				</field>
				<field name="INVSTATE" bitoffset="17" bitlength="1">
					<description>Instruction executed with invalid EPSR.T or EPSR.IT field.</description>
				</field>
				<field name="UNDEFINSTR" bitoffset="16" bitlength="1">
					<description>Processor attempted to execute an undefined instruction.</description>
				</field>
				<field name="BFARVALID" bitoffset="15" bitlength="1">
					<description>BFAR has valid contents.</description>
				</field>
				<field name="LSPERR" bitoffset="13" bitlength="1">
					<description>A bus fault occurred during FP lazy state preservation.</description>
				</field>
				<field name="STKERR" bitoffset="12" bitlength="1">
					<description>A derived bus fault has occurred on exception entry.</description>
				</field>
				<field name="UNSTKERR" bitoffset="11" bitlength="1">
					<description>A derived bus fault has occurred on exception return.</description>
				</field>
				<field name="IMPRECISERR" bitoffset="10" bitlength="1">
					<description>Imprecise data access error has occurred.</description>
				</field>
				<field name="PRECISERR" bitoffset="9" bitlength="1">
					<description>A precise data access has occurrred. The faulting address is in BFAR.</description>
				</field>
				<field name="IBUSERR" bitoffset="8" bitlength="1">
					<description>A bus fault on an instruction prefetch has occurred.</description>
				</field>
				<field name="MMARVALID" bitoffset="7" bitlength="1">
					<description>MMAR has valid contents.</description>
				</field>
				<field name="MLSPERR" bitoffset="5" bitlength="1">
					<description>MemManage fault occurred during FP lazy state preservation.</description>
				</field>
				<field name="MSTKERR" bitoffset="4" bitlength="1">
					<description>Derived MemManage fault occurred on exception entry.</description>
				</field>
				<field name="MUNSTKER" bitoffset="3" bitlength="1">
					<description>Derived MemManage fault occurred on exception return.</description>
				</field>
				<field name="DACCVIOL" bitoffset="1" bitlength="1">
					<description>Data access violation. Address is in MMAR.</description>
				</field>
				<field name="IACCVIOL" bitoffset="0" bitlength="1">
					<description>MPU or Execute Never default memory map access violation.</description>
				</field>
			</register>
			<register name="HFSR" description="Hard Fault Status Register." address="0xE000ED2C" resetvalue="0x00000000" access="rw">
				<field name="DEBUGEVT" bitoffset="31" bitlength="1">
					<description>Debug event has occurred.</description>
				</field>
				<field name="FORCED" bitoffset="30" bitlength="1">
					<description>Processor has elevated a configurable-priority fault to a HardFault.</description>
				</field>
				<field name="VECTTBL" bitoffset="1" bitlength="1">
					<description>Vector table read fault has occurred.</description>
				</field>
			</register>
			<register name="MMFAR" description="MemManage Fault Address Register." address="0xE000ED34" resetvalue="0x00000000" access="rw">
				<field name="ADDRESS" bitoffset="0" bitlength="32">
					<description>Address of the memory location that caused an MMU fault.</description>
				</field>
			</register>
			<register name="BFAR" description="Bus Fault Address Register." address="0xE000ED38" resetvalue="0x00000000" access="rw">
				<field name="ADDRESS" bitoffset="0" bitlength="32">
					<description>Address of the memory location that caused an Bus fault.</description>
				</field>
			</register>
			<register name="CPACR" description="Coprocessor Access Control Register." address="0xE000ED88" resetvalue="0x00000000" access="rw">
				<field name="CP11" bitoffset="22" bitlength="2">
					<description>Access priveleges for the Floating point unit. Must always match CP10.</description>
				</field>
				<field name="CP10" bitoffset="20" bitlength="2">
					<description>Access priveleges for the Floating point unit. Must always match CP11.</description>
				</field>
			</register>
			<register name="DEMCR" description="Debug Exception and Monitor Control Register" address="0xE000EDFC" resetvalue="0x00000000" access="rw">
				<field name="TRCENA" bitoffset="24" bitlength="1">
					<description>Global enable for all DWT and ITM features.</description>
				</field>
			</register>
			<register name="STIR" description="Software Triggered Interrupt Register" address="0xE000EF00" resetvalue="0x00000000" access="rw">
				<field name="INTID" bitoffset="0" bitlength="32">
					<description>Vector number of the interrupt that should be triggered.</description>
				</field>
			</register>
			<register name="FPCCR" description="Floating-Point Context Control Register." address="0xE000EF34" resetvalue="0x00000000" access="rw">
				<field name="ASPEN" bitoffset="31" bitlength="1">
					<description>Set to enable automatic saving of FP registers on exception entry.</description>
				</field>
				<field name="LSPEN" bitoffset="30" bitlength="1">
					<description>Set to enable lazy context saving of FP registers on exception entry.</description>
				</field>
				<field name="MONRDY" bitoffset="8" bitlength="1">
					<description>Able to set DebugMonitor exception to pending on last FP stack allocation.</description>
				</field>
				<field name="BFRDY" bitoffset="6" bitlength="1">
					<description>Able to set BusFault exception to pending on last FP stack allocation.</description>
				</field>
				<field name="MMRDY" bitoffset="5" bitlength="1">
					<description>Able to set MemManage exception to pending on last FP stack allocation.</description>
				</field>
				<field name="HFRDY" bitoffset="4" bitlength="1">
					<description>Able to set HardFault exception to pending on last FP stack allocation.</description>
				</field>
				<field name="THREAD" bitoffset="3" bitlength="1">
					<description>Running from Thread mode on last FP stack allocation.</description>
				</field>
				<field name="USER" bitoffset="1" bitlength="1">
					<description>Running from unprivileged mode on last FP stack allocation.</description>
				</field>
				<field name="LSPACT" bitoffset="0" bitlength="1">
					<description>Lazy state preservation is active.</description>
				</field>
			</register>
			<register name="FPCAR" description="Floating-Point Context Address Register." address="0xE000EF38" resetvalue="0x00000000" access="rw">
				<field name="ADDRESS" bitoffset="0" bitlength="32">
					<description>Address of the unpopulated floating-point register space allocated on the exception stack frame.</description>
				</field>
			</register>
			<register name="FPDSCR" description="Floating-Point Default Status Control Register." address="0xE000EF3C" resetvalue="0x00000000" access="rw">
				<field name="AHP" bitoffset="26" bitlength="1">
					<description>Default value for FPSCR.AHP.</description>
				</field>
				<field name="DN" bitoffset="25" bitlength="1">
					<description>Default value for FPSCR.DN.</description>
				</field>
				<field name="FZ" bitoffset="24" bitlength="1">
					<description>Default value for FPSCR.FZ.</description>
				</field>
				<field name="RMODE" bitoffset="22" bitlength="2">
					<description>Default value for FPSCR.RMode.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="SYSTICK" description= "SYSTICK peripheral" >
			<register name="SYSTCSR" description="SysTick Control and Status Register." address="0xE000E010" resetvalue="0x00000000" access="rw">
				<field name="COUNTFLAG" bitoffset="16" bitlength="1">
					<description>Returns 1 if timer counted to 0 since last time this was read.</description>
				</field>
				<field name="TICKINT" bitoffset="1" bitlength="1">
					<description>Enables SysTick exception request. Software can use COUNTFLAG to determine if SysTick has ever counted to zero. 0 = counting down to zero does not assert the SysTick exception request; 1 = counting down to zero asserts the SysTick exception request.</description>
				</field>
				<field name="ENABLE" bitoffset="0" bitlength="1">
					<description>Enables the counter. 0 = counter disabled; 1 = counter enabled.</description>
				</field>
			</register>
			<register name="SYSTRVR" description="SysTick Reload Value Register." address="0xE000E014" resetvalue="0x00000000" access="rw">
				<field name="RELOAD" bitoffset="0" bitlength="24">
					<description>Value to load into the SYSTCVR register when the counter is enabled and when it reaches 0.</description>
				</field>
			</register>
			<register name="SYSTCVR" description="SysTick Current Value Register." address="0xE000E018" resetvalue="0x00000000" access="rw">
				<field name="CURRENT" bitoffset="0" bitlength="24">
					<description>Reads return the current value of the SysTick counter. A write of any value clears the field to 0, and also clears the SYSTCSR COUNTFLAG bit to 0.</description>
				</field>
			</register>
			<register name="SYSTCALIB" description="SysTick Calibration Value Register." address="0xE000E01C" resetvalue="0x00000000" access="rw">
				<field name="NOREF" bitoffset="31" bitlength="1">
					<description>Indicates whether the device provides a reference clock to the processor. 0 = reference clock provided; 1 = no reference clock provided. If your device does not provide a reference clock, the SYST_CSR.CLKSOURCE bit reads-as-one and ignores writes.</description>
				</field>
				<field name="SKEW" bitoffset="30" bitlength="1">
					<description>Indicates whether the TENMS value is exact. 0 = TENMS value is exact; 1 = TENMS value is inexact, or not given. An inexact TENMS value can affect the suitability of SysTick as a software real time clock.</description>
				</field>
				<field name="TENMS" bitoffset="0" bitlength="24">
					<description>Reload value for 10ms (100Hz) timing, subject to system clock skew errors. If the value reads as zero, the calibration value is not known.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="TPIU" description= "TPIU peripheral" >
			<register name="SSPSR" description="Supported Parallel Port Sizes." address="0xE0040000" resetvalue="0x00000001" access="RO">
				<field name="SWIDTH0" bitoffset="0" bitlength="1">
					<description>Parallel Port Width 1 supported</description>
				</field>
			</register>
			<register name="CSPSR" description="Current Parallel Port Size." address="0xE0040004" resetvalue="0x00000001" access="rw">
				<field name="CWIDTH" bitoffset="0" bitlength="32">
					<description>One-hot representation of the current port width.</description>
				</field>
			</register>
			<register name="ACPR" description="Asynchronous Clock Prescaler." address="0xE0040010" resetvalue="0x00000000" access="rw">
				<field name="SWOSCALER" bitoffset="0" bitlength="16">
					<description>Prescaler value for the baudrate of SWO.</description>
				</field>
			</register>
			<register name="SPPR" description="Selected Pin Protocol." address="0xE00400F0" resetvalue="0x00000000" access="rw">
				<field name="TXMODE" bitoffset="0" bitlength="2">
					<description>Selects the protocol used for trace output.</description>
				</field>
			</register>
			<register name="FFCR" description="Formatter and Flush Control Register." address="0xE0040304" resetvalue="0x00000000" access="rw">
				<field name="ENFCONT" bitoffset="1" bitlength="1">
					<description>Enable continuous formatting.</description>
				</field>
			</register>
			<register name="TYPE" description="TPIU Type." address="0xE0040FC8" resetvalue="0x00000E80" access="RO">
				<field name="NRZVALID" bitoffset="11" bitlength="1">
					<description>1 Indicates UART/NRZ support.</description>
				</field>
				<field name="MANCVALID" bitoffset="10" bitlength="1">
					<description>1 Indicates Manchester support.</description>
				</field>
				<field name="PTINVALID" bitoffset="9" bitlength="1">
					<description>0 Indicates Parallel Trace support.</description>
				</field>
				<field name="FIFOSZ" bitoffset="6" bitlength="3">
					<description>FIFO Size reported as a power of two. For instance, 0x3 indicates a FIFO size of 8 bytes.</description>
				</field>
			</register>
		</registergroup>

	</group>
	<group name="Peripherals" description="Peripheral registers">
		<registergroup name="ADC" description= "ADC peripheral" >
			<register name="CFG" description="Configuration Register" address="0x50008000" resetvalue="0x00000000" access="rw">
				<field name="CLKSEL" bitoffset="24" bitlength="3">
					<description>Select the source and frequency for the ADC clock.  All values not enumerated below are undefined.</description>
				</field>
				<field name="TRIGPOL" bitoffset="20" bitlength="1">
					<description>This bit selects the ADC trigger polarity for external off chip triggers.</description>
				</field>
				<field name="TRIGSEL" bitoffset="16" bitlength="4">
					<description>Select the ADC trigger source.</description>
				</field>
				<field name="REFSEL" bitoffset="8" bitlength="2">
					<description>Select the ADC reference voltage.</description>
				</field>
				<field name="BATTLOAD" bitoffset="7" bitlength="1">
					<description>Control 400 Ohm battery load resistor.</description>
				</field>
				<field name="OPMODE" bitoffset="5" bitlength="2">
					<description>Select the sample rate mode. It adjusts the current in the ADC for higher sample rates. A 12MHz ADC clock can result in a sample rate up to 1Msps depending on the trigger or repeating mode rate. A 1.5MHz ADC clock can result in a sample rate up 125K sps.NOTE: All other values not specified below are undefined.</description>
				</field>
				<field name="LPMODE" bitoffset="3" bitlength="2">
					<description>Select power mode to enter between active scans.</description>
				</field>
				<field name="RPTEN" bitoffset="2" bitlength="1">
					<description>This bit enables Repeating Scan Mode.</description>
				</field>
				<field name="TMPSPWR" bitoffset="1" bitlength="1">
					<description>This enables power to the temperature sensor module.  After setting this bit, the temperature sensor will remain powered down while the ADC is power is disconnected (i.e, when the ADC PWDSTAT is 2'b10).</description>
				</field>
				<field name="ADCEN" bitoffset="0" bitlength="1">
					<description>This bit enables the ADC module. While the ADC is enabled, the ADCCFG and SLOT Configuration regsiter settings must remain stable and unchanged.</description>
				</field>
			</register>
			<register name="STAT" description="ADC Power Status" address="0x50008004" resetvalue="0x00000000" access="RO">
				<field name="PWDSTAT" bitoffset="0" bitlength="2">
					<description>Indicates the power-status of the ADC.</description>
				</field>
			</register>
			<register name="SWT" description="Software trigger" address="0x50008008" resetvalue="0x00000000" access="rw">
				<field name="SWT" bitoffset="0" bitlength="8">
					<description>Writing 0x37 to this register generates a software trigger.</description>
				</field>
			</register>
			<register name="SL0CFG" description="Slot 0 Configuration Register" address="0x5000800C" resetvalue="0x00000000" access="rw">
				<field name="ADSEL0" bitoffset="24" bitlength="3">
					<description>Select the number of measurements to average in the accumulate divide module for this slot.</description>
				</field>
				<field name="THSEL0" bitoffset="16" bitlength="3">
					<description>Select the track and hold delay for this slot.NOTE: The track and hold delay must be less than 50us for correct operation.  When the ADC is configured to use the 1.5Mhz clock, the track and hold delay cannot exceed 64 clocks.</description>
				</field>
				<field name="CHSEL0" bitoffset="8" bitlength="4">
					<description>Select one of the 13 channel inputs for this slot.</description>
				</field>
				<field name="WCEN0" bitoffset="1" bitlength="1">
					<description>This bit enables the window compare function for slot 0.</description>
				</field>
				<field name="SLEN0" bitoffset="0" bitlength="1">
					<description>This bit enables slot 0 for ADC conversions.</description>
				</field>
			</register>
			<register name="SL1CFG" description="Slot 1 Configuration Register" address="0x50008010" resetvalue="0x00000000" access="rw">
				<field name="ADSEL1" bitoffset="24" bitlength="3">
					<description>Select the number of measurements to average in the accumulate divide module for this slot.</description>
				</field>
				<field name="THSEL1" bitoffset="16" bitlength="3">
					<description>Select the track and hold delay for this slot.NOTE: The track and hold delay must be less than 50us for correct operation.  When the ADC is configured to use the 1.5 Mhz clock, the track and hold delay cannot exceed 64 clocks.</description>
				</field>
				<field name="CHSEL1" bitoffset="8" bitlength="4">
					<description>Select one of the 13 channel inputs for this slot.</description>
				</field>
				<field name="WCEN1" bitoffset="1" bitlength="1">
					<description>This bit enables the window compare function for slot 1.</description>
				</field>
				<field name="SLEN1" bitoffset="0" bitlength="1">
					<description>This bit enables slot 1 for ADC conversions.</description>
				</field>
			</register>
			<register name="SL2CFG" description="Slot 2 Configuration Register" address="0x50008014" resetvalue="0x00000000" access="rw">
				<field name="ADSEL2" bitoffset="24" bitlength="3">
					<description>Select the number of measurements to average in the accumulate divide module for this slot.</description>
				</field>
				<field name="THSEL2" bitoffset="16" bitlength="3">
					<description>Select the track and hold delay for this slot.NOTE: The track and hold delay must be less than 50us for correct operation.  When the ADC is configured to use the 1.5Mhz clock, the track and hold delay cannot exceed 64 clocks.</description>
				</field>
				<field name="CHSEL2" bitoffset="8" bitlength="4">
					<description>Select one of the 13 channel inputs for this slot.</description>
				</field>
				<field name="WCEN2" bitoffset="1" bitlength="1">
					<description>This bit enables the window compare function for slot 2.</description>
				</field>
				<field name="SLEN2" bitoffset="0" bitlength="1">
					<description>This bit enables slot 2 for ADC conversions.</description>
				</field>
			</register>
			<register name="SL3CFG" description="Slot 3 Configuration Register" address="0x50008018" resetvalue="0x00000000" access="rw">
				<field name="ADSEL3" bitoffset="24" bitlength="3">
					<description>Select the number of measurements to average in the accumulate divide module for this slot.</description>
				</field>
				<field name="THSEL3" bitoffset="16" bitlength="3">
					<description>Select the track and hold delay for this slot.NOTE: The track and hold delay must be less than 50us for correct operation.  When the ADC is configured to use the 1.5Mhz clock, the track and hold delay cannot exceed 64 clocks.</description>
				</field>
				<field name="CHSEL3" bitoffset="8" bitlength="4">
					<description>Select one of the 13 channel inputs for this slot.</description>
				</field>
				<field name="WCEN3" bitoffset="1" bitlength="1">
					<description>This bit enables the window compare function for slot 3.</description>
				</field>
				<field name="SLEN3" bitoffset="0" bitlength="1">
					<description>This bit enables slot 3 for ADC conversions.</description>
				</field>
			</register>
			<register name="SL4CFG" description="Slot 4 Configuration Register" address="0x5000801C" resetvalue="0x00000000" access="rw">
				<field name="ADSEL4" bitoffset="24" bitlength="3">
					<description>Select the number of measurements to average in the accumulate divide module for this slot.</description>
				</field>
				<field name="THSEL4" bitoffset="16" bitlength="3">
					<description>Select the track and hold delay for this slot.NOTE: The track and hold delay must be less than 50us for correct operation.  When the ADC is configured to use the 1.5Mhz clock, the track and hold delay cannot exceed 64 clocks.</description>
				</field>
				<field name="CHSEL4" bitoffset="8" bitlength="4">
					<description>Select one of the 13 channel inputs for this slot.</description>
				</field>
				<field name="WCEN4" bitoffset="1" bitlength="1">
					<description>This bit enables the window compare function for slot 4.</description>
				</field>
				<field name="SLEN4" bitoffset="0" bitlength="1">
					<description>This bit enables slot 4 for ADC conversions.</description>
				</field>
			</register>
			<register name="SL5CFG" description="Slot 5 Configuration Register" address="0x50008020" resetvalue="0x00000000" access="rw">
				<field name="ADSEL5" bitoffset="24" bitlength="3">
					<description>Select number of measurements to average in the accumulate divide module for this slot.</description>
				</field>
				<field name="THSEL5" bitoffset="16" bitlength="3">
					<description>Select track and hold delay for this slot.NOTE: The track and hold delay must be less than 50us for correct operation.  When the ADC is configured to use the 1.5Mhz clock, the track and hold delay cannot exceed 64 clocks.</description>
				</field>
				<field name="CHSEL5" bitoffset="8" bitlength="4">
					<description>Select one of the 13 channel inputs for this slot.</description>
				</field>
				<field name="WCEN5" bitoffset="1" bitlength="1">
					<description>This bit enables the window compare function for slot 5.</description>
				</field>
				<field name="SLEN5" bitoffset="0" bitlength="1">
					<description>This bit enables slot 5 for ADC conversions.</description>
				</field>
			</register>
			<register name="SL6CFG" description="Slot 6 Configuration Register" address="0x50008024" resetvalue="0x00000000" access="rw">
				<field name="ADSEL6" bitoffset="24" bitlength="3">
					<description>Select the number of measurements to average in the accumulate divide module for this slot.</description>
				</field>
				<field name="THSEL6" bitoffset="16" bitlength="3">
					<description>Select track and hold delay for this slot.NOTE: The track and hold delay must be less than 50us for correct operation.  When the ADC is configured to use the 1.5Mhz clock, the track and hold delay cannot exceed 64 clocks.</description>
				</field>
				<field name="CHSEL6" bitoffset="8" bitlength="4">
					<description>Select one of the 13 channel inputs for this slot.</description>
				</field>
				<field name="WCEN6" bitoffset="1" bitlength="1">
					<description>This bit enables the window compare function for slot 6.</description>
				</field>
				<field name="SLEN6" bitoffset="0" bitlength="1">
					<description>This bit enables slot 6 for ADC conversions.</description>
				</field>
			</register>
			<register name="SL7CFG" description="Slot 7 Configuration Register" address="0x50008028" resetvalue="0x00000000" access="rw">
				<field name="ADSEL7" bitoffset="24" bitlength="3">
					<description>Select the number of measurements to average in the accumulate divide module for this slot.</description>
				</field>
				<field name="THSEL7" bitoffset="16" bitlength="3">
					<description>Select track and hold delay for this slot.NOTE: The track and hold delay must be less than 50us for correct operation.  When the ADC is configured to use the 1.5Mhz clock, the track and hold delay cannot exceed 64 clocks.</description>
				</field>
				<field name="CHSEL7" bitoffset="8" bitlength="4">
					<description>Select one of the 13 channel inputs for this slot.</description>
				</field>
				<field name="WCEN7" bitoffset="1" bitlength="1">
					<description>This bit enables the window compare function for slot 7.</description>
				</field>
				<field name="SLEN7" bitoffset="0" bitlength="1">
					<description>This bit enables slot 7 for ADC conversions.</description>
				</field>
			</register>
			<register name="WLIM" description="Window Comparator Limits Register" address="0x5000802C" resetvalue="0x00000000" access="rw">
				<field name="ULIM" bitoffset="16" bitlength="16">
					<description>Sets the upper limit for the wondow comparator.</description>
				</field>
				<field name="LLIM" bitoffset="0" bitlength="16">
					<description>Sets the lower limit for the wondow comparator.</description>
				</field>
			</register>
			<register name="FIFO" description="FIFO Data and Valid Count Register" address="0x50008030" resetvalue="0x00000000" access="RO">
				<field name="RSVD_27" bitoffset="27" bitlength="5">
					<description>RESERVED.</description>
				</field>
				<field name="SLOTNUM" bitoffset="24" bitlength="3">
					<description>Slot number associated with this FIFO data.</description>
				</field>
				<field name="RSVD_20" bitoffset="20" bitlength="4">
					<description>RESERVED.</description>
				</field>
				<field name="COUNT" bitoffset="16" bitlength="4">
					<description>Number of valid entries in the ADC FIFO.</description>
				</field>
				<field name="DATA" bitoffset="0" bitlength="16">
					<description>Oldest data in the FIFO.</description>
				</field>
			</register>
			<register name="INTEN" description="ADC Interrupt registers: Enable" address="0x50008200" resetvalue="0x00000000" access="rw">
				<field name="WCINC" bitoffset="5" bitlength="1">
					<description>Window comparator voltage incursion interrupt.</description>
				</field>
				<field name="WCEXC" bitoffset="4" bitlength="1">
					<description>Window comparator voltage excursion interrupt.</description>
				</field>
				<field name="FIFOOVR2" bitoffset="3" bitlength="1">
					<description>FIFO 100% full interrupt.</description>
				</field>
				<field name="FIFOOVR1" bitoffset="2" bitlength="1">
					<description>FIFO 75% full interrupt.</description>
				</field>
				<field name="SCNCMP" bitoffset="1" bitlength="1">
					<description>ADC scan complete interrupt.</description>
				</field>
				<field name="CNVCMP" bitoffset="0" bitlength="1">
					<description>ADC conversion complete interrupt.</description>
				</field>
			</register>
			<register name="INTSTAT" description="ADC Interrupt registers: Status" address="0x50008204" resetvalue="0x00000000" access="rw">
				<field name="WCINC" bitoffset="5" bitlength="1">
					<description>Window comparator voltage incursion interrupt.</description>
				</field>
				<field name="WCEXC" bitoffset="4" bitlength="1">
					<description>Window comparator voltage excursion interrupt.</description>
				</field>
				<field name="FIFOOVR2" bitoffset="3" bitlength="1">
					<description>FIFO 100% full interrupt.</description>
				</field>
				<field name="FIFOOVR1" bitoffset="2" bitlength="1">
					<description>FIFO 75% full interrupt.</description>
				</field>
				<field name="SCNCMP" bitoffset="1" bitlength="1">
					<description>ADC scan complete interrupt.</description>
				</field>
				<field name="CNVCMP" bitoffset="0" bitlength="1">
					<description>ADC conversion complete interrupt.</description>
				</field>
			</register>
			<register name="INTCLR" description="ADC Interrupt registers: Clear" address="0x50008208" resetvalue="0x00000000" access="rw">
				<field name="WCINC" bitoffset="5" bitlength="1">
					<description>Window comparator voltage incursion interrupt.</description>
				</field>
				<field name="WCEXC" bitoffset="4" bitlength="1">
					<description>Window comparator voltage excursion interrupt.</description>
				</field>
				<field name="FIFOOVR2" bitoffset="3" bitlength="1">
					<description>FIFO 100% full interrupt.</description>
				</field>
				<field name="FIFOOVR1" bitoffset="2" bitlength="1">
					<description>FIFO 75% full interrupt.</description>
				</field>
				<field name="SCNCMP" bitoffset="1" bitlength="1">
					<description>ADC scan complete interrupt.</description>
				</field>
				<field name="CNVCMP" bitoffset="0" bitlength="1">
					<description>ADC conversion complete interrupt.</description>
				</field>
			</register>
			<register name="INTSET" description="ADC Interrupt registers: Set" address="0x5000820C" resetvalue="0x00000000" access="rw">
				<field name="WCINC" bitoffset="5" bitlength="1">
					<description>Window comparator voltage incursion interrupt.</description>
				</field>
				<field name="WCEXC" bitoffset="4" bitlength="1">
					<description>Window comparator voltage excursion interrupt.</description>
				</field>
				<field name="FIFOOVR2" bitoffset="3" bitlength="1">
					<description>FIFO 100% full interrupt.</description>
				</field>
				<field name="FIFOOVR1" bitoffset="2" bitlength="1">
					<description>FIFO 75% full interrupt.</description>
				</field>
				<field name="SCNCMP" bitoffset="1" bitlength="1">
					<description>ADC scan complete interrupt.</description>
				</field>
				<field name="CNVCMP" bitoffset="0" bitlength="1">
					<description>ADC conversion complete interrupt.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="CLKGEN" description= "CLKGEN peripheral" >
			<register name="CALXT" description="XT Oscillator Control" address="0x40004000" resetvalue="0x00000000" access="rw">
				<field name="CALXT" bitoffset="0" bitlength="11">
					<description>XT Oscillator calibration value</description>
				</field>
			</register>
			<register name="CALRC" description="RC Oscillator Control" address="0x40004004" resetvalue="0x00000000" access="rw">
				<field name="CALRC" bitoffset="0" bitlength="18">
					<description>LFRC Oscillator calibration value</description>
				</field>
			</register>
			<register name="ACALCTR" description="Autocalibration Counter" address="0x40004008" resetvalue="0x00000000" access="RO">
				<field name="ACALCTR" bitoffset="0" bitlength="24">
					<description>Autocalibration Counter result.</description>
				</field>
			</register>
			<register name="OCTRL" description="Oscillator Control" address="0x4000400C" resetvalue="0x00000000" access="rw">
				<field name="ACAL" bitoffset="8" bitlength="3">
					<description>Autocalibration control</description>
				</field>
				<field name="OSEL" bitoffset="7" bitlength="1">
					<description>Selects the RTC oscillator (1 => LFRC, 0 => XT)</description>
				</field>
				<field name="FOS" bitoffset="6" bitlength="1">
					<description>Oscillator switch on failure function</description>
				</field>
				<field name="STOPRC" bitoffset="1" bitlength="1">
					<description>Stop the LFRC Oscillator to the RTC</description>
				</field>
				<field name="STOPXT" bitoffset="0" bitlength="1">
					<description>Stop the XT Oscillator to the RTC</description>
				</field>
			</register>
			<register name="CLKOUT" description="CLKOUT Frequency Select" address="0x40004010" resetvalue="0x00000000" access="rw">
				<field name="CKEN" bitoffset="7" bitlength="1">
					<description>Enable the CLKOUT signal</description>
				</field>
				<field name="CKSEL" bitoffset="0" bitlength="6">
					<description>CLKOUT signal select</description>
				</field>
			</register>
			<register name="CLKKEY" description="Key Register for Clock Control Register" address="0x40004014" resetvalue="0x00000000" access="RW">
				<field name="CLKKEY" bitoffset="0" bitlength="32">
					<description>Key register value.</description>
				</field>
			</register>
			<register name="CCTRL" description="HFRC Clock Control" address="0x40004018" resetvalue="0x00000007" access="rw">
				<field name="MEMSEL" bitoffset="3" bitlength="1">
					<description>Flash Clock divisor</description>
				</field>
				<field name="CORESEL" bitoffset="0" bitlength="3">
					<description>Core Clock divisor</description>
				</field>
			</register>
			<register name="STATUS" description="Clock Generator Status" address="0x4000401C" resetvalue="0x00000000" access="RO">
				<field name="OSCF" bitoffset="1" bitlength="1">
					<description>XT Oscillator is enabled but not oscillating</description>
				</field>
				<field name="OMODE" bitoffset="0" bitlength="1">
					<description>Current RTC oscillator (1 => LFRC, 0 => XT)</description>
				</field>
			</register>
			<register name="HFADJ" description="HFRC Adjustment" address="0x40004020" resetvalue="0x00000000" access="rw">
				<field name="HFWARMUP" bitoffset="19" bitlength="1">
					<description>XT warmup period for HFRC adjustment</description>
				</field>
				<field name="HFXTADJ" bitoffset="8" bitlength="11">
					<description>Target HFRC adjustment value.</description>
				</field>
				<field name="HFADJCK" bitoffset="1" bitlength="3">
					<description>Repeat period for HFRC adjustment</description>
				</field>
				<field name="HFADJEN" bitoffset="0" bitlength="1">
					<description>HFRC adjustment control</description>
				</field>
			</register>
			<register name="HFVAL" description="HFADJ readback" address="0x40004024" resetvalue="0x00000000" access="RO">
				<field name="HFTUNERB" bitoffset="0" bitlength="11">
					<description>Current HFTUNE value</description>
				</field>
			</register>
			<register name="CLOCKEN" description="Clock Enable Status" address="0x40004028" resetvalue="0x00000000" access="RO">
				<field name="CLOCKEN" bitoffset="0" bitlength="32">
					<description>Clock enable status</description>
				</field>
			</register>
			<register name="UARTEN" description="UART Enable" address="0x4000402C" resetvalue="0x00000000" access="rw">
				<field name="UARTEN" bitoffset="0" bitlength="1">
					<description>UART system clock control</description>
				</field>
			</register>
			<register name="INTEN" description="CLKGEN Interrupt Register: Enable" address="0x40004100" resetvalue="0x00000000" access="rw">
				<field name="ALM" bitoffset="3" bitlength="1">
					<description>RTC Alarm interrupt</description>
				</field>
				<field name="OF" bitoffset="2" bitlength="1">
					<description>XT Oscillator Fail interrupt</description>
				</field>
				<field name="ACC" bitoffset="1" bitlength="1">
					<description>Autocalibration Complete interrupt</description>
				</field>
				<field name="ACF" bitoffset="0" bitlength="1">
					<description>Autocalibration Fail interrupt</description>
				</field>
			</register>
			<register name="INTSTAT" description="CLKGEN Interrupt Register: Status" address="0x40004104" resetvalue="0x00000000" access="rw">
				<field name="ALM" bitoffset="3" bitlength="1">
					<description>RTC Alarm interrupt</description>
				</field>
				<field name="OF" bitoffset="2" bitlength="1">
					<description>XT Oscillator Fail interrupt</description>
				</field>
				<field name="ACC" bitoffset="1" bitlength="1">
					<description>Autocalibration Complete interrupt</description>
				</field>
				<field name="ACF" bitoffset="0" bitlength="1">
					<description>Autocalibration Fail interrupt</description>
				</field>
			</register>
			<register name="INTCLR" description="CLKGEN Interrupt Register: Clear" address="0x40004108" resetvalue="0x00000000" access="rw">
				<field name="ALM" bitoffset="3" bitlength="1">
					<description>RTC Alarm interrupt</description>
				</field>
				<field name="OF" bitoffset="2" bitlength="1">
					<description>XT Oscillator Fail interrupt</description>
				</field>
				<field name="ACC" bitoffset="1" bitlength="1">
					<description>Autocalibration Complete interrupt</description>
				</field>
				<field name="ACF" bitoffset="0" bitlength="1">
					<description>Autocalibration Fail interrupt</description>
				</field>
			</register>
			<register name="INTSET" description="CLKGEN Interrupt Register: Set" address="0x4000410C" resetvalue="0x00000000" access="rw">
				<field name="ALM" bitoffset="3" bitlength="1">
					<description>RTC Alarm interrupt</description>
				</field>
				<field name="OF" bitoffset="2" bitlength="1">
					<description>XT Oscillator Fail interrupt</description>
				</field>
				<field name="ACC" bitoffset="1" bitlength="1">
					<description>Autocalibration Complete interrupt</description>
				</field>
				<field name="ACF" bitoffset="0" bitlength="1">
					<description>Autocalibration Fail interrupt</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="CTIMER" description= "CTIMER peripheral" >
			<register name="TMR0" description="Counter/Timer Register" address="0x40008000" resetvalue="0x00000000" access="RO">
				<field name="CTTMRB0" bitoffset="16" bitlength="16">
					<description>Counter/Timer B0.</description>
				</field>
				<field name="CTTMRA0" bitoffset="0" bitlength="16">
					<description>Counter/Timer A0.</description>
				</field>
			</register>
			<register name="CMPRA0" description="Counter/Timer A0 Compare Registers" address="0x40008004" resetvalue="0x00000000" access="rw">
				<field name="CMPR1A0" bitoffset="16" bitlength="16">
					<description>Counter/Timer A0 Compare Register 1. Holds the upper limit for timer half A.</description>
				</field>
				<field name="CMPR0A0" bitoffset="0" bitlength="16">
					<description>Counter/Timer A0 Compare Register 0. Holds the lower limit for timer half A.</description>
				</field>
			</register>
			<register name="CMPRB0" description="Counter/Timer B0 Compare Registers" address="0x40008008" resetvalue="0x00000000" access="rw">
				<field name="CMPR1B0" bitoffset="16" bitlength="16">
					<description>Counter/Timer B0 Compare Register 1. Holds the upper limit for timer half B.</description>
				</field>
				<field name="CMPR0B0" bitoffset="0" bitlength="16">
					<description>Counter/Timer B0 Compare Register 0. Holds the lower limit for timer half B.</description>
				</field>
			</register>
			<register name="CTRL0" description="Counter/Timer Control" address="0x4000800C" resetvalue="0x00000000" access="rw">
				<field name="CTLINK0" bitoffset="31" bitlength="1">
					<description>Counter/Timer A0/B0 Link bit.</description>
				</field>
				<field name="TMRB0POL" bitoffset="28" bitlength="1">
					<description>Counter/Timer B0 output polarity.</description>
				</field>
				<field name="TMRB0CLR" bitoffset="27" bitlength="1">
					<description>Counter/Timer B0 Clear bit.</description>
				</field>
				<field name="TMRB0PE" bitoffset="26" bitlength="1">
					<description>Counter/Timer B0 Output Enable bit.</description>
				</field>
				<field name="TMRB0IE" bitoffset="25" bitlength="1">
					<description>Counter/Timer B0 Interrupt Enable bit.</description>
				</field>
				<field name="TMRB0FN" bitoffset="22" bitlength="3">
					<description>Counter/Timer B0 Function Select.</description>
				</field>
				<field name="TMRB0CLK" bitoffset="17" bitlength="5">
					<description>Counter/Timer B0 Clock Select.</description>
				</field>
				<field name="TMRB0EN" bitoffset="16" bitlength="1">
					<description>Counter/Timer B0 Enable bit.</description>
				</field>
				<field name="TMRA0POL" bitoffset="12" bitlength="1">
					<description>Counter/Timer A0 output polarity.</description>
				</field>
				<field name="TMRA0CLR" bitoffset="11" bitlength="1">
					<description>Counter/Timer A0 Clear bit.</description>
				</field>
				<field name="TMRA0PE" bitoffset="10" bitlength="1">
					<description>Counter/Timer A0 Output Enable bit.</description>
				</field>
				<field name="TMRA0IE" bitoffset="9" bitlength="1">
					<description>Counter/Timer A0 Interrupt Enable bit.</description>
				</field>
				<field name="TMRA0FN" bitoffset="6" bitlength="3">
					<description>Counter/Timer A0 Function Select.</description>
				</field>
				<field name="TMRA0CLK" bitoffset="1" bitlength="5">
					<description>Counter/Timer A0 Clock Select.</description>
				</field>
				<field name="TMRA0EN" bitoffset="0" bitlength="1">
					<description>Counter/Timer A0 Enable bit.</description>
				</field>
			</register>
			<register name="TMR1" description="Counter/Timer Register" address="0x40008010" resetvalue="0x00000000" access="RO">
				<field name="CTTMRB1" bitoffset="16" bitlength="16">
					<description>Counter/Timer B1.</description>
				</field>
				<field name="CTTMRA1" bitoffset="0" bitlength="16">
					<description>Counter/Timer A1.</description>
				</field>
			</register>
			<register name="CMPRA1" description="Counter/Timer A1 Compare Registers" address="0x40008014" resetvalue="0x00000000" access="rw">
				<field name="CMPR1A1" bitoffset="16" bitlength="16">
					<description>Counter/Timer A1 Compare Register 1.</description>
				</field>
				<field name="CMPR0A1" bitoffset="0" bitlength="16">
					<description>Counter/Timer A1 Compare Register 0.</description>
				</field>
			</register>
			<register name="CMPRB1" description="Counter/Timer B1 Compare Registers" address="0x40008018" resetvalue="0x00000000" access="rw">
				<field name="CMPR1B1" bitoffset="16" bitlength="16">
					<description>Counter/Timer B1 Compare Register 1.</description>
				</field>
				<field name="CMPR0B1" bitoffset="0" bitlength="16">
					<description>Counter/Timer B1 Compare Register 0.</description>
				</field>
			</register>
			<register name="CTRL1" description="Counter/Timer Control" address="0x4000801C" resetvalue="0x00000000" access="rw">
				<field name="CTLINK1" bitoffset="31" bitlength="1">
					<description>Counter/Timer A1/B1 Link bit.</description>
				</field>
				<field name="TMRB1POL" bitoffset="28" bitlength="1">
					<description>Counter/Timer B1 output polarity.</description>
				</field>
				<field name="TMRB1CLR" bitoffset="27" bitlength="1">
					<description>Counter/Timer B1 Clear bit.</description>
				</field>
				<field name="TMRB1PE" bitoffset="26" bitlength="1">
					<description>Counter/Timer B1 Output Enable bit.</description>
				</field>
				<field name="TMRB1IE" bitoffset="25" bitlength="1">
					<description>Counter/Timer B1 Interrupt Enable bit.</description>
				</field>
				<field name="TMRB1FN" bitoffset="22" bitlength="3">
					<description>Counter/Timer B1 Function Select.</description>
				</field>
				<field name="TMRB1CLK" bitoffset="17" bitlength="5">
					<description>Counter/Timer B1 Clock Select.</description>
				</field>
				<field name="TMRB1EN" bitoffset="16" bitlength="1">
					<description>Counter/Timer B1 Enable bit.</description>
				</field>
				<field name="TMRA1POL" bitoffset="12" bitlength="1">
					<description>Counter/Timer A1 output polarity.</description>
				</field>
				<field name="TMRA1CLR" bitoffset="11" bitlength="1">
					<description>Counter/Timer A1 Clear bit.</description>
				</field>
				<field name="TMRA1PE" bitoffset="10" bitlength="1">
					<description>Counter/Timer A1 Output Enable bit.</description>
				</field>
				<field name="TMRA1IE" bitoffset="9" bitlength="1">
					<description>Counter/Timer A1 Interrupt Enable bit.</description>
				</field>
				<field name="TMRA1FN" bitoffset="6" bitlength="3">
					<description>Counter/Timer A1 Function Select.</description>
				</field>
				<field name="TMRA1CLK" bitoffset="1" bitlength="5">
					<description>Counter/Timer A1 Clock Select.</description>
				</field>
				<field name="TMRA1EN" bitoffset="0" bitlength="1">
					<description>Counter/Timer A1 Enable bit.</description>
				</field>
			</register>
			<register name="TMR2" description="Counter/Timer Register" address="0x40008020" resetvalue="0x00000000" access="RO">
				<field name="CTTMRB2" bitoffset="16" bitlength="16">
					<description>Counter/Timer B2.</description>
				</field>
				<field name="CTTMRA2" bitoffset="0" bitlength="16">
					<description>Counter/Timer A2.</description>
				</field>
			</register>
			<register name="CMPRA2" description="Counter/Timer A2 Compare Registers" address="0x40008024" resetvalue="0x00000000" access="rw">
				<field name="CMPR1A2" bitoffset="16" bitlength="16">
					<description>Counter/Timer A2 Compare Register 1.</description>
				</field>
				<field name="CMPR0A2" bitoffset="0" bitlength="16">
					<description>Counter/Timer A2 Compare Register 0.</description>
				</field>
			</register>
			<register name="CMPRB2" description="Counter/Timer B2 Compare Registers" address="0x40008028" resetvalue="0x00000000" access="rw">
				<field name="CMPR1B2" bitoffset="16" bitlength="16">
					<description>Counter/Timer B2 Compare Register 1.</description>
				</field>
				<field name="CMPR0B2" bitoffset="0" bitlength="16">
					<description>Counter/Timer B2 Compare Register 0.</description>
				</field>
			</register>
			<register name="CTRL2" description="Counter/Timer Control" address="0x4000802C" resetvalue="0x00000000" access="rw">
				<field name="CTLINK2" bitoffset="31" bitlength="1">
					<description>Counter/Timer A2/B2 Link bit.</description>
				</field>
				<field name="TMRB2POL" bitoffset="28" bitlength="1">
					<description>Counter/Timer B2 output polarity.</description>
				</field>
				<field name="TMRB2CLR" bitoffset="27" bitlength="1">
					<description>Counter/Timer B2 Clear bit.</description>
				</field>
				<field name="TMRB2PE" bitoffset="26" bitlength="1">
					<description>Counter/Timer B2 Output Enable bit.</description>
				</field>
				<field name="TMRB2IE" bitoffset="25" bitlength="1">
					<description>Counter/Timer B2 Interrupt Enable bit.</description>
				</field>
				<field name="TMRB2FN" bitoffset="22" bitlength="3">
					<description>Counter/Timer B2 Function Select.</description>
				</field>
				<field name="TMRB2CLK" bitoffset="17" bitlength="5">
					<description>Counter/Timer B2 Clock Select.</description>
				</field>
				<field name="TMRB2EN" bitoffset="16" bitlength="1">
					<description>Counter/Timer B2 Enable bit.</description>
				</field>
				<field name="TMRA2POL" bitoffset="12" bitlength="1">
					<description>Counter/Timer A2 output polarity.</description>
				</field>
				<field name="TMRA2CLR" bitoffset="11" bitlength="1">
					<description>Counter/Timer A2 Clear bit.</description>
				</field>
				<field name="TMRA2PE" bitoffset="10" bitlength="1">
					<description>Counter/Timer A2 Output Enable bit.</description>
				</field>
				<field name="TMRA2IE" bitoffset="9" bitlength="1">
					<description>Counter/Timer A2 Interrupt Enable bit.</description>
				</field>
				<field name="TMRA2FN" bitoffset="6" bitlength="3">
					<description>Counter/Timer A2 Function Select.</description>
				</field>
				<field name="TMRA2CLK" bitoffset="1" bitlength="5">
					<description>Counter/Timer A2 Clock Select.</description>
				</field>
				<field name="TMRA2EN" bitoffset="0" bitlength="1">
					<description>Counter/Timer A2 Enable bit.</description>
				</field>
			</register>
			<register name="TMR3" description="Counter/Timer Register" address="0x40008030" resetvalue="0x00000000" access="RO">
				<field name="CTTMRB3" bitoffset="16" bitlength="16">
					<description>Counter/Timer B3.</description>
				</field>
				<field name="CTTMRA3" bitoffset="0" bitlength="16">
					<description>Counter/Timer A3.</description>
				</field>
			</register>
			<register name="CMPRA3" description="Counter/Timer A3 Compare Registers" address="0x40008034" resetvalue="0x00000000" access="rw">
				<field name="CMPR1A3" bitoffset="16" bitlength="16">
					<description>Counter/Timer A3 Compare Register 1.</description>
				</field>
				<field name="CMPR0A3" bitoffset="0" bitlength="16">
					<description>Counter/Timer A3 Compare Register 0.</description>
				</field>
			</register>
			<register name="CMPRB3" description="Counter/Timer B3 Compare Registers" address="0x40008038" resetvalue="0x00000000" access="rw">
				<field name="CMPR1B3" bitoffset="16" bitlength="16">
					<description>Counter/Timer B3 Compare Register 1.</description>
				</field>
				<field name="CMPR0B3" bitoffset="0" bitlength="16">
					<description>Counter/Timer B3 Compare Register 0.</description>
				</field>
			</register>
			<register name="CTRL3" description="Counter/Timer Control" address="0x4000803C" resetvalue="0x00000000" access="rw">
				<field name="CTLINK3" bitoffset="31" bitlength="1">
					<description>Counter/Timer A/B Link bit.</description>
				</field>
				<field name="TMRB3POL" bitoffset="28" bitlength="1">
					<description>Counter/Timer B3 output polarity.</description>
				</field>
				<field name="TMRB3CLR" bitoffset="27" bitlength="1">
					<description>Counter/Timer B3 Clear bit.</description>
				</field>
				<field name="TMRB3PE" bitoffset="26" bitlength="1">
					<description>Counter/Timer B3 Output Enable bit.</description>
				</field>
				<field name="TMRB3IE" bitoffset="25" bitlength="1">
					<description>Counter/Timer B3 Interrupt Enable bit.</description>
				</field>
				<field name="TMRB3FN" bitoffset="22" bitlength="3">
					<description>Counter/Timer B3 Function Select.</description>
				</field>
				<field name="TMRB3CLK" bitoffset="17" bitlength="5">
					<description>Counter/Timer B3 Clock Select.</description>
				</field>
				<field name="TMRB3EN" bitoffset="16" bitlength="1">
					<description>Counter/Timer B3 Enable bit.</description>
				</field>
				<field name="ADCEN" bitoffset="15" bitlength="1">
					<description>Special Timer A3 enable for ADC function.</description>
				</field>
				<field name="TMRA3POL" bitoffset="12" bitlength="1">
					<description>Counter/Timer A3 output polarity.</description>
				</field>
				<field name="TMRA3CLR" bitoffset="11" bitlength="1">
					<description>Counter/Timer A3 Clear bit.</description>
				</field>
				<field name="TMRA3PE" bitoffset="10" bitlength="1">
					<description>Counter/Timer A3 Output Enable bit.</description>
				</field>
				<field name="TMRA3IE" bitoffset="9" bitlength="1">
					<description>Counter/Timer A3 Interrupt Enable bit.</description>
				</field>
				<field name="TMRA3FN" bitoffset="6" bitlength="3">
					<description>Counter/Timer A3 Function Select.</description>
				</field>
				<field name="TMRA3CLK" bitoffset="1" bitlength="5">
					<description>Counter/Timer A3 Clock Select.</description>
				</field>
				<field name="TMRA3EN" bitoffset="0" bitlength="1">
					<description>Counter/Timer A3 Enable bit.</description>
				</field>
			</register>
			<register name="INTEN" description="Counter/Timer Interrupts: Enable" address="0x40008200" resetvalue="0x00000000" access="rw">
				<field name="CTMRB3INT" bitoffset="7" bitlength="1">
					<description>Counter/Timer B3 interrupt.</description>
				</field>
				<field name="CTMRA3INT" bitoffset="6" bitlength="1">
					<description>Counter/Timer A3 interrupt.</description>
				</field>
				<field name="CTMRB2INT" bitoffset="5" bitlength="1">
					<description>Counter/Timer B2 interrupt.</description>
				</field>
				<field name="CTMRA2INT" bitoffset="4" bitlength="1">
					<description>Counter/Timer A2 interrupt.</description>
				</field>
				<field name="CTMRB1INT" bitoffset="3" bitlength="1">
					<description>Counter/Timer B1 interrupt.</description>
				</field>
				<field name="CTMRA1INT" bitoffset="2" bitlength="1">
					<description>Counter/Timer A1 interrupt.</description>
				</field>
				<field name="CTMRB0INT" bitoffset="1" bitlength="1">
					<description>Counter/Timer B0 interrupt.</description>
				</field>
				<field name="CTMRA0INT" bitoffset="0" bitlength="1">
					<description>Counter/Timer A0 interrupt.</description>
				</field>
			</register>
			<register name="INTSTAT" description="Counter/Timer Interrupts: Status" address="0x40008204" resetvalue="0x00000000" access="rw">
				<field name="CTMRB3INT" bitoffset="7" bitlength="1">
					<description>Counter/Timer B3 interrupt.</description>
				</field>
				<field name="CTMRA3INT" bitoffset="6" bitlength="1">
					<description>Counter/Timer A3 interrupt.</description>
				</field>
				<field name="CTMRB2INT" bitoffset="5" bitlength="1">
					<description>Counter/Timer B2 interrupt.</description>
				</field>
				<field name="CTMRA2INT" bitoffset="4" bitlength="1">
					<description>Counter/Timer A2 interrupt.</description>
				</field>
				<field name="CTMRB1INT" bitoffset="3" bitlength="1">
					<description>Counter/Timer B1 interrupt.</description>
				</field>
				<field name="CTMRA1INT" bitoffset="2" bitlength="1">
					<description>Counter/Timer A1 interrupt.</description>
				</field>
				<field name="CTMRB0INT" bitoffset="1" bitlength="1">
					<description>Counter/Timer B0 interrupt.</description>
				</field>
				<field name="CTMRA0INT" bitoffset="0" bitlength="1">
					<description>Counter/Timer A0 interrupt.</description>
				</field>
			</register>
			<register name="INTCLR" description="Counter/Timer Interrupts: Clear" address="0x40008208" resetvalue="0x00000000" access="rw">
				<field name="CTMRB3INT" bitoffset="7" bitlength="1">
					<description>Counter/Timer B3 interrupt.</description>
				</field>
				<field name="CTMRA3INT" bitoffset="6" bitlength="1">
					<description>Counter/Timer A3 interrupt.</description>
				</field>
				<field name="CTMRB2INT" bitoffset="5" bitlength="1">
					<description>Counter/Timer B2 interrupt.</description>
				</field>
				<field name="CTMRA2INT" bitoffset="4" bitlength="1">
					<description>Counter/Timer A2 interrupt.</description>
				</field>
				<field name="CTMRB1INT" bitoffset="3" bitlength="1">
					<description>Counter/Timer B1 interrupt.</description>
				</field>
				<field name="CTMRA1INT" bitoffset="2" bitlength="1">
					<description>Counter/Timer A1 interrupt.</description>
				</field>
				<field name="CTMRB0INT" bitoffset="1" bitlength="1">
					<description>Counter/Timer B0 interrupt.</description>
				</field>
				<field name="CTMRA0INT" bitoffset="0" bitlength="1">
					<description>Counter/Timer A0 interrupt.</description>
				</field>
			</register>
			<register name="INTSET" description="Counter/Timer Interrupts: Set" address="0x4000820C" resetvalue="0x00000000" access="rw">
				<field name="CTMRB3INT" bitoffset="7" bitlength="1">
					<description>Counter/Timer B3 interrupt.</description>
				</field>
				<field name="CTMRA3INT" bitoffset="6" bitlength="1">
					<description>Counter/Timer A3 interrupt.</description>
				</field>
				<field name="CTMRB2INT" bitoffset="5" bitlength="1">
					<description>Counter/Timer B2 interrupt.</description>
				</field>
				<field name="CTMRA2INT" bitoffset="4" bitlength="1">
					<description>Counter/Timer A2 interrupt.</description>
				</field>
				<field name="CTMRB1INT" bitoffset="3" bitlength="1">
					<description>Counter/Timer B1 interrupt.</description>
				</field>
				<field name="CTMRA1INT" bitoffset="2" bitlength="1">
					<description>Counter/Timer A1 interrupt.</description>
				</field>
				<field name="CTMRB0INT" bitoffset="1" bitlength="1">
					<description>Counter/Timer B0 interrupt.</description>
				</field>
				<field name="CTMRA0INT" bitoffset="0" bitlength="1">
					<description>Counter/Timer A0 interrupt.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="GPIO" description= "GPIO peripheral" >
			<register name="PADREGA" description="Pad Configuration Register A" address="0x40010000" resetvalue="0x18181818" access="rw">
				<field name="PAD3PWRUP" bitoffset="31" bitlength="1">
					<description>Pad 3 upper power switch enable</description>
				</field>
				<field name="PAD3FNCSEL" bitoffset="27" bitlength="3">
					<description>Pad 3 function select</description>
				</field>
				<field name="PAD3STRNG" bitoffset="26" bitlength="1">
					<description>Pad 3 drive strength.</description>
				</field>
				<field name="PAD3INPEN" bitoffset="25" bitlength="1">
					<description>Pad 3 input enable.</description>
				</field>
				<field name="PAD3PULL" bitoffset="24" bitlength="1">
					<description>Pad 3 pullup enable</description>
				</field>
				<field name="PAD2FNCSEL" bitoffset="19" bitlength="3">
					<description>Pad 2 function select</description>
				</field>
				<field name="PAD2STRNG" bitoffset="18" bitlength="1">
					<description>Pad 2 drive strength</description>
				</field>
				<field name="PAD2INPEN" bitoffset="17" bitlength="1">
					<description>Pad 2 input enable</description>
				</field>
				<field name="PAD2PULL" bitoffset="16" bitlength="1">
					<description>Pad 2 pullup enable</description>
				</field>
				<field name="PAD1FNCSEL" bitoffset="11" bitlength="3">
					<description>Pad 1 function select</description>
				</field>
				<field name="PAD1STRNG" bitoffset="10" bitlength="1">
					<description>Pad 1 drive strength</description>
				</field>
				<field name="PAD1INPEN" bitoffset="9" bitlength="1">
					<description>Pad 1 input enable</description>
				</field>
				<field name="PAD1PULL" bitoffset="8" bitlength="1">
					<description>Pad 1 pullup enable</description>
				</field>
				<field name="PAD0FNCSEL" bitoffset="3" bitlength="3">
					<description>Pad 0 function select</description>
				</field>
				<field name="PAD0STRNG" bitoffset="2" bitlength="1">
					<description>Pad 0 drive strength</description>
				</field>
				<field name="PAD0INPEN" bitoffset="1" bitlength="1">
					<description>Pad 0 input enable</description>
				</field>
				<field name="PAD0PULL" bitoffset="0" bitlength="1">
					<description>Pad 0 pullup enable</description>
				</field>
			</register>
			<register name="PADREGB" description="Pad Configuration Register B" address="0x40010004" resetvalue="0x18181818" access="rw">
				<field name="PAD7FNCSEL" bitoffset="27" bitlength="3">
					<description>Pad 7 function select</description>
				</field>
				<field name="PAD7STRNG" bitoffset="26" bitlength="1">
					<description>Pad 7 drive strentgh</description>
				</field>
				<field name="PAD7INPEN" bitoffset="25" bitlength="1">
					<description>Pad 7 input enable</description>
				</field>
				<field name="PAD7PULL" bitoffset="24" bitlength="1">
					<description>Pad 7 pullup enable</description>
				</field>
				<field name="PAD6RSEL" bitoffset="22" bitlength="2">
					<description>Pad 6 pullup resistor selection.</description>
				</field>
				<field name="PAD6FNCSEL" bitoffset="19" bitlength="3">
					<description>Pad 6 function select</description>
				</field>
				<field name="PAD6STRNG" bitoffset="18" bitlength="1">
					<description>Pad 6 drive strength</description>
				</field>
				<field name="PAD6INPEN" bitoffset="17" bitlength="1">
					<description>Pad 6 input enable</description>
				</field>
				<field name="PAD6PULL" bitoffset="16" bitlength="1">
					<description>Pad 6 pullup enable</description>
				</field>
				<field name="PAD5RSEL" bitoffset="14" bitlength="2">
					<description>Pad 5 pullup resistor selection.</description>
				</field>
				<field name="PAD5FNCSEL" bitoffset="11" bitlength="3">
					<description>Pad 5 function select</description>
				</field>
				<field name="PAD5STRNG" bitoffset="10" bitlength="1">
					<description>Pad 5 drive strength</description>
				</field>
				<field name="PAD5INPEN" bitoffset="9" bitlength="1">
					<description>Pad 5 input enable</description>
				</field>
				<field name="PAD5PULL" bitoffset="8" bitlength="1">
					<description>Pad 5 pullup enable</description>
				</field>
				<field name="PAD4PWRUP" bitoffset="7" bitlength="1">
					<description>Pad 4 upper power switch enable</description>
				</field>
				<field name="PAD4FNCSEL" bitoffset="3" bitlength="3">
					<description>Pad 4 function select</description>
				</field>
				<field name="PAD4STRNG" bitoffset="2" bitlength="1">
					<description>Pad 4 drive strength</description>
				</field>
				<field name="PAD4INPEN" bitoffset="1" bitlength="1">
					<description>Pad 4 input enable</description>
				</field>
				<field name="PAD4PULL" bitoffset="0" bitlength="1">
					<description>Pad 4 pullup enable</description>
				</field>
			</register>
			<register name="PADREGC" description="Pad Configuration Register C" address="0x40010008" resetvalue="0x18181818" access="rw">
				<field name="PAD11PWRDN" bitoffset="30" bitlength="1">
					<description>Pad 11 lower power switch enable</description>
				</field>
				<field name="PAD11FNCSEL" bitoffset="27" bitlength="2">
					<description>Pad 11 function select</description>
				</field>
				<field name="PAD11STRNG" bitoffset="26" bitlength="1">
					<description>Pad 11 drive strentgh</description>
				</field>
				<field name="PAD11INPEN" bitoffset="25" bitlength="1">
					<description>Pad 11 input enable</description>
				</field>
				<field name="PAD11PULL" bitoffset="24" bitlength="1">
					<description>Pad 11 pullup enable</description>
				</field>
				<field name="PAD10FNCSEL" bitoffset="19" bitlength="3">
					<description>Pad 10 function select</description>
				</field>
				<field name="PAD10STRNG" bitoffset="18" bitlength="1">
					<description>Pad 10 drive strength</description>
				</field>
				<field name="PAD10INPEN" bitoffset="17" bitlength="1">
					<description>Pad 10 input enable</description>
				</field>
				<field name="PAD10PULL" bitoffset="16" bitlength="1">
					<description>Pad 10 pullup enable</description>
				</field>
				<field name="PAD9RSEL" bitoffset="14" bitlength="2">
					<description>Pad 9 pullup resistor selection</description>
				</field>
				<field name="PAD9FNCSEL" bitoffset="11" bitlength="3">
					<description>Pad 9 function select</description>
				</field>
				<field name="PAD9STRNG" bitoffset="10" bitlength="1">
					<description>Pad 9 drive strength</description>
				</field>
				<field name="PAD9INPEN" bitoffset="9" bitlength="1">
					<description>Pad 9 input enable</description>
				</field>
				<field name="PAD9PULL" bitoffset="8" bitlength="1">
					<description>Pad 9 pullup enable</description>
				</field>
				<field name="PAD8RSEL" bitoffset="6" bitlength="2">
					<description>Pad 8 pullup resistor selection.</description>
				</field>
				<field name="PAD8FNCSEL" bitoffset="3" bitlength="3">
					<description>Pad 8 function select</description>
				</field>
				<field name="PAD8STRNG" bitoffset="2" bitlength="1">
					<description>Pad 8 drive strength</description>
				</field>
				<field name="PAD8INPEN" bitoffset="1" bitlength="1">
					<description>Pad 8 input enable</description>
				</field>
				<field name="PAD8PULL" bitoffset="0" bitlength="1">
					<description>Pad 8 pullup enable</description>
				</field>
			</register>
			<register name="PADREGD" description="Pad Configuration Register D" address="0x4001000C" resetvalue="0x18181818" access="rw">
				<field name="PAD15FNCSEL" bitoffset="27" bitlength="3">
					<description>Pad 15 function select</description>
				</field>
				<field name="PAD15STRNG" bitoffset="26" bitlength="1">
					<description>Pad 15 drive strentgh</description>
				</field>
				<field name="PAD15INPEN" bitoffset="25" bitlength="1">
					<description>Pad 15 input enable</description>
				</field>
				<field name="PAD15PULL" bitoffset="24" bitlength="1">
					<description>Pad 15 pullup enable</description>
				</field>
				<field name="PAD14FNCSEL" bitoffset="19" bitlength="3">
					<description>Pad 14 function select</description>
				</field>
				<field name="PAD14STRNG" bitoffset="18" bitlength="1">
					<description>Pad 14 drive strength</description>
				</field>
				<field name="PAD14INPEN" bitoffset="17" bitlength="1">
					<description>Pad 14 input enable</description>
				</field>
				<field name="PAD14PULL" bitoffset="16" bitlength="1">
					<description>Pad 14 pullup enable</description>
				</field>
				<field name="PAD13FNCSEL" bitoffset="11" bitlength="3">
					<description>Pad 13 function select</description>
				</field>
				<field name="PAD13STRNG" bitoffset="10" bitlength="1">
					<description>Pad 13 drive strength</description>
				</field>
				<field name="PAD13INPEN" bitoffset="9" bitlength="1">
					<description>Pad 13 input enable</description>
				</field>
				<field name="PAD13PULL" bitoffset="8" bitlength="1">
					<description>Pad 13 pullup enable</description>
				</field>
				<field name="PAD12FNCSEL" bitoffset="3" bitlength="2">
					<description>Pad 12 function select</description>
				</field>
				<field name="PAD12STRNG" bitoffset="2" bitlength="1">
					<description>Pad 12 drive strength</description>
				</field>
				<field name="PAD12INPEN" bitoffset="1" bitlength="1">
					<description>Pad 12 input enable</description>
				</field>
				<field name="PAD12PULL" bitoffset="0" bitlength="1">
					<description>Pad 12 pullup enable</description>
				</field>
			</register>
			<register name="PADREGE" description="Pad Configuration Register E" address="0x40010010" resetvalue="0x18181818" access="rw">
				<field name="PAD19FNCSEL" bitoffset="27" bitlength="2">
					<description>Pad 19 function select</description>
				</field>
				<field name="PAD19STRNG" bitoffset="26" bitlength="1">
					<description>Pad 19 drive strentgh</description>
				</field>
				<field name="PAD19INPEN" bitoffset="25" bitlength="1">
					<description>Pad 19 input enable</description>
				</field>
				<field name="PAD19PULL" bitoffset="24" bitlength="1">
					<description>Pad 19 pullup enable</description>
				</field>
				<field name="PAD18FNCSEL" bitoffset="19" bitlength="2">
					<description>Pad 18 function select</description>
				</field>
				<field name="PAD18STRNG" bitoffset="18" bitlength="1">
					<description>Pad 18 drive strength</description>
				</field>
				<field name="PAD18INPEN" bitoffset="17" bitlength="1">
					<description>Pad 18 input enable</description>
				</field>
				<field name="PAD18PULL" bitoffset="16" bitlength="1">
					<description>Pad 18 pullup enable</description>
				</field>
				<field name="PAD17FNCSEL" bitoffset="11" bitlength="3">
					<description>Pad 17 function select</description>
				</field>
				<field name="PAD17STRNG" bitoffset="10" bitlength="1">
					<description>Pad 17 drive strength</description>
				</field>
				<field name="PAD17INPEN" bitoffset="9" bitlength="1">
					<description>Pad 17 input enable</description>
				</field>
				<field name="PAD17PULL" bitoffset="8" bitlength="1">
					<description>Pad 17 pullup enable</description>
				</field>
				<field name="PAD16FNCSEL" bitoffset="3" bitlength="2">
					<description>Pad 16 function select</description>
				</field>
				<field name="PAD16STRNG" bitoffset="2" bitlength="1">
					<description>Pad 16 drive strength</description>
				</field>
				<field name="PAD16INPEN" bitoffset="1" bitlength="1">
					<description>Pad 16 input enable</description>
				</field>
				<field name="PAD16PULL" bitoffset="0" bitlength="1">
					<description>Pad 16 pullup enable</description>
				</field>
			</register>
			<register name="PADREGF" description="Pad Configuration Register F" address="0x40010014" resetvalue="0x18180202" access="rw">
				<field name="PAD23FNCSEL" bitoffset="27" bitlength="2">
					<description>Pad 23 function select</description>
				</field>
				<field name="PAD23STRNG" bitoffset="26" bitlength="1">
					<description>Pad 23 drive strentgh</description>
				</field>
				<field name="PAD23INPEN" bitoffset="25" bitlength="1">
					<description>Pad 23 input enable</description>
				</field>
				<field name="PAD23PULL" bitoffset="24" bitlength="1">
					<description>Pad 23 pullup enable</description>
				</field>
				<field name="PAD22FNCSEL" bitoffset="19" bitlength="2">
					<description>Pad 22 function select</description>
				</field>
				<field name="PAD22STRNG" bitoffset="18" bitlength="1">
					<description>Pad 22 drive strength</description>
				</field>
				<field name="PAD22INPEN" bitoffset="17" bitlength="1">
					<description>Pad 22 input enable</description>
				</field>
				<field name="PAD22PULL" bitoffset="16" bitlength="1">
					<description>Pad 22 pullup enable</description>
				</field>
				<field name="PAD21FNCSEL" bitoffset="11" bitlength="2">
					<description>Pad 21 function select</description>
				</field>
				<field name="PAD21STRNG" bitoffset="10" bitlength="1">
					<description>Pad 21 drive strength</description>
				</field>
				<field name="PAD21INPEN" bitoffset="9" bitlength="1">
					<description>Pad 21 input enable</description>
				</field>
				<field name="PAD21PULL" bitoffset="8" bitlength="1">
					<description>Pad 21 pullup enable</description>
				</field>
				<field name="PAD20FNCSEL" bitoffset="3" bitlength="2">
					<description>Pad 20 function select</description>
				</field>
				<field name="PAD20STRNG" bitoffset="2" bitlength="1">
					<description>Pad 20 drive strength</description>
				</field>
				<field name="PAD20INPEN" bitoffset="1" bitlength="1">
					<description>Pad 20 input enable</description>
				</field>
				<field name="PAD20PULL" bitoffset="0" bitlength="1">
					<description>Pad 20 pulldown enable</description>
				</field>
			</register>
			<register name="PADREGG" description="Pad Configuration Register G" address="0x40010018" resetvalue="0x18181818" access="rw">
				<field name="PAD27FNCSEL" bitoffset="27" bitlength="2">
					<description>Pad 27 function select</description>
				</field>
				<field name="PAD27STRNG" bitoffset="26" bitlength="1">
					<description>Pad 27 drive strentgh</description>
				</field>
				<field name="PAD27INPEN" bitoffset="25" bitlength="1">
					<description>Pad 27 input enable</description>
				</field>
				<field name="PAD27PULL" bitoffset="24" bitlength="1">
					<description>Pad 27 pullup enable</description>
				</field>
				<field name="PAD26FNCSEL" bitoffset="19" bitlength="2">
					<description>Pad 26 function select</description>
				</field>
				<field name="PAD26STRNG" bitoffset="18" bitlength="1">
					<description>Pad 26 drive strength</description>
				</field>
				<field name="PAD26INPEN" bitoffset="17" bitlength="1">
					<description>Pad 26 input enable</description>
				</field>
				<field name="PAD26PULL" bitoffset="16" bitlength="1">
					<description>Pad 26 pullup enable</description>
				</field>
				<field name="PAD25FNCSEL" bitoffset="11" bitlength="2">
					<description>Pad 25 function select</description>
				</field>
				<field name="PAD25STRNG" bitoffset="10" bitlength="1">
					<description>Pad 25 drive strength</description>
				</field>
				<field name="PAD25INPEN" bitoffset="9" bitlength="1">
					<description>Pad 25 input enable</description>
				</field>
				<field name="PAD25PULL" bitoffset="8" bitlength="1">
					<description>Pad 25 pullup enable</description>
				</field>
				<field name="PAD24FNCSEL" bitoffset="3" bitlength="2">
					<description>Pad 24 function select</description>
				</field>
				<field name="PAD24STRNG" bitoffset="2" bitlength="1">
					<description>Pad 24 drive strength</description>
				</field>
				<field name="PAD24INPEN" bitoffset="1" bitlength="1">
					<description>Pad 24 input enable</description>
				</field>
				<field name="PAD24PULL" bitoffset="0" bitlength="1">
					<description>Pad 24 pullup enable</description>
				</field>
			</register>
			<register name="PADREGH" description="Pad Configuration Register H" address="0x4001001C" resetvalue="0x18181818" access="rw">
				<field name="PAD31FNCSEL" bitoffset="27" bitlength="2">
					<description>Pad 31 function select</description>
				</field>
				<field name="PAD31STRNG" bitoffset="26" bitlength="1">
					<description>Pad 31 drive strentgh</description>
				</field>
				<field name="PAD31INPEN" bitoffset="25" bitlength="1">
					<description>Pad 31 input enable</description>
				</field>
				<field name="PAD31PULL" bitoffset="24" bitlength="1">
					<description>Pad 31 pullup enable</description>
				</field>
				<field name="PAD30FNCSEL" bitoffset="19" bitlength="2">
					<description>Pad 30 function select</description>
				</field>
				<field name="PAD30STRNG" bitoffset="18" bitlength="1">
					<description>Pad 30 drive strength</description>
				</field>
				<field name="PAD30INPEN" bitoffset="17" bitlength="1">
					<description>Pad 30 input enable</description>
				</field>
				<field name="PAD30PULL" bitoffset="16" bitlength="1">
					<description>Pad 30 pullup enable</description>
				</field>
				<field name="PAD29FNCSEL" bitoffset="11" bitlength="2">
					<description>Pad 29 function select</description>
				</field>
				<field name="PAD29STRNG" bitoffset="10" bitlength="1">
					<description>Pad 29 drive strength</description>
				</field>
				<field name="PAD29INPEN" bitoffset="9" bitlength="1">
					<description>Pad 29 input enable</description>
				</field>
				<field name="PAD29PULL" bitoffset="8" bitlength="1">
					<description>Pad 29 pullup enable</description>
				</field>
				<field name="PAD28FNCSEL" bitoffset="3" bitlength="2">
					<description>Pad 28 function select</description>
				</field>
				<field name="PAD28STRNG" bitoffset="2" bitlength="1">
					<description>Pad 28 drive strength</description>
				</field>
				<field name="PAD28INPEN" bitoffset="1" bitlength="1">
					<description>Pad 28 input enable</description>
				</field>
				<field name="PAD28PULL" bitoffset="0" bitlength="1">
					<description>Pad 28 pullup enable</description>
				</field>
			</register>
			<register name="PADREGI" description="Pad Configuration Register I" address="0x40010020" resetvalue="0x18181818" access="rw">
				<field name="PAD35FNCSEL" bitoffset="27" bitlength="2">
					<description>Pad 35 function select</description>
				</field>
				<field name="PAD35STRNG" bitoffset="26" bitlength="1">
					<description>Pad 35 drive strentgh</description>
				</field>
				<field name="PAD35INPEN" bitoffset="25" bitlength="1">
					<description>Pad 35 input enable</description>
				</field>
				<field name="PAD35PULL" bitoffset="24" bitlength="1">
					<description>Pad 35 pullup enable</description>
				</field>
				<field name="PAD34FNCSEL" bitoffset="19" bitlength="2">
					<description>Pad 34 function select</description>
				</field>
				<field name="PAD34STRNG" bitoffset="18" bitlength="1">
					<description>Pad 34 drive strength</description>
				</field>
				<field name="PAD34INPEN" bitoffset="17" bitlength="1">
					<description>Pad 34 input enable</description>
				</field>
				<field name="PAD34PULL" bitoffset="16" bitlength="1">
					<description>Pad 34 pullup enable</description>
				</field>
				<field name="PAD33FNCSEL" bitoffset="11" bitlength="2">
					<description>Pad 33 function select</description>
				</field>
				<field name="PAD33STRNG" bitoffset="10" bitlength="1">
					<description>Pad 33 drive strength</description>
				</field>
				<field name="PAD33INPEN" bitoffset="9" bitlength="1">
					<description>Pad 33 input enable</description>
				</field>
				<field name="PAD33PULL" bitoffset="8" bitlength="1">
					<description>Pad 33 pullup enable</description>
				</field>
				<field name="PAD32FNCSEL" bitoffset="3" bitlength="2">
					<description>Pad 32 function select</description>
				</field>
				<field name="PAD32STRNG" bitoffset="2" bitlength="1">
					<description>Pad 32 drive strength</description>
				</field>
				<field name="PAD32INPEN" bitoffset="1" bitlength="1">
					<description>Pad 32 input enable</description>
				</field>
				<field name="PAD32PULL" bitoffset="0" bitlength="1">
					<description>Pad 32 pullup enable</description>
				</field>
			</register>
			<register name="PADREGJ" description="Pad Configuration Register J" address="0x40010024" resetvalue="0x18181818" access="rw">
				<field name="PAD39FNCSEL" bitoffset="27" bitlength="2">
					<description>Pad 39 function select</description>
				</field>
				<field name="PAD39STRNG" bitoffset="26" bitlength="1">
					<description>Pad 39 drive strentgh</description>
				</field>
				<field name="PAD39INPEN" bitoffset="25" bitlength="1">
					<description>Pad 39 input enable</description>
				</field>
				<field name="PAD39PULL" bitoffset="24" bitlength="1">
					<description>Pad 39 pullup enable</description>
				</field>
				<field name="PAD38FNCSEL" bitoffset="19" bitlength="2">
					<description>Pad 38 function select</description>
				</field>
				<field name="PAD38STRNG" bitoffset="18" bitlength="1">
					<description>Pad 38 drive strength</description>
				</field>
				<field name="PAD38INPEN" bitoffset="17" bitlength="1">
					<description>Pad 38 input enable</description>
				</field>
				<field name="PAD38PULL" bitoffset="16" bitlength="1">
					<description>Pad 38 pullup enable</description>
				</field>
				<field name="PAD37FNCSEL" bitoffset="11" bitlength="2">
					<description>Pad 37 function select</description>
				</field>
				<field name="PAD37STRNG" bitoffset="10" bitlength="1">
					<description>Pad 37 drive strength</description>
				</field>
				<field name="PAD37INPEN" bitoffset="9" bitlength="1">
					<description>Pad 37 input enable</description>
				</field>
				<field name="PAD37PULL" bitoffset="8" bitlength="1">
					<description>Pad 37 pullup enable</description>
				</field>
				<field name="PAD36FNCSEL" bitoffset="3" bitlength="2">
					<description>Pad 36 function select</description>
				</field>
				<field name="PAD36STRNG" bitoffset="2" bitlength="1">
					<description>Pad 36 drive strength</description>
				</field>
				<field name="PAD36INPEN" bitoffset="1" bitlength="1">
					<description>Pad 36 input enable</description>
				</field>
				<field name="PAD36PULL" bitoffset="0" bitlength="1">
					<description>Pad 36 pullup enable</description>
				</field>
			</register>
			<register name="PADREGK" description="Pad Configuration Register K" address="0x40010028" resetvalue="0x18181818" access="rw">
				<field name="PAD43FNCSEL" bitoffset="27" bitlength="2">
					<description>Pad 43 function select</description>
				</field>
				<field name="PAD43STRNG" bitoffset="26" bitlength="1">
					<description>Pad 43 drive strentgh</description>
				</field>
				<field name="PAD43INPEN" bitoffset="25" bitlength="1">
					<description>Pad 43 input enable</description>
				</field>
				<field name="PAD43PULL" bitoffset="24" bitlength="1">
					<description>Pad 43 pullup enable</description>
				</field>
				<field name="PAD42FNCSEL" bitoffset="19" bitlength="2">
					<description>Pad 42 function select</description>
				</field>
				<field name="PAD42STRNG" bitoffset="18" bitlength="1">
					<description>Pad 42 drive strength</description>
				</field>
				<field name="PAD42INPEN" bitoffset="17" bitlength="1">
					<description>Pad 42 input enable</description>
				</field>
				<field name="PAD42PULL" bitoffset="16" bitlength="1">
					<description>Pad 42 pullup enable</description>
				</field>
				<field name="PAD41FNCSEL" bitoffset="11" bitlength="2">
					<description>Pad 41 function select</description>
				</field>
				<field name="PAD41STRNG" bitoffset="10" bitlength="1">
					<description>Pad 41 drive strength</description>
				</field>
				<field name="PAD41INPEN" bitoffset="9" bitlength="1">
					<description>Pad 41 input enable</description>
				</field>
				<field name="PAD41PULL" bitoffset="8" bitlength="1">
					<description>Pad 41 pullup enable</description>
				</field>
				<field name="PAD40FNCSEL" bitoffset="3" bitlength="2">
					<description>Pad 40 function select</description>
				</field>
				<field name="PAD40STRNG" bitoffset="2" bitlength="1">
					<description>Pad 40 drive strength</description>
				</field>
				<field name="PAD40INPEN" bitoffset="1" bitlength="1">
					<description>Pad 40 input enable</description>
				</field>
				<field name="PAD40PULL" bitoffset="0" bitlength="1">
					<description>Pad 40 pullup enable</description>
				</field>
			</register>
			<register name="PADREGL" description="Pad Configuration Register L" address="0x4001002C" resetvalue="0x18181818" access="rw">
				<field name="PAD47FNCSEL" bitoffset="27" bitlength="2">
					<description>Pad 47 function select</description>
				</field>
				<field name="PAD47STRNG" bitoffset="26" bitlength="1">
					<description>Pad 47 drive strentgh</description>
				</field>
				<field name="PAD47INPEN" bitoffset="25" bitlength="1">
					<description>Pad 47 input enable</description>
				</field>
				<field name="PAD47PULL" bitoffset="24" bitlength="1">
					<description>Pad 47 pullup enable</description>
				</field>
				<field name="PAD46FNCSEL" bitoffset="19" bitlength="2">
					<description>Pad 46 function select</description>
				</field>
				<field name="PAD46STRNG" bitoffset="18" bitlength="1">
					<description>Pad 46 drive strength</description>
				</field>
				<field name="PAD46INPEN" bitoffset="17" bitlength="1">
					<description>Pad 46 input enable</description>
				</field>
				<field name="PAD46PULL" bitoffset="16" bitlength="1">
					<description>Pad 46 pullup enable</description>
				</field>
				<field name="PAD45FNCSEL" bitoffset="11" bitlength="2">
					<description>Pad 45 function select</description>
				</field>
				<field name="PAD45STRNG" bitoffset="10" bitlength="1">
					<description>Pad 45 drive strength</description>
				</field>
				<field name="PAD45INPEN" bitoffset="9" bitlength="1">
					<description>Pad 45 input enable</description>
				</field>
				<field name="PAD45PULL" bitoffset="8" bitlength="1">
					<description>Pad 45 pullup enable</description>
				</field>
				<field name="PAD44FNCSEL" bitoffset="3" bitlength="2">
					<description>Pad 44 function select</description>
				</field>
				<field name="PAD44STRNG" bitoffset="2" bitlength="1">
					<description>Pad 44 drive strength</description>
				</field>
				<field name="PAD44INPEN" bitoffset="1" bitlength="1">
					<description>Pad 44 input enable</description>
				</field>
				<field name="PAD44PULL" bitoffset="0" bitlength="1">
					<description>Pad 44 pullup enable</description>
				</field>
			</register>
			<register name="PADREGM" description="Pad Configuration Register M" address="0x40010030" resetvalue="0x00001818" access="rw">
				<field name="PAD49FNCSEL" bitoffset="11" bitlength="2">
					<description>Pad 49 function select</description>
				</field>
				<field name="PAD49STRNG" bitoffset="10" bitlength="1">
					<description>Pad 49 drive strength</description>
				</field>
				<field name="PAD49INPEN" bitoffset="9" bitlength="1">
					<description>Pad 49 input enable</description>
				</field>
				<field name="PAD49PULL" bitoffset="8" bitlength="1">
					<description>Pad 49 pullup enable</description>
				</field>
				<field name="PAD48FNCSEL" bitoffset="3" bitlength="2">
					<description>Pad 48 function select</description>
				</field>
				<field name="PAD48STRNG" bitoffset="2" bitlength="1">
					<description>Pad 48 drive strength</description>
				</field>
				<field name="PAD48INPEN" bitoffset="1" bitlength="1">
					<description>Pad 48 input enable</description>
				</field>
				<field name="PAD48PULL" bitoffset="0" bitlength="1">
					<description>Pad 48 pullup enable</description>
				</field>
			</register>
			<register name="CFGA" description="GPIO Configuration Register A" address="0x40010040" resetvalue="0x00000000" access="rw">
				<field name="GPIO7INTD" bitoffset="31" bitlength="1">
					<description>GPIO7 interrupt direction.</description>
				</field>
				<field name="GPIO7OUTCFG" bitoffset="29" bitlength="2">
					<description>GPIO7 output configuration.</description>
				</field>
				<field name="GPIO7INCFG" bitoffset="28" bitlength="1">
					<description>GPIO7 input enable.</description>
				</field>
				<field name="GPIO6INTD" bitoffset="27" bitlength="1">
					<description>GPIO6 interrupt direction.</description>
				</field>
				<field name="GPIO6OUTCFG" bitoffset="25" bitlength="2">
					<description>GPIO6 output configuration.</description>
				</field>
				<field name="GPIO6INCFG" bitoffset="24" bitlength="1">
					<description>GPIO6 input enable.</description>
				</field>
				<field name="GPIO5INTD" bitoffset="23" bitlength="1">
					<description>GPIO5 interrupt direction.</description>
				</field>
				<field name="GPIO5OUTCFG" bitoffset="21" bitlength="2">
					<description>GPIO5 output configuration.</description>
				</field>
				<field name="GPIO5INCFG" bitoffset="20" bitlength="1">
					<description>GPIO5 input enable.</description>
				</field>
				<field name="GPIO4INTD" bitoffset="19" bitlength="1">
					<description>GPIO4 interrupt direction.</description>
				</field>
				<field name="GPIO4OUTCFG" bitoffset="17" bitlength="2">
					<description>GPIO4 output configuration.</description>
				</field>
				<field name="GPIO4INCFG" bitoffset="16" bitlength="1">
					<description>GPIO4 input enable.</description>
				</field>
				<field name="GPIO3INTD" bitoffset="15" bitlength="1">
					<description>GPIO3 interrupt direction.</description>
				</field>
				<field name="GPIO3OUTCFG" bitoffset="13" bitlength="2">
					<description>GPIO3 output configuration.</description>
				</field>
				<field name="GPIO3INCFG" bitoffset="12" bitlength="1">
					<description>GPIO3 input enable.</description>
				</field>
				<field name="GPIO2INTD" bitoffset="11" bitlength="1">
					<description>GPIO2 interrupt direction.</description>
				</field>
				<field name="GPIO2OUTCFG" bitoffset="9" bitlength="2">
					<description>GPIO2 output configuration.</description>
				</field>
				<field name="GPIO2INCFG" bitoffset="8" bitlength="1">
					<description>GPIO2 input enable.</description>
				</field>
				<field name="GPIO1INTD" bitoffset="7" bitlength="1">
					<description>GPIO1 interrupt direction.</description>
				</field>
				<field name="GPIO1OUTCFG" bitoffset="5" bitlength="2">
					<description>GPIO1 output configuration.</description>
				</field>
				<field name="GPIO1INCFG" bitoffset="4" bitlength="1">
					<description>GPIO1 input enable.</description>
				</field>
				<field name="GPIO0INTD" bitoffset="3" bitlength="1">
					<description>GPIO0 interrupt direction.</description>
				</field>
				<field name="GPIO0OUTCFG" bitoffset="1" bitlength="2">
					<description>GPIO0 output configuration.</description>
				</field>
				<field name="GPIO0INCFG" bitoffset="0" bitlength="1">
					<description>GPIO0 input enable.</description>
				</field>
			</register>
			<register name="CFGB" description="GPIO Configuration Register B" address="0x40010044" resetvalue="0x00000000" access="rw">
				<field name="GPIO15INTD" bitoffset="31" bitlength="1">
					<description>GPIO15 interrupt direction.</description>
				</field>
				<field name="GPIO15OUTCFG" bitoffset="29" bitlength="2">
					<description>GPIO15 output configuration.</description>
				</field>
				<field name="GPIO15INCFG" bitoffset="28" bitlength="1">
					<description>GPIO15 input enable.</description>
				</field>
				<field name="GPIO14INTD" bitoffset="27" bitlength="1">
					<description>GPIO14 interrupt direction.</description>
				</field>
				<field name="GPIO14OUTCFG" bitoffset="25" bitlength="2">
					<description>GPIO14 output configuration.</description>
				</field>
				<field name="GPIO14INCFG" bitoffset="24" bitlength="1">
					<description>GPIO14 input enable.</description>
				</field>
				<field name="GPIO13INTD" bitoffset="23" bitlength="1">
					<description>GPIO13 interrupt direction.</description>
				</field>
				<field name="GPIO13OUTCFG" bitoffset="21" bitlength="2">
					<description>GPIO13 output configuration.</description>
				</field>
				<field name="GPIO13INCFG" bitoffset="20" bitlength="1">
					<description>GPIO13 input enable.</description>
				</field>
				<field name="GPIO12INTD" bitoffset="19" bitlength="1">
					<description>GPIO12 interrupt direction.</description>
				</field>
				<field name="GPIO12OUTCFG" bitoffset="17" bitlength="2">
					<description>GPIO12 output configuration.</description>
				</field>
				<field name="GPIO12INCFG" bitoffset="16" bitlength="1">
					<description>GPIO12 input enable.</description>
				</field>
				<field name="GPIO11INTD" bitoffset="15" bitlength="1">
					<description>GPIO11 interrupt direction.</description>
				</field>
				<field name="GPIO11OUTCFG" bitoffset="13" bitlength="2">
					<description>GPIO11 output configuration.</description>
				</field>
				<field name="GPIO11INCFG" bitoffset="12" bitlength="1">
					<description>GPIO11 input enable.</description>
				</field>
				<field name="GPIO10INTD" bitoffset="11" bitlength="1">
					<description>GPIO10 interrupt direction.</description>
				</field>
				<field name="GPIO10OUTCFG" bitoffset="9" bitlength="2">
					<description>GPIO10 output configuration.</description>
				</field>
				<field name="GPIO10INCFG" bitoffset="8" bitlength="1">
					<description>GPIO10 input enable.</description>
				</field>
				<field name="GPIO9INTD" bitoffset="7" bitlength="1">
					<description>GPIO9 interrupt direction.</description>
				</field>
				<field name="GPIO9OUTCFG" bitoffset="5" bitlength="2">
					<description>GPIO9 output configuration.</description>
				</field>
				<field name="GPIO9INCFG" bitoffset="4" bitlength="1">
					<description>GPIO9 input enable.</description>
				</field>
				<field name="GPIO8INTD" bitoffset="3" bitlength="1">
					<description>GPIO8 interrupt direction.</description>
				</field>
				<field name="GPIO8OUTCFG" bitoffset="1" bitlength="2">
					<description>GPIO8 output configuration.</description>
				</field>
				<field name="GPIO8INCFG" bitoffset="0" bitlength="1">
					<description>GPIO8 input enable.</description>
				</field>
			</register>
			<register name="CFGC" description="GPIO Configuration Register C" address="0x40010048" resetvalue="0x00110000" access="rw">
				<field name="GPIO23INTD" bitoffset="31" bitlength="1">
					<description>GPIO23 interrupt direction.</description>
				</field>
				<field name="GPIO23OUTCFG" bitoffset="29" bitlength="2">
					<description>GPIO23 output configuration.</description>
				</field>
				<field name="GPIO23INCFG" bitoffset="28" bitlength="1">
					<description>GPIO23 input enable.</description>
				</field>
				<field name="GPIO22INTD" bitoffset="27" bitlength="1">
					<description>GPIO22 interrupt direction.</description>
				</field>
				<field name="GPIO22OUTCFG" bitoffset="25" bitlength="2">
					<description>GPIO22 output configuration.</description>
				</field>
				<field name="GPIO22INCFG" bitoffset="24" bitlength="1">
					<description>GPIO22 input enable.</description>
				</field>
				<field name="GPIO21INTD" bitoffset="23" bitlength="1">
					<description>GPIO21 interrupt direction.</description>
				</field>
				<field name="GPIO21OUTCFG" bitoffset="21" bitlength="2">
					<description>GPIO21 output configuration.</description>
				</field>
				<field name="GPIO21INCFG" bitoffset="20" bitlength="1">
					<description>GPIO21 input enable.</description>
				</field>
				<field name="GPIO20INTD" bitoffset="19" bitlength="1">
					<description>GPIO20 interrupt direction.</description>
				</field>
				<field name="GPIO20OUTCFG" bitoffset="17" bitlength="2">
					<description>GPIO20 output configuration.</description>
				</field>
				<field name="GPIO20INCFG" bitoffset="16" bitlength="1">
					<description>GPIO20 input enable.</description>
				</field>
				<field name="GPIO19INTD" bitoffset="15" bitlength="1">
					<description>GPIO19 interrupt direction.</description>
				</field>
				<field name="GPIO19OUTCFG" bitoffset="13" bitlength="2">
					<description>GPIO19 output configuration.</description>
				</field>
				<field name="GPIO19INCFG" bitoffset="12" bitlength="1">
					<description>GPIO19 input enable.</description>
				</field>
				<field name="GPIO18INTD" bitoffset="11" bitlength="1">
					<description>GPIO18 interrupt direction.</description>
				</field>
				<field name="GPIO18OUTCFG" bitoffset="9" bitlength="2">
					<description>GPIO18 output configuration.</description>
				</field>
				<field name="GPIO18INCFG" bitoffset="8" bitlength="1">
					<description>GPIO18 input enable.</description>
				</field>
				<field name="GPIO17INTD" bitoffset="7" bitlength="1">
					<description>GPIO17 interrupt direction.</description>
				</field>
				<field name="GPIO17OUTCFG" bitoffset="5" bitlength="2">
					<description>GPIO17 output configuration.</description>
				</field>
				<field name="GPIO17INCFG" bitoffset="4" bitlength="1">
					<description>GPIO17 input enable.</description>
				</field>
				<field name="GPIO16INTD" bitoffset="3" bitlength="1">
					<description>GPIO16 interrupt direction.</description>
				</field>
				<field name="GPIO16OUTCFG" bitoffset="1" bitlength="2">
					<description>GPIO16 output configuration.</description>
				</field>
				<field name="GPIO16INCFG" bitoffset="0" bitlength="1">
					<description>GPIO16 input enable.</description>
				</field>
			</register>
			<register name="CFGD" description="GPIO Configuration Register D" address="0x4001004C" resetvalue="0x00000000" access="rw">
				<field name="GPIO31INTD" bitoffset="31" bitlength="1">
					<description>GPIO31 interrupt direction.</description>
				</field>
				<field name="GPIO31OUTCFG" bitoffset="29" bitlength="2">
					<description>GPIO31 output configuration.</description>
				</field>
				<field name="GPIO31INCFG" bitoffset="28" bitlength="1">
					<description>GPIO31 input enable.</description>
				</field>
				<field name="GPIO30INTD" bitoffset="27" bitlength="1">
					<description>GPIO30 interrupt direction.</description>
				</field>
				<field name="GPIO30OUTCFG" bitoffset="25" bitlength="2">
					<description>GPIO30 output configuration.</description>
				</field>
				<field name="GPIO30INCFG" bitoffset="24" bitlength="1">
					<description>GPIO30 input enable.</description>
				</field>
				<field name="GPIO29INTD" bitoffset="23" bitlength="1">
					<description>GPIO29 interrupt direction.</description>
				</field>
				<field name="GPIO29OUTCFG" bitoffset="21" bitlength="2">
					<description>GPIO29 output configuration.</description>
				</field>
				<field name="GPIO29INCFG" bitoffset="20" bitlength="1">
					<description>GPIO29 input enable.</description>
				</field>
				<field name="GPIO28INTD" bitoffset="19" bitlength="1">
					<description>GPIO28 interrupt direction.</description>
				</field>
				<field name="GPIO28OUTCFG" bitoffset="17" bitlength="2">
					<description>GPIO28 output configuration.</description>
				</field>
				<field name="GPIO28INCFG" bitoffset="16" bitlength="1">
					<description>GPIO28 input enable.</description>
				</field>
				<field name="GPIO27INTD" bitoffset="15" bitlength="1">
					<description>GPIO27 interrupt direction.</description>
				</field>
				<field name="GPIO27OUTCFG" bitoffset="13" bitlength="2">
					<description>GPIO27 output configuration.</description>
				</field>
				<field name="GPIO27INCFG" bitoffset="12" bitlength="1">
					<description>GPIO27 input enable.</description>
				</field>
				<field name="GPIO26INTD" bitoffset="11" bitlength="1">
					<description>GPIO26 interrupt direction.</description>
				</field>
				<field name="GPIO26OUTCFG" bitoffset="9" bitlength="2">
					<description>GPIO26 output configuration.</description>
				</field>
				<field name="GPIO26INCFG" bitoffset="8" bitlength="1">
					<description>GPIO26 input enable.</description>
				</field>
				<field name="GPIO25INTD" bitoffset="7" bitlength="1">
					<description>GPIO25 interrupt direction.</description>
				</field>
				<field name="GPIO25OUTCFG" bitoffset="5" bitlength="2">
					<description>GPIO25 output configuration.</description>
				</field>
				<field name="GPIO25INCFG" bitoffset="4" bitlength="1">
					<description>GPIO25 input enable.</description>
				</field>
				<field name="GPIO24INTD" bitoffset="3" bitlength="1">
					<description>GPIO24 interrupt direction.</description>
				</field>
				<field name="GPIO24OUTCFG" bitoffset="1" bitlength="2">
					<description>GPIO24 output configuration.</description>
				</field>
				<field name="GPIO24INCFG" bitoffset="0" bitlength="1">
					<description>GPIO24 input enable.</description>
				</field>
			</register>
			<register name="CFGE" description="GPIO Configuration Register E" address="0x40010050" resetvalue="0x00000000" access="rw">
				<field name="GPIO39INTD" bitoffset="31" bitlength="1">
					<description>GPIO39 interrupt direction.</description>
				</field>
				<field name="GPIO39OUTCFG" bitoffset="29" bitlength="2">
					<description>GPIO39 output configuration.</description>
				</field>
				<field name="GPIO39INCFG" bitoffset="28" bitlength="1">
					<description>GPIO39 input enable.</description>
				</field>
				<field name="GPIO38INTD" bitoffset="27" bitlength="1">
					<description>GPIO38 interrupt direction.</description>
				</field>
				<field name="GPIO38OUTCFG" bitoffset="25" bitlength="2">
					<description>GPIO38 output configuration.</description>
				</field>
				<field name="GPIO38INCFG" bitoffset="24" bitlength="1">
					<description>GPIO38 input enable.</description>
				</field>
				<field name="GPIO37INTD" bitoffset="23" bitlength="1">
					<description>GPIO37 interrupt direction.</description>
				</field>
				<field name="GPIO37OUTCFG" bitoffset="21" bitlength="2">
					<description>GPIO37 output configuration.</description>
				</field>
				<field name="GPIO37INCFG" bitoffset="20" bitlength="1">
					<description>GPIO37 input enable.</description>
				</field>
				<field name="GPIO36INTD" bitoffset="19" bitlength="1">
					<description>GPIO36 interrupt direction.</description>
				</field>
				<field name="GPIO36OUTCFG" bitoffset="17" bitlength="2">
					<description>GPIO36 output configuration.</description>
				</field>
				<field name="GPIO36INCFG" bitoffset="16" bitlength="1">
					<description>GPIO36 input enable.</description>
				</field>
				<field name="GPIO35INTD" bitoffset="15" bitlength="1">
					<description>GPIO35 interrupt direction.</description>
				</field>
				<field name="GPIO35OUTCFG" bitoffset="13" bitlength="2">
					<description>GPIO35 output configuration.</description>
				</field>
				<field name="GPIO35INCFG" bitoffset="12" bitlength="1">
					<description>GPIO35 input enable.</description>
				</field>
				<field name="GPIO34INTD" bitoffset="11" bitlength="1">
					<description>GPIO34 interrupt direction.</description>
				</field>
				<field name="GPIO34OUTCFG" bitoffset="9" bitlength="2">
					<description>GPIO34 output configuration.</description>
				</field>
				<field name="GPIO34INCFG" bitoffset="8" bitlength="1">
					<description>GPIO34 input enable.</description>
				</field>
				<field name="GPIO33INTD" bitoffset="7" bitlength="1">
					<description>GPIO33 interrupt direction.</description>
				</field>
				<field name="GPIO33OUTCFG" bitoffset="5" bitlength="2">
					<description>GPIO33 output configuration.</description>
				</field>
				<field name="GPIO33INCFG" bitoffset="4" bitlength="1">
					<description>GPIO33 input enable.</description>
				</field>
				<field name="GPIO32INTD" bitoffset="3" bitlength="1">
					<description>GPIO32 interrupt direction.</description>
				</field>
				<field name="GPIO32OUTCFG" bitoffset="1" bitlength="2">
					<description>GPIO32 output configuration.</description>
				</field>
				<field name="GPIO32INCFG" bitoffset="0" bitlength="1">
					<description>GPIO32 input enable.</description>
				</field>
			</register>
			<register name="CFGF" description="GPIO Configuration Register F" address="0x40010054" resetvalue="0x00000000" access="rw">
				<field name="GPIO47INTD" bitoffset="31" bitlength="1">
					<description>GPIO47 interrupt direction.</description>
				</field>
				<field name="GPIO47OUTCFG" bitoffset="29" bitlength="2">
					<description>GPIO47 output configuration.</description>
				</field>
				<field name="GPIO47INCFG" bitoffset="28" bitlength="1">
					<description>GPIO47 input enable.</description>
				</field>
				<field name="GPIO46INTD" bitoffset="27" bitlength="1">
					<description>GPIO46 interrupt direction.</description>
				</field>
				<field name="GPIO46OUTCFG" bitoffset="25" bitlength="2">
					<description>GPIO46 output configuration.</description>
				</field>
				<field name="GPIO46INCFG" bitoffset="24" bitlength="1">
					<description>GPIO46 input enable.</description>
				</field>
				<field name="GPIO45INTD" bitoffset="23" bitlength="1">
					<description>GPIO45 interrupt direction.</description>
				</field>
				<field name="GPIO45OUTCFG" bitoffset="21" bitlength="2">
					<description>GPIO45 output configuration.</description>
				</field>
				<field name="GPIO45INCFG" bitoffset="20" bitlength="1">
					<description>GPIO45 input enable.</description>
				</field>
				<field name="GPIO44INTD" bitoffset="19" bitlength="1">
					<description>GPIO44 interrupt direction.</description>
				</field>
				<field name="GPIO44OUTCFG" bitoffset="17" bitlength="2">
					<description>GPIO44 output configuration.</description>
				</field>
				<field name="GPIO44INCFG" bitoffset="16" bitlength="1">
					<description>GPIO44 input enable.</description>
				</field>
				<field name="GPIO43INTD" bitoffset="15" bitlength="1">
					<description>GPIO43 interrupt direction.</description>
				</field>
				<field name="GPIO43OUTCFG" bitoffset="13" bitlength="2">
					<description>GPIO43 output configuration.</description>
				</field>
				<field name="GPIO43INCFG" bitoffset="12" bitlength="1">
					<description>GPIO43 input enable.</description>
				</field>
				<field name="GPIO42INTD" bitoffset="11" bitlength="1">
					<description>GPIO42 interrupt direction.</description>
				</field>
				<field name="GPIO42OUTCFG" bitoffset="9" bitlength="2">
					<description>GPIO42 output configuration.</description>
				</field>
				<field name="GPIO42INCFG" bitoffset="8" bitlength="1">
					<description>GPIO42 input enable.</description>
				</field>
				<field name="GPIO41INTD" bitoffset="7" bitlength="1">
					<description>GPIO41 interrupt direction.</description>
				</field>
				<field name="GPIO41OUTCFG" bitoffset="5" bitlength="2">
					<description>GPIO41 output configuration.</description>
				</field>
				<field name="GPIO41INCFG" bitoffset="4" bitlength="1">
					<description>GPIO41 input enable.</description>
				</field>
				<field name="GPIO40INTD" bitoffset="3" bitlength="1">
					<description>GPIO40 interrupt direction.</description>
				</field>
				<field name="GPIO40OUTCFG" bitoffset="1" bitlength="2">
					<description>GPIO40 output configuration.</description>
				</field>
				<field name="GPIO40INCFG" bitoffset="0" bitlength="1">
					<description>GPIO40 input enable.</description>
				</field>
			</register>
			<register name="CFGG" description="GPIO Configuration Register G" address="0x40010058" resetvalue="0x00000000" access="rw">
				<field name="GPIO49INTD" bitoffset="7" bitlength="1">
					<description>GPIO49 interrupt direction.</description>
				</field>
				<field name="GPIO49OUTCFG" bitoffset="5" bitlength="2">
					<description>GPIO49 output configuration.</description>
				</field>
				<field name="GPIO49INCFG" bitoffset="4" bitlength="1">
					<description>GPIO49 input enable.</description>
				</field>
				<field name="GPIO48INTD" bitoffset="3" bitlength="1">
					<description>GPIO48 interrupt direction.</description>
				</field>
				<field name="GPIO48OUTCFG" bitoffset="1" bitlength="2">
					<description>GPIO48 output configuration.</description>
				</field>
				<field name="GPIO48INCFG" bitoffset="0" bitlength="1">
					<description>GPIO48 input enable.</description>
				</field>
			</register>
			<register name="PADKEY" description="Key Register for all pad configuration registers" address="0x40010060" resetvalue="0x00000000" access="RW">
				<field name="PADKEY" bitoffset="0" bitlength="32">
					<description>Key register value.</description>
				</field>
			</register>
			<register name="RDA" description="GPIO Input Register A" address="0x40010080" resetvalue="0x00000000" access="RO">
				<field name="RDA" bitoffset="0" bitlength="32">
					<description>GPIO31-0 read data.</description>
				</field>
			</register>
			<register name="RDB" description="GPIO Input Register B" address="0x40010084" resetvalue="0x00000000" access="RO">
				<field name="RDB" bitoffset="0" bitlength="18">
					<description>GPIO49-32 read data.</description>
				</field>
			</register>
			<register name="WTA" description="GPIO Output Register A" address="0x40010088" resetvalue="0x00000000" access="rw">
				<field name="WTA" bitoffset="0" bitlength="32">
					<description>GPIO31-0 write data.</description>
				</field>
			</register>
			<register name="WTB" description="GPIO Output Register B" address="0x4001008C" resetvalue="0x00000000" access="rw">
				<field name="WTB" bitoffset="0" bitlength="18">
					<description>GPIO49-32 write data.</description>
				</field>
			</register>
			<register name="WTSA" description="GPIO Output Register A Set" address="0x40010090" resetvalue="0x00000000" access="rw">
				<field name="WTSA" bitoffset="0" bitlength="32">
					<description>Set the GPIO31-0 write data.</description>
				</field>
			</register>
			<register name="WTSB" description="GPIO Output Register B Set" address="0x40010094" resetvalue="0x00000000" access="rw">
				<field name="WTSB" bitoffset="0" bitlength="18">
					<description>Set the GPIO49-32 write data.</description>
				</field>
			</register>
			<register name="WTCA" description="GPIO Output Register A Clear" address="0x40010098" resetvalue="0x00000000" access="rw">
				<field name="WTCA" bitoffset="0" bitlength="32">
					<description>Clear the GPIO31-0 write data.</description>
				</field>
			</register>
			<register name="WTCB" description="GPIO Output Register B Clear" address="0x4001009C" resetvalue="0x00000000" access="rw">
				<field name="WTCB" bitoffset="0" bitlength="18">
					<description>Clear the GPIO49-32 write data.</description>
				</field>
			</register>
			<register name="ENA" description="GPIO Enable Register A" address="0x400100A0" resetvalue="0x00000000" access="rw">
				<field name="ENA" bitoffset="0" bitlength="32">
					<description>GPIO31-0 output enables</description>
				</field>
			</register>
			<register name="ENB" description="GPIO Enable Register B" address="0x400100A4" resetvalue="0x00000000" access="rw">
				<field name="ENB" bitoffset="0" bitlength="18">
					<description>GPIO49-32 output enables</description>
				</field>
			</register>
			<register name="ENSA" description="GPIO Enable Register A Set" address="0x400100A8" resetvalue="0x00000000" access="rw">
				<field name="ENSA" bitoffset="0" bitlength="32">
					<description>Set the GPIO31-0 output enables</description>
				</field>
			</register>
			<register name="ENSB" description="GPIO Enable Register B Set" address="0x400100AC" resetvalue="0x00000000" access="rw">
				<field name="ENSB" bitoffset="0" bitlength="18">
					<description>Set the GPIO49-32 output enables</description>
				</field>
			</register>
			<register name="ENCA" description="GPIO Enable Register A Clear" address="0x400100B4" resetvalue="0x00000000" access="rw">
				<field name="ENCA" bitoffset="0" bitlength="32">
					<description>Clear the GPIO31-0 output enables</description>
				</field>
			</register>
			<register name="ENCB" description="GPIO Enable Register B Clear" address="0x400100B8" resetvalue="0x00000000" access="rw">
				<field name="ENCB" bitoffset="0" bitlength="18">
					<description>Clear the GPIO49-32 output enables</description>
				</field>
			</register>
			<register name="INT0EN" description="GPIO Interrupt Registers 31-0: Enable" address="0x40010200" resetvalue="0x00000000" access="rw">
				<field name="GPIO31" bitoffset="31" bitlength="1">
					<description>GPIO31 interrupt.</description>
				</field>
				<field name="GPIO30" bitoffset="30" bitlength="1">
					<description>GPIO30 interrupt.</description>
				</field>
				<field name="GPIO29" bitoffset="29" bitlength="1">
					<description>GPIO29 interrupt.</description>
				</field>
				<field name="GPIO28" bitoffset="28" bitlength="1">
					<description>GPIO28 interrupt.</description>
				</field>
				<field name="GPIO27" bitoffset="27" bitlength="1">
					<description>GPIO27 interrupt.</description>
				</field>
				<field name="GPIO26" bitoffset="26" bitlength="1">
					<description>GPIO26 interrupt.</description>
				</field>
				<field name="GPIO25" bitoffset="25" bitlength="1">
					<description>GPIO25 interrupt.</description>
				</field>
				<field name="GPIO24" bitoffset="24" bitlength="1">
					<description>GPIO24 interrupt.</description>
				</field>
				<field name="GPIO23" bitoffset="23" bitlength="1">
					<description>GPIO23 interrupt.</description>
				</field>
				<field name="GPIO22" bitoffset="22" bitlength="1">
					<description>GPIO22 interrupt.</description>
				</field>
				<field name="GPIO21" bitoffset="21" bitlength="1">
					<description>GPIO21 interrupt.</description>
				</field>
				<field name="GPIO20" bitoffset="20" bitlength="1">
					<description>GPIO20 interrupt.</description>
				</field>
				<field name="GPIO19" bitoffset="19" bitlength="1">
					<description>GPIO19 interrupt.</description>
				</field>
				<field name="GPIO18" bitoffset="18" bitlength="1">
					<description>GPIO18interrupt.</description>
				</field>
				<field name="GPIO17" bitoffset="17" bitlength="1">
					<description>GPIO17 interrupt.</description>
				</field>
				<field name="GPIO16" bitoffset="16" bitlength="1">
					<description>GPIO16 interrupt.</description>
				</field>
				<field name="GPIO15" bitoffset="15" bitlength="1">
					<description>GPIO15 interrupt.</description>
				</field>
				<field name="GPIO14" bitoffset="14" bitlength="1">
					<description>GPIO14 interrupt.</description>
				</field>
				<field name="GPIO13" bitoffset="13" bitlength="1">
					<description>GPIO13 interrupt.</description>
				</field>
				<field name="GPIO12" bitoffset="12" bitlength="1">
					<description>GPIO12 interrupt.</description>
				</field>
				<field name="GPIO11" bitoffset="11" bitlength="1">
					<description>GPIO11 interrupt.</description>
				</field>
				<field name="GPIO10" bitoffset="10" bitlength="1">
					<description>GPIO10 interrupt.</description>
				</field>
				<field name="GPIO9" bitoffset="9" bitlength="1">
					<description>GPIO9 interrupt.</description>
				</field>
				<field name="GPIO8" bitoffset="8" bitlength="1">
					<description>GPIO8 interrupt.</description>
				</field>
				<field name="GPIO7" bitoffset="7" bitlength="1">
					<description>GPIO7 interrupt.</description>
				</field>
				<field name="GPIO6" bitoffset="6" bitlength="1">
					<description>GPIO6 interrupt.</description>
				</field>
				<field name="GPIO5" bitoffset="5" bitlength="1">
					<description>GPIO5 interrupt.</description>
				</field>
				<field name="GPIO4" bitoffset="4" bitlength="1">
					<description>GPIO4 interrupt.</description>
				</field>
				<field name="GPIO3" bitoffset="3" bitlength="1">
					<description>GPIO3 interrupt.</description>
				</field>
				<field name="GPIO2" bitoffset="2" bitlength="1">
					<description>GPIO2 interrupt.</description>
				</field>
				<field name="GPIO1" bitoffset="1" bitlength="1">
					<description>GPIO1 interrupt.</description>
				</field>
				<field name="GPIO0" bitoffset="0" bitlength="1">
					<description>GPIO0 interrupt.</description>
				</field>
			</register>
			<register name="INT0STAT" description="GPIO Interrupt Registers 31-0: Status" address="0x40010204" resetvalue="0x00000000" access="rw">
				<field name="GPIO31" bitoffset="31" bitlength="1">
					<description>GPIO31 interrupt.</description>
				</field>
				<field name="GPIO30" bitoffset="30" bitlength="1">
					<description>GPIO30 interrupt.</description>
				</field>
				<field name="GPIO29" bitoffset="29" bitlength="1">
					<description>GPIO29 interrupt.</description>
				</field>
				<field name="GPIO28" bitoffset="28" bitlength="1">
					<description>GPIO28 interrupt.</description>
				</field>
				<field name="GPIO27" bitoffset="27" bitlength="1">
					<description>GPIO27 interrupt.</description>
				</field>
				<field name="GPIO26" bitoffset="26" bitlength="1">
					<description>GPIO26 interrupt.</description>
				</field>
				<field name="GPIO25" bitoffset="25" bitlength="1">
					<description>GPIO25 interrupt.</description>
				</field>
				<field name="GPIO24" bitoffset="24" bitlength="1">
					<description>GPIO24 interrupt.</description>
				</field>
				<field name="GPIO23" bitoffset="23" bitlength="1">
					<description>GPIO23 interrupt.</description>
				</field>
				<field name="GPIO22" bitoffset="22" bitlength="1">
					<description>GPIO22 interrupt.</description>
				</field>
				<field name="GPIO21" bitoffset="21" bitlength="1">
					<description>GPIO21 interrupt.</description>
				</field>
				<field name="GPIO20" bitoffset="20" bitlength="1">
					<description>GPIO20 interrupt.</description>
				</field>
				<field name="GPIO19" bitoffset="19" bitlength="1">
					<description>GPIO19 interrupt.</description>
				</field>
				<field name="GPIO18" bitoffset="18" bitlength="1">
					<description>GPIO18interrupt.</description>
				</field>
				<field name="GPIO17" bitoffset="17" bitlength="1">
					<description>GPIO17 interrupt.</description>
				</field>
				<field name="GPIO16" bitoffset="16" bitlength="1">
					<description>GPIO16 interrupt.</description>
				</field>
				<field name="GPIO15" bitoffset="15" bitlength="1">
					<description>GPIO15 interrupt.</description>
				</field>
				<field name="GPIO14" bitoffset="14" bitlength="1">
					<description>GPIO14 interrupt.</description>
				</field>
				<field name="GPIO13" bitoffset="13" bitlength="1">
					<description>GPIO13 interrupt.</description>
				</field>
				<field name="GPIO12" bitoffset="12" bitlength="1">
					<description>GPIO12 interrupt.</description>
				</field>
				<field name="GPIO11" bitoffset="11" bitlength="1">
					<description>GPIO11 interrupt.</description>
				</field>
				<field name="GPIO10" bitoffset="10" bitlength="1">
					<description>GPIO10 interrupt.</description>
				</field>
				<field name="GPIO9" bitoffset="9" bitlength="1">
					<description>GPIO9 interrupt.</description>
				</field>
				<field name="GPIO8" bitoffset="8" bitlength="1">
					<description>GPIO8 interrupt.</description>
				</field>
				<field name="GPIO7" bitoffset="7" bitlength="1">
					<description>GPIO7 interrupt.</description>
				</field>
				<field name="GPIO6" bitoffset="6" bitlength="1">
					<description>GPIO6 interrupt.</description>
				</field>
				<field name="GPIO5" bitoffset="5" bitlength="1">
					<description>GPIO5 interrupt.</description>
				</field>
				<field name="GPIO4" bitoffset="4" bitlength="1">
					<description>GPIO4 interrupt.</description>
				</field>
				<field name="GPIO3" bitoffset="3" bitlength="1">
					<description>GPIO3 interrupt.</description>
				</field>
				<field name="GPIO2" bitoffset="2" bitlength="1">
					<description>GPIO2 interrupt.</description>
				</field>
				<field name="GPIO1" bitoffset="1" bitlength="1">
					<description>GPIO1 interrupt.</description>
				</field>
				<field name="GPIO0" bitoffset="0" bitlength="1">
					<description>GPIO0 interrupt.</description>
				</field>
			</register>
			<register name="INT0CLR" description="GPIO Interrupt Registers 31-0: Clear" address="0x40010208" resetvalue="0x00000000" access="rw">
				<field name="GPIO31" bitoffset="31" bitlength="1">
					<description>GPIO31 interrupt.</description>
				</field>
				<field name="GPIO30" bitoffset="30" bitlength="1">
					<description>GPIO30 interrupt.</description>
				</field>
				<field name="GPIO29" bitoffset="29" bitlength="1">
					<description>GPIO29 interrupt.</description>
				</field>
				<field name="GPIO28" bitoffset="28" bitlength="1">
					<description>GPIO28 interrupt.</description>
				</field>
				<field name="GPIO27" bitoffset="27" bitlength="1">
					<description>GPIO27 interrupt.</description>
				</field>
				<field name="GPIO26" bitoffset="26" bitlength="1">
					<description>GPIO26 interrupt.</description>
				</field>
				<field name="GPIO25" bitoffset="25" bitlength="1">
					<description>GPIO25 interrupt.</description>
				</field>
				<field name="GPIO24" bitoffset="24" bitlength="1">
					<description>GPIO24 interrupt.</description>
				</field>
				<field name="GPIO23" bitoffset="23" bitlength="1">
					<description>GPIO23 interrupt.</description>
				</field>
				<field name="GPIO22" bitoffset="22" bitlength="1">
					<description>GPIO22 interrupt.</description>
				</field>
				<field name="GPIO21" bitoffset="21" bitlength="1">
					<description>GPIO21 interrupt.</description>
				</field>
				<field name="GPIO20" bitoffset="20" bitlength="1">
					<description>GPIO20 interrupt.</description>
				</field>
				<field name="GPIO19" bitoffset="19" bitlength="1">
					<description>GPIO19 interrupt.</description>
				</field>
				<field name="GPIO18" bitoffset="18" bitlength="1">
					<description>GPIO18interrupt.</description>
				</field>
				<field name="GPIO17" bitoffset="17" bitlength="1">
					<description>GPIO17 interrupt.</description>
				</field>
				<field name="GPIO16" bitoffset="16" bitlength="1">
					<description>GPIO16 interrupt.</description>
				</field>
				<field name="GPIO15" bitoffset="15" bitlength="1">
					<description>GPIO15 interrupt.</description>
				</field>
				<field name="GPIO14" bitoffset="14" bitlength="1">
					<description>GPIO14 interrupt.</description>
				</field>
				<field name="GPIO13" bitoffset="13" bitlength="1">
					<description>GPIO13 interrupt.</description>
				</field>
				<field name="GPIO12" bitoffset="12" bitlength="1">
					<description>GPIO12 interrupt.</description>
				</field>
				<field name="GPIO11" bitoffset="11" bitlength="1">
					<description>GPIO11 interrupt.</description>
				</field>
				<field name="GPIO10" bitoffset="10" bitlength="1">
					<description>GPIO10 interrupt.</description>
				</field>
				<field name="GPIO9" bitoffset="9" bitlength="1">
					<description>GPIO9 interrupt.</description>
				</field>
				<field name="GPIO8" bitoffset="8" bitlength="1">
					<description>GPIO8 interrupt.</description>
				</field>
				<field name="GPIO7" bitoffset="7" bitlength="1">
					<description>GPIO7 interrupt.</description>
				</field>
				<field name="GPIO6" bitoffset="6" bitlength="1">
					<description>GPIO6 interrupt.</description>
				</field>
				<field name="GPIO5" bitoffset="5" bitlength="1">
					<description>GPIO5 interrupt.</description>
				</field>
				<field name="GPIO4" bitoffset="4" bitlength="1">
					<description>GPIO4 interrupt.</description>
				</field>
				<field name="GPIO3" bitoffset="3" bitlength="1">
					<description>GPIO3 interrupt.</description>
				</field>
				<field name="GPIO2" bitoffset="2" bitlength="1">
					<description>GPIO2 interrupt.</description>
				</field>
				<field name="GPIO1" bitoffset="1" bitlength="1">
					<description>GPIO1 interrupt.</description>
				</field>
				<field name="GPIO0" bitoffset="0" bitlength="1">
					<description>GPIO0 interrupt.</description>
				</field>
			</register>
			<register name="INT0SET" description="GPIO Interrupt Registers 31-0: Set" address="0x4001020C" resetvalue="0x00000000" access="rw">
				<field name="GPIO31" bitoffset="31" bitlength="1">
					<description>GPIO31 interrupt.</description>
				</field>
				<field name="GPIO30" bitoffset="30" bitlength="1">
					<description>GPIO30 interrupt.</description>
				</field>
				<field name="GPIO29" bitoffset="29" bitlength="1">
					<description>GPIO29 interrupt.</description>
				</field>
				<field name="GPIO28" bitoffset="28" bitlength="1">
					<description>GPIO28 interrupt.</description>
				</field>
				<field name="GPIO27" bitoffset="27" bitlength="1">
					<description>GPIO27 interrupt.</description>
				</field>
				<field name="GPIO26" bitoffset="26" bitlength="1">
					<description>GPIO26 interrupt.</description>
				</field>
				<field name="GPIO25" bitoffset="25" bitlength="1">
					<description>GPIO25 interrupt.</description>
				</field>
				<field name="GPIO24" bitoffset="24" bitlength="1">
					<description>GPIO24 interrupt.</description>
				</field>
				<field name="GPIO23" bitoffset="23" bitlength="1">
					<description>GPIO23 interrupt.</description>
				</field>
				<field name="GPIO22" bitoffset="22" bitlength="1">
					<description>GPIO22 interrupt.</description>
				</field>
				<field name="GPIO21" bitoffset="21" bitlength="1">
					<description>GPIO21 interrupt.</description>
				</field>
				<field name="GPIO20" bitoffset="20" bitlength="1">
					<description>GPIO20 interrupt.</description>
				</field>
				<field name="GPIO19" bitoffset="19" bitlength="1">
					<description>GPIO19 interrupt.</description>
				</field>
				<field name="GPIO18" bitoffset="18" bitlength="1">
					<description>GPIO18interrupt.</description>
				</field>
				<field name="GPIO17" bitoffset="17" bitlength="1">
					<description>GPIO17 interrupt.</description>
				</field>
				<field name="GPIO16" bitoffset="16" bitlength="1">
					<description>GPIO16 interrupt.</description>
				</field>
				<field name="GPIO15" bitoffset="15" bitlength="1">
					<description>GPIO15 interrupt.</description>
				</field>
				<field name="GPIO14" bitoffset="14" bitlength="1">
					<description>GPIO14 interrupt.</description>
				</field>
				<field name="GPIO13" bitoffset="13" bitlength="1">
					<description>GPIO13 interrupt.</description>
				</field>
				<field name="GPIO12" bitoffset="12" bitlength="1">
					<description>GPIO12 interrupt.</description>
				</field>
				<field name="GPIO11" bitoffset="11" bitlength="1">
					<description>GPIO11 interrupt.</description>
				</field>
				<field name="GPIO10" bitoffset="10" bitlength="1">
					<description>GPIO10 interrupt.</description>
				</field>
				<field name="GPIO9" bitoffset="9" bitlength="1">
					<description>GPIO9 interrupt.</description>
				</field>
				<field name="GPIO8" bitoffset="8" bitlength="1">
					<description>GPIO8 interrupt.</description>
				</field>
				<field name="GPIO7" bitoffset="7" bitlength="1">
					<description>GPIO7 interrupt.</description>
				</field>
				<field name="GPIO6" bitoffset="6" bitlength="1">
					<description>GPIO6 interrupt.</description>
				</field>
				<field name="GPIO5" bitoffset="5" bitlength="1">
					<description>GPIO5 interrupt.</description>
				</field>
				<field name="GPIO4" bitoffset="4" bitlength="1">
					<description>GPIO4 interrupt.</description>
				</field>
				<field name="GPIO3" bitoffset="3" bitlength="1">
					<description>GPIO3 interrupt.</description>
				</field>
				<field name="GPIO2" bitoffset="2" bitlength="1">
					<description>GPIO2 interrupt.</description>
				</field>
				<field name="GPIO1" bitoffset="1" bitlength="1">
					<description>GPIO1 interrupt.</description>
				</field>
				<field name="GPIO0" bitoffset="0" bitlength="1">
					<description>GPIO0 interrupt.</description>
				</field>
			</register>
			<register name="INT1EN" description="GPIO Interrupt Registers 49-32: Enable" address="0x40010210" resetvalue="0x00000000" access="rw">
				<field name="GPIO49" bitoffset="17" bitlength="1">
					<description>GPIO49 interrupt.</description>
				</field>
				<field name="GPIO48" bitoffset="16" bitlength="1">
					<description>GPIO48 interrupt.</description>
				</field>
				<field name="GPIO47" bitoffset="15" bitlength="1">
					<description>GPIO47 interrupt.</description>
				</field>
				<field name="GPIO46" bitoffset="14" bitlength="1">
					<description>GPIO46 interrupt.</description>
				</field>
				<field name="GPIO45" bitoffset="13" bitlength="1">
					<description>GPIO45 interrupt.</description>
				</field>
				<field name="GPIO44" bitoffset="12" bitlength="1">
					<description>GPIO44 interrupt.</description>
				</field>
				<field name="GPIO43" bitoffset="11" bitlength="1">
					<description>GPIO43 interrupt.</description>
				</field>
				<field name="GPIO42" bitoffset="10" bitlength="1">
					<description>GPIO42 interrupt.</description>
				</field>
				<field name="GPIO41" bitoffset="9" bitlength="1">
					<description>GPIO41 interrupt.</description>
				</field>
				<field name="GPIO40" bitoffset="8" bitlength="1">
					<description>GPIO40 interrupt.</description>
				</field>
				<field name="GPIO39" bitoffset="7" bitlength="1">
					<description>GPIO39 interrupt.</description>
				</field>
				<field name="GPIO38" bitoffset="6" bitlength="1">
					<description>GPIO38 interrupt.</description>
				</field>
				<field name="GPIO37" bitoffset="5" bitlength="1">
					<description>GPIO37 interrupt.</description>
				</field>
				<field name="GPIO36" bitoffset="4" bitlength="1">
					<description>GPIO36 interrupt.</description>
				</field>
				<field name="GPIO35" bitoffset="3" bitlength="1">
					<description>GPIO35 interrupt.</description>
				</field>
				<field name="GPIO34" bitoffset="2" bitlength="1">
					<description>GPIO34 interrupt.</description>
				</field>
				<field name="GPIO33" bitoffset="1" bitlength="1">
					<description>GPIO33 interrupt.</description>
				</field>
				<field name="GPIO32" bitoffset="0" bitlength="1">
					<description>GPIO32 interrupt.</description>
				</field>
			</register>
			<register name="INT1STAT" description="GPIO Interrupt Registers 49-32: Status" address="0x40010214" resetvalue="0x00000000" access="rw">
				<field name="GPIO49" bitoffset="17" bitlength="1">
					<description>GPIO49 interrupt.</description>
				</field>
				<field name="GPIO48" bitoffset="16" bitlength="1">
					<description>GPIO48 interrupt.</description>
				</field>
				<field name="GPIO47" bitoffset="15" bitlength="1">
					<description>GPIO47 interrupt.</description>
				</field>
				<field name="GPIO46" bitoffset="14" bitlength="1">
					<description>GPIO46 interrupt.</description>
				</field>
				<field name="GPIO45" bitoffset="13" bitlength="1">
					<description>GPIO45 interrupt.</description>
				</field>
				<field name="GPIO44" bitoffset="12" bitlength="1">
					<description>GPIO44 interrupt.</description>
				</field>
				<field name="GPIO43" bitoffset="11" bitlength="1">
					<description>GPIO43 interrupt.</description>
				</field>
				<field name="GPIO42" bitoffset="10" bitlength="1">
					<description>GPIO42 interrupt.</description>
				</field>
				<field name="GPIO41" bitoffset="9" bitlength="1">
					<description>GPIO41 interrupt.</description>
				</field>
				<field name="GPIO40" bitoffset="8" bitlength="1">
					<description>GPIO40 interrupt.</description>
				</field>
				<field name="GPIO39" bitoffset="7" bitlength="1">
					<description>GPIO39 interrupt.</description>
				</field>
				<field name="GPIO38" bitoffset="6" bitlength="1">
					<description>GPIO38 interrupt.</description>
				</field>
				<field name="GPIO37" bitoffset="5" bitlength="1">
					<description>GPIO37 interrupt.</description>
				</field>
				<field name="GPIO36" bitoffset="4" bitlength="1">
					<description>GPIO36 interrupt.</description>
				</field>
				<field name="GPIO35" bitoffset="3" bitlength="1">
					<description>GPIO35 interrupt.</description>
				</field>
				<field name="GPIO34" bitoffset="2" bitlength="1">
					<description>GPIO34 interrupt.</description>
				</field>
				<field name="GPIO33" bitoffset="1" bitlength="1">
					<description>GPIO33 interrupt.</description>
				</field>
				<field name="GPIO32" bitoffset="0" bitlength="1">
					<description>GPIO32 interrupt.</description>
				</field>
			</register>
			<register name="INT1CLR" description="GPIO Interrupt Registers 49-32: Clear" address="0x40010218" resetvalue="0x00000000" access="rw">
				<field name="GPIO49" bitoffset="17" bitlength="1">
					<description>GPIO49 interrupt.</description>
				</field>
				<field name="GPIO48" bitoffset="16" bitlength="1">
					<description>GPIO48 interrupt.</description>
				</field>
				<field name="GPIO47" bitoffset="15" bitlength="1">
					<description>GPIO47 interrupt.</description>
				</field>
				<field name="GPIO46" bitoffset="14" bitlength="1">
					<description>GPIO46 interrupt.</description>
				</field>
				<field name="GPIO45" bitoffset="13" bitlength="1">
					<description>GPIO45 interrupt.</description>
				</field>
				<field name="GPIO44" bitoffset="12" bitlength="1">
					<description>GPIO44 interrupt.</description>
				</field>
				<field name="GPIO43" bitoffset="11" bitlength="1">
					<description>GPIO43 interrupt.</description>
				</field>
				<field name="GPIO42" bitoffset="10" bitlength="1">
					<description>GPIO42 interrupt.</description>
				</field>
				<field name="GPIO41" bitoffset="9" bitlength="1">
					<description>GPIO41 interrupt.</description>
				</field>
				<field name="GPIO40" bitoffset="8" bitlength="1">
					<description>GPIO40 interrupt.</description>
				</field>
				<field name="GPIO39" bitoffset="7" bitlength="1">
					<description>GPIO39 interrupt.</description>
				</field>
				<field name="GPIO38" bitoffset="6" bitlength="1">
					<description>GPIO38 interrupt.</description>
				</field>
				<field name="GPIO37" bitoffset="5" bitlength="1">
					<description>GPIO37 interrupt.</description>
				</field>
				<field name="GPIO36" bitoffset="4" bitlength="1">
					<description>GPIO36 interrupt.</description>
				</field>
				<field name="GPIO35" bitoffset="3" bitlength="1">
					<description>GPIO35 interrupt.</description>
				</field>
				<field name="GPIO34" bitoffset="2" bitlength="1">
					<description>GPIO34 interrupt.</description>
				</field>
				<field name="GPIO33" bitoffset="1" bitlength="1">
					<description>GPIO33 interrupt.</description>
				</field>
				<field name="GPIO32" bitoffset="0" bitlength="1">
					<description>GPIO32 interrupt.</description>
				</field>
			</register>
			<register name="INT1SET" description="GPIO Interrupt Registers 49-32: Set" address="0x4001021C" resetvalue="0x00000000" access="rw">
				<field name="GPIO49" bitoffset="17" bitlength="1">
					<description>GPIO49 interrupt.</description>
				</field>
				<field name="GPIO48" bitoffset="16" bitlength="1">
					<description>GPIO48 interrupt.</description>
				</field>
				<field name="GPIO47" bitoffset="15" bitlength="1">
					<description>GPIO47 interrupt.</description>
				</field>
				<field name="GPIO46" bitoffset="14" bitlength="1">
					<description>GPIO46 interrupt.</description>
				</field>
				<field name="GPIO45" bitoffset="13" bitlength="1">
					<description>GPIO45 interrupt.</description>
				</field>
				<field name="GPIO44" bitoffset="12" bitlength="1">
					<description>GPIO44 interrupt.</description>
				</field>
				<field name="GPIO43" bitoffset="11" bitlength="1">
					<description>GPIO43 interrupt.</description>
				</field>
				<field name="GPIO42" bitoffset="10" bitlength="1">
					<description>GPIO42 interrupt.</description>
				</field>
				<field name="GPIO41" bitoffset="9" bitlength="1">
					<description>GPIO41 interrupt.</description>
				</field>
				<field name="GPIO40" bitoffset="8" bitlength="1">
					<description>GPIO40 interrupt.</description>
				</field>
				<field name="GPIO39" bitoffset="7" bitlength="1">
					<description>GPIO39 interrupt.</description>
				</field>
				<field name="GPIO38" bitoffset="6" bitlength="1">
					<description>GPIO38 interrupt.</description>
				</field>
				<field name="GPIO37" bitoffset="5" bitlength="1">
					<description>GPIO37 interrupt.</description>
				</field>
				<field name="GPIO36" bitoffset="4" bitlength="1">
					<description>GPIO36 interrupt.</description>
				</field>
				<field name="GPIO35" bitoffset="3" bitlength="1">
					<description>GPIO35 interrupt.</description>
				</field>
				<field name="GPIO34" bitoffset="2" bitlength="1">
					<description>GPIO34 interrupt.</description>
				</field>
				<field name="GPIO33" bitoffset="1" bitlength="1">
					<description>GPIO33 interrupt.</description>
				</field>
				<field name="GPIO32" bitoffset="0" bitlength="1">
					<description>GPIO32 interrupt.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="IOMSTR0" description= "IOMSTR peripheral" >
			<register name="FIFO" description="FIFO Access Port" address="0x50004000" resetvalue="0x00000000" access="rw">
				<field name="FIFO" bitoffset="0" bitlength="32">
					<description>FIFO access port.</description>
				</field>
			</register>
			<register name="FIFOPTR" description="Current FIFO Pointers" address="0x50004100" resetvalue="0x00000000" access="RO">
				<field name="FIFOREM" bitoffset="16" bitlength="7">
					<description>The number of bytes remaining in the FIFO (i.e. 64-FIFOSIZ).</description>
				</field>
				<field name="FIFOSIZ" bitoffset="0" bitlength="7">
					<description>The number of bytes currently in the FIFO.</description>
				</field>
			</register>
			<register name="TLNGTH" description="Transfer Length" address="0x50004104" resetvalue="0x00000000" access="RO">
				<field name="TLNGTH" bitoffset="0" bitlength="12">
					<description>Remaining transfer length.</description>
				</field>
			</register>
			<register name="FIFOTHR" description="FIFO Threshold Configuration" address="0x50004108" resetvalue="0x00000000" access="rw">
				<field name="FIFOWTHR" bitoffset="8" bitlength="6">
					<description>FIFO write threshold.</description>
				</field>
				<field name="FIFORTHR" bitoffset="0" bitlength="6">
					<description>FIFO read threshold.</description>
				</field>
			</register>
			<register name="CLKCFG" description="I/O Clock Configuration" address="0x5000410C" resetvalue="0x00000000" access="rw">
				<field name="TOTPER" bitoffset="24" bitlength="8">
					<description>Clock total count minus 1.</description>
				</field>
				<field name="LOWPER" bitoffset="16" bitlength="8">
					<description>Clock low count minus 1.</description>
				</field>
				<field name="DIVEN" bitoffset="12" bitlength="1">
					<description>Enable clock division by TOTPER.</description>
				</field>
				<field name="DIV3" bitoffset="11" bitlength="1">
					<description>Enable divide by 3.</description>
				</field>
				<field name="FSEL" bitoffset="8" bitlength="3">
					<description>Select the input clock frequency.</description>
				</field>
			</register>
			<register name="CMD" description="Command Register" address="0x50004110" resetvalue="0x00000000" access="rw">
				<field name="CMD" bitoffset="0" bitlength="32">
					<description>This register is the I/O Command.</description>
				</field>
			</register>
			<register name="CMDRPT" description="Command Repeat Register" address="0x50004114" resetvalue="0x00000000" access="rw">
				<field name="CMDRPT" bitoffset="0" bitlength="5">
					<description>These bits hold the Command repeat count.</description>
				</field>
			</register>
			<register name="STATUS" description="Status Register" address="0x50004118" resetvalue="0x00000000" access="RO">
				<field name="IDLEST" bitoffset="2" bitlength="1">
					<description>This bit indicates if the I/O state machine is IDLE.</description>
				</field>
				<field name="CMDACT" bitoffset="1" bitlength="1">
					<description>This bit indicates if the I/O Command is active.</description>
				</field>
				<field name="ERR" bitoffset="0" bitlength="1">
					<description>This bit indicates if an error interrupt has occurred.</description>
				</field>
			</register>
			<register name="CFG" description="I/O Master Configuration" address="0x5000411C" resetvalue="0x00000000" access="rw">
				<field name="IFCEN" bitoffset="31" bitlength="1">
					<description>This bit enables the IO Master.</description>
				</field>
				<field name="SPHA" bitoffset="2" bitlength="1">
					<description>This bit selects SPI phase.</description>
				</field>
				<field name="SPOL" bitoffset="1" bitlength="1">
					<description>This bit selects SPI polarity.</description>
				</field>
				<field name="IFCSEL" bitoffset="0" bitlength="1">
					<description>This bit selects the I/O interface.</description>
				</field>
			</register>
			<register name="INTEN" description="IO Master Interrupts: Enable" address="0x50004200" resetvalue="0x00000000" access="rw">
				<field name="ARB" bitoffset="10" bitlength="1">
					<description>This is the arbitration loss interrupt.</description>
				</field>
				<field name="STOP" bitoffset="9" bitlength="1">
					<description>This is the STOP command interrupt.</description>
				</field>
				<field name="START" bitoffset="8" bitlength="1">
					<description>This is the START command interrupt.</description>
				</field>
				<field name="ICMD" bitoffset="7" bitlength="1">
					<description>This is the illegal command interrupt.</description>
				</field>
				<field name="IACC" bitoffset="6" bitlength="1">
					<description>This is the illegal FIFO access interrupt.</description>
				</field>
				<field name="WTLEN" bitoffset="5" bitlength="1">
					<description>This is the write length mismatch interrupt.</description>
				</field>
				<field name="NAK" bitoffset="4" bitlength="1">
					<description>This is the I2C NAK interrupt.</description>
				</field>
				<field name="FOVFL" bitoffset="3" bitlength="1">
					<description>This is the Read FIFO Overflow interrupt.</description>
				</field>
				<field name="FUNDFL" bitoffset="2" bitlength="1">
					<description>This is the Write FIFO Underflow interrupt.</description>
				</field>
				<field name="THR" bitoffset="1" bitlength="1">
					<description>This is the FIFO Threshold interrupt.</description>
				</field>
				<field name="CMDCMP" bitoffset="0" bitlength="1">
					<description>This is the Command Complete interrupt.</description>
				</field>
			</register>
			<register name="INTSTAT" description="IO Master Interrupts: Status" address="0x50004204" resetvalue="0x00000000" access="rw">
				<field name="ARB" bitoffset="10" bitlength="1">
					<description>This is the arbitration loss interrupt.</description>
				</field>
				<field name="STOP" bitoffset="9" bitlength="1">
					<description>This is the STOP command interrupt.</description>
				</field>
				<field name="START" bitoffset="8" bitlength="1">
					<description>This is the START command interrupt.</description>
				</field>
				<field name="ICMD" bitoffset="7" bitlength="1">
					<description>This is the illegal command interrupt.</description>
				</field>
				<field name="IACC" bitoffset="6" bitlength="1">
					<description>This is the illegal FIFO access interrupt.</description>
				</field>
				<field name="WTLEN" bitoffset="5" bitlength="1">
					<description>This is the write length mismatch interrupt.</description>
				</field>
				<field name="NAK" bitoffset="4" bitlength="1">
					<description>This is the I2C NAK interrupt.</description>
				</field>
				<field name="FOVFL" bitoffset="3" bitlength="1">
					<description>This is the Read FIFO Overflow interrupt.</description>
				</field>
				<field name="FUNDFL" bitoffset="2" bitlength="1">
					<description>This is the Write FIFO Underflow interrupt.</description>
				</field>
				<field name="THR" bitoffset="1" bitlength="1">
					<description>This is the FIFO Threshold interrupt.</description>
				</field>
				<field name="CMDCMP" bitoffset="0" bitlength="1">
					<description>This is the Command Complete interrupt.</description>
				</field>
			</register>
			<register name="INTCLR" description="IO Master Interrupts: Clear" address="0x50004208" resetvalue="0x00000000" access="rw">
				<field name="ARB" bitoffset="10" bitlength="1">
					<description>This is the arbitration loss interrupt.</description>
				</field>
				<field name="STOP" bitoffset="9" bitlength="1">
					<description>This is the STOP command interrupt.</description>
				</field>
				<field name="START" bitoffset="8" bitlength="1">
					<description>This is the START command interrupt.</description>
				</field>
				<field name="ICMD" bitoffset="7" bitlength="1">
					<description>This is the illegal command interrupt.</description>
				</field>
				<field name="IACC" bitoffset="6" bitlength="1">
					<description>This is the illegal FIFO access interrupt.</description>
				</field>
				<field name="WTLEN" bitoffset="5" bitlength="1">
					<description>This is the write length mismatch interrupt.</description>
				</field>
				<field name="NAK" bitoffset="4" bitlength="1">
					<description>This is the I2C NAK interrupt.</description>
				</field>
				<field name="FOVFL" bitoffset="3" bitlength="1">
					<description>This is the Read FIFO Overflow interrupt.</description>
				</field>
				<field name="FUNDFL" bitoffset="2" bitlength="1">
					<description>This is the Write FIFO Underflow interrupt.</description>
				</field>
				<field name="THR" bitoffset="1" bitlength="1">
					<description>This is the FIFO Threshold interrupt.</description>
				</field>
				<field name="CMDCMP" bitoffset="0" bitlength="1">
					<description>This is the Command Complete interrupt.</description>
				</field>
			</register>
			<register name="INTSET" description="IO Master Interrupts: Set" address="0x5000420C" resetvalue="0x00000000" access="rw">
				<field name="ARB" bitoffset="10" bitlength="1">
					<description>This is the arbitration loss interrupt.</description>
				</field>
				<field name="STOP" bitoffset="9" bitlength="1">
					<description>This is the STOP command interrupt.</description>
				</field>
				<field name="START" bitoffset="8" bitlength="1">
					<description>This is the START command interrupt.</description>
				</field>
				<field name="ICMD" bitoffset="7" bitlength="1">
					<description>This is the illegal command interrupt.</description>
				</field>
				<field name="IACC" bitoffset="6" bitlength="1">
					<description>This is the illegal FIFO access interrupt.</description>
				</field>
				<field name="WTLEN" bitoffset="5" bitlength="1">
					<description>This is the write length mismatch interrupt.</description>
				</field>
				<field name="NAK" bitoffset="4" bitlength="1">
					<description>This is the I2C NAK interrupt.</description>
				</field>
				<field name="FOVFL" bitoffset="3" bitlength="1">
					<description>This is the Read FIFO Overflow interrupt.</description>
				</field>
				<field name="FUNDFL" bitoffset="2" bitlength="1">
					<description>This is the Write FIFO Underflow interrupt.</description>
				</field>
				<field name="THR" bitoffset="1" bitlength="1">
					<description>This is the FIFO Threshold interrupt.</description>
				</field>
				<field name="CMDCMP" bitoffset="0" bitlength="1">
					<description>This is the Command Complete interrupt.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="IOMSTR1" description= "IOMSTR peripheral" >
			<register name="FIFO" description="FIFO Access Port" address="0x50005000" resetvalue="0x00000000" access="rw">
				<field name="FIFO" bitoffset="0" bitlength="32">
					<description>FIFO access port.</description>
				</field>
			</register>
			<register name="FIFOPTR" description="Current FIFO Pointers" address="0x50005100" resetvalue="0x00000000" access="RO">
				<field name="FIFOREM" bitoffset="16" bitlength="7">
					<description>The number of bytes remaining in the FIFO (i.e. 64-FIFOSIZ).</description>
				</field>
				<field name="FIFOSIZ" bitoffset="0" bitlength="7">
					<description>The number of bytes currently in the FIFO.</description>
				</field>
			</register>
			<register name="TLNGTH" description="Transfer Length" address="0x50005104" resetvalue="0x00000000" access="RO">
				<field name="TLNGTH" bitoffset="0" bitlength="12">
					<description>Remaining transfer length.</description>
				</field>
			</register>
			<register name="FIFOTHR" description="FIFO Threshold Configuration" address="0x50005108" resetvalue="0x00000000" access="rw">
				<field name="FIFOWTHR" bitoffset="8" bitlength="6">
					<description>FIFO write threshold.</description>
				</field>
				<field name="FIFORTHR" bitoffset="0" bitlength="6">
					<description>FIFO read threshold.</description>
				</field>
			</register>
			<register name="CLKCFG" description="I/O Clock Configuration" address="0x5000510C" resetvalue="0x00000000" access="rw">
				<field name="TOTPER" bitoffset="24" bitlength="8">
					<description>Clock total count minus 1.</description>
				</field>
				<field name="LOWPER" bitoffset="16" bitlength="8">
					<description>Clock low count minus 1.</description>
				</field>
				<field name="DIVEN" bitoffset="12" bitlength="1">
					<description>Enable clock division by TOTPER.</description>
				</field>
				<field name="DIV3" bitoffset="11" bitlength="1">
					<description>Enable divide by 3.</description>
				</field>
				<field name="FSEL" bitoffset="8" bitlength="3">
					<description>Select the input clock frequency.</description>
				</field>
			</register>
			<register name="CMD" description="Command Register" address="0x50005110" resetvalue="0x00000000" access="rw">
				<field name="CMD" bitoffset="0" bitlength="32">
					<description>This register is the I/O Command.</description>
				</field>
			</register>
			<register name="CMDRPT" description="Command Repeat Register" address="0x50005114" resetvalue="0x00000000" access="rw">
				<field name="CMDRPT" bitoffset="0" bitlength="5">
					<description>These bits hold the Command repeat count.</description>
				</field>
			</register>
			<register name="STATUS" description="Status Register" address="0x50005118" resetvalue="0x00000000" access="RO">
				<field name="IDLEST" bitoffset="2" bitlength="1">
					<description>This bit indicates if the I/O state machine is IDLE.</description>
				</field>
				<field name="CMDACT" bitoffset="1" bitlength="1">
					<description>This bit indicates if the I/O Command is active.</description>
				</field>
				<field name="ERR" bitoffset="0" bitlength="1">
					<description>This bit indicates if an error interrupt has occurred.</description>
				</field>
			</register>
			<register name="CFG" description="I/O Master Configuration" address="0x5000511C" resetvalue="0x00000000" access="rw">
				<field name="IFCEN" bitoffset="31" bitlength="1">
					<description>This bit enables the IO Master.</description>
				</field>
				<field name="SPHA" bitoffset="2" bitlength="1">
					<description>This bit selects SPI phase.</description>
				</field>
				<field name="SPOL" bitoffset="1" bitlength="1">
					<description>This bit selects SPI polarity.</description>
				</field>
				<field name="IFCSEL" bitoffset="0" bitlength="1">
					<description>This bit selects the I/O interface.</description>
				</field>
			</register>
			<register name="INTEN" description="IO Master Interrupts: Enable" address="0x50005200" resetvalue="0x00000000" access="rw">
				<field name="ARB" bitoffset="10" bitlength="1">
					<description>This is the arbitration loss interrupt.</description>
				</field>
				<field name="STOP" bitoffset="9" bitlength="1">
					<description>This is the STOP command interrupt.</description>
				</field>
				<field name="START" bitoffset="8" bitlength="1">
					<description>This is the START command interrupt.</description>
				</field>
				<field name="ICMD" bitoffset="7" bitlength="1">
					<description>This is the illegal command interrupt.</description>
				</field>
				<field name="IACC" bitoffset="6" bitlength="1">
					<description>This is the illegal FIFO access interrupt.</description>
				</field>
				<field name="WTLEN" bitoffset="5" bitlength="1">
					<description>This is the write length mismatch interrupt.</description>
				</field>
				<field name="NAK" bitoffset="4" bitlength="1">
					<description>This is the I2C NAK interrupt.</description>
				</field>
				<field name="FOVFL" bitoffset="3" bitlength="1">
					<description>This is the Read FIFO Overflow interrupt.</description>
				</field>
				<field name="FUNDFL" bitoffset="2" bitlength="1">
					<description>This is the Write FIFO Underflow interrupt.</description>
				</field>
				<field name="THR" bitoffset="1" bitlength="1">
					<description>This is the FIFO Threshold interrupt.</description>
				</field>
				<field name="CMDCMP" bitoffset="0" bitlength="1">
					<description>This is the Command Complete interrupt.</description>
				</field>
			</register>
			<register name="INTSTAT" description="IO Master Interrupts: Status" address="0x50005204" resetvalue="0x00000000" access="rw">
				<field name="ARB" bitoffset="10" bitlength="1">
					<description>This is the arbitration loss interrupt.</description>
				</field>
				<field name="STOP" bitoffset="9" bitlength="1">
					<description>This is the STOP command interrupt.</description>
				</field>
				<field name="START" bitoffset="8" bitlength="1">
					<description>This is the START command interrupt.</description>
				</field>
				<field name="ICMD" bitoffset="7" bitlength="1">
					<description>This is the illegal command interrupt.</description>
				</field>
				<field name="IACC" bitoffset="6" bitlength="1">
					<description>This is the illegal FIFO access interrupt.</description>
				</field>
				<field name="WTLEN" bitoffset="5" bitlength="1">
					<description>This is the write length mismatch interrupt.</description>
				</field>
				<field name="NAK" bitoffset="4" bitlength="1">
					<description>This is the I2C NAK interrupt.</description>
				</field>
				<field name="FOVFL" bitoffset="3" bitlength="1">
					<description>This is the Read FIFO Overflow interrupt.</description>
				</field>
				<field name="FUNDFL" bitoffset="2" bitlength="1">
					<description>This is the Write FIFO Underflow interrupt.</description>
				</field>
				<field name="THR" bitoffset="1" bitlength="1">
					<description>This is the FIFO Threshold interrupt.</description>
				</field>
				<field name="CMDCMP" bitoffset="0" bitlength="1">
					<description>This is the Command Complete interrupt.</description>
				</field>
			</register>
			<register name="INTCLR" description="IO Master Interrupts: Clear" address="0x50005208" resetvalue="0x00000000" access="rw">
				<field name="ARB" bitoffset="10" bitlength="1">
					<description>This is the arbitration loss interrupt.</description>
				</field>
				<field name="STOP" bitoffset="9" bitlength="1">
					<description>This is the STOP command interrupt.</description>
				</field>
				<field name="START" bitoffset="8" bitlength="1">
					<description>This is the START command interrupt.</description>
				</field>
				<field name="ICMD" bitoffset="7" bitlength="1">
					<description>This is the illegal command interrupt.</description>
				</field>
				<field name="IACC" bitoffset="6" bitlength="1">
					<description>This is the illegal FIFO access interrupt.</description>
				</field>
				<field name="WTLEN" bitoffset="5" bitlength="1">
					<description>This is the write length mismatch interrupt.</description>
				</field>
				<field name="NAK" bitoffset="4" bitlength="1">
					<description>This is the I2C NAK interrupt.</description>
				</field>
				<field name="FOVFL" bitoffset="3" bitlength="1">
					<description>This is the Read FIFO Overflow interrupt.</description>
				</field>
				<field name="FUNDFL" bitoffset="2" bitlength="1">
					<description>This is the Write FIFO Underflow interrupt.</description>
				</field>
				<field name="THR" bitoffset="1" bitlength="1">
					<description>This is the FIFO Threshold interrupt.</description>
				</field>
				<field name="CMDCMP" bitoffset="0" bitlength="1">
					<description>This is the Command Complete interrupt.</description>
				</field>
			</register>
			<register name="INTSET" description="IO Master Interrupts: Set" address="0x5000520C" resetvalue="0x00000000" access="rw">
				<field name="ARB" bitoffset="10" bitlength="1">
					<description>This is the arbitration loss interrupt.</description>
				</field>
				<field name="STOP" bitoffset="9" bitlength="1">
					<description>This is the STOP command interrupt.</description>
				</field>
				<field name="START" bitoffset="8" bitlength="1">
					<description>This is the START command interrupt.</description>
				</field>
				<field name="ICMD" bitoffset="7" bitlength="1">
					<description>This is the illegal command interrupt.</description>
				</field>
				<field name="IACC" bitoffset="6" bitlength="1">
					<description>This is the illegal FIFO access interrupt.</description>
				</field>
				<field name="WTLEN" bitoffset="5" bitlength="1">
					<description>This is the write length mismatch interrupt.</description>
				</field>
				<field name="NAK" bitoffset="4" bitlength="1">
					<description>This is the I2C NAK interrupt.</description>
				</field>
				<field name="FOVFL" bitoffset="3" bitlength="1">
					<description>This is the Read FIFO Overflow interrupt.</description>
				</field>
				<field name="FUNDFL" bitoffset="2" bitlength="1">
					<description>This is the Write FIFO Underflow interrupt.</description>
				</field>
				<field name="THR" bitoffset="1" bitlength="1">
					<description>This is the FIFO Threshold interrupt.</description>
				</field>
				<field name="CMDCMP" bitoffset="0" bitlength="1">
					<description>This is the Command Complete interrupt.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="IOSLAVE" description= "IOSLAVE peripheral" >
			<register name="FIFOPTR" description="Current FIFO Pointer" address="0x50000100" resetvalue="0x00000000" access="rw">
				<field name="FIFOSIZ" bitoffset="8" bitlength="8">
					<description>The number of bytes currently in the hardware FIFO.</description>
				</field>
				<field name="FIFOPTR" bitoffset="0" bitlength="8">
					<description>Current FIFO pointer.</description>
				</field>
			</register>
			<register name="FIFOCFG" description="FIFO Configuration" address="0x50000104" resetvalue="0x20000000" access="rw">
				<field name="ROBASE" bitoffset="24" bitlength="6">
					<description>Defines the read-only area.  The IO Slave read-only area is situated in LRAM at (ROBASE*8) to (FIFOOBASE*8-1)</description>
				</field>
				<field name="FIFOMAX" bitoffset="8" bitlength="6">
					<description>These bits hold the maximum FIFO address in 8 byte segments.  It is also the beginning of the RAM area of the LRAM.  Note that no RAM area is configured if FIFOMAX is set to 0x1F.</description>
				</field>
				<field name="FIFOBASE" bitoffset="0" bitlength="5">
					<description>These bits hold the base address of the I/O FIFO in 8 byte segments.The IO Slave FIFO is situated in LRAM at (FIFOBASE*8) to (FIFOMAX*8-1).</description>
				</field>
			</register>
			<register name="FIFOTHR" description="FIFO Threshold Configuration" address="0x50000108" resetvalue="0x00000000" access="rw">
				<field name="FIFOTHR" bitoffset="0" bitlength="8">
					<description>FIFO size interrupt threshold.</description>
				</field>
			</register>
			<register name="FUPD" description="FIFO Update Status" address="0x5000010C" resetvalue="0x00000000" access="rw">
				<field name="IOREAD" bitoffset="1" bitlength="1">
					<description>This bitfield indicates an IO read is active.</description>
				</field>
				<field name="FIFOUPD" bitoffset="0" bitlength="1">
					<description>This bit indicates that a FIFO update is underway.</description>
				</field>
			</register>
			<register name="FIFOCTR" description="Overall FIFO Counter" address="0x50000110" resetvalue="0x00000000" access="rw">
				<field name="FIFOCTR" bitoffset="0" bitlength="10">
					<description>Virtual FIFO byte count</description>
				</field>
			</register>
			<register name="FIFOINC" description="Overall FIFO Counter Increment" address="0x50000114" resetvalue="0x00000000" access="WO">
				<field name="FIFOINC" bitoffset="0" bitlength="10">
					<description>Increment the Overall FIFO Counter by this value on a write</description>
				</field>
			</register>
			<register name="CFG" description="I/O Slave Configuration" address="0x50000118" resetvalue="0x00000000" access="rw">
				<field name="IFCEN" bitoffset="31" bitlength="1">
					<description>IOSLAVE interface enable.</description>
				</field>
				<field name="I2CADDR" bitoffset="8" bitlength="12">
					<description>7-bit or 10-bit I2C device address.</description>
				</field>
				<field name="STARTRD" bitoffset="4" bitlength="1">
					<description>This bit holds the cycle to initiate an I/O RAM read.</description>
				</field>
				<field name="LSB" bitoffset="2" bitlength="1">
					<description>This bit selects the transfer bit ordering.</description>
				</field>
				<field name="SPOL" bitoffset="1" bitlength="1">
					<description>This bit selects SPI polarity.</description>
				</field>
				<field name="IFCSEL" bitoffset="0" bitlength="1">
					<description>This bit selects the I/O interface.</description>
				</field>
			</register>
			<register name="PRENC" description="I/O Slave Interrupt Priority Encode" address="0x5000011C" resetvalue="0x00000000" access="RO">
				<field name="PRENC" bitoffset="0" bitlength="5">
					<description>These bits hold the priority encode of the REGACC interrupts.</description>
				</field>
			</register>
			<register name="IOINTCTL" description="I/O Interrupt Control" address="0x50000120" resetvalue="0x00000000" access="RO">
				<field name="IOINTSET" bitoffset="24" bitlength="8">
					<description>These bits set the IOINT interrupts when written with a 1.</description>
				</field>
				<field name="IOINTCLR" bitoffset="16" bitlength="1">
					<description>This bit clears all of the IOINT interrupts when written with a 1.</description>
				</field>
				<field name="IOINT" bitoffset="8" bitlength="8">
					<description>These bits read the IOINT interrupts.</description>
				</field>
				<field name="IOINTEN" bitoffset="0" bitlength="8">
					<description>These bits setread the IOINT interrupt enables.</description>
				</field>
			</register>
			<register name="GENADD" description="General Address Data" address="0x50000124" resetvalue="0x00000000" access="RO">
				<field name="GADATA" bitoffset="0" bitlength="8">
					<description>The data supplied on the last General Address reference.</description>
				</field>
			</register>
			<register name="INTEN" description="IO Slave Interrupts: Enable" address="0x50000200" resetvalue="0x00000000" access="rw">
				<field name="IOINTW" bitoffset="5" bitlength="1">
					<description>I2C Interrupt Write interrupt.</description>
				</field>
				<field name="GENAD" bitoffset="4" bitlength="1">
					<description>I2C General Address interrupt.</description>
				</field>
				<field name="FRDERR" bitoffset="3" bitlength="1">
					<description>FIFO Read Error interrupt.</description>
				</field>
				<field name="FUNDFL" bitoffset="2" bitlength="1">
					<description>FIFO Underflow interrupt.</description>
				</field>
				<field name="FOVFL" bitoffset="1" bitlength="1">
					<description>FIFO Overflow interrupt.</description>
				</field>
				<field name="FSIZE" bitoffset="0" bitlength="1">
					<description>FIFO Size interrupt.</description>
				</field>
			</register>
			<register name="INTSTAT" description="IO Slave Interrupts: Status" address="0x50000204" resetvalue="0x00000000" access="rw">
				<field name="IOINTW" bitoffset="5" bitlength="1">
					<description>I2C Interrupt Write interrupt.</description>
				</field>
				<field name="GENAD" bitoffset="4" bitlength="1">
					<description>I2C General Address interrupt.</description>
				</field>
				<field name="FRDERR" bitoffset="3" bitlength="1">
					<description>FIFO Read Error interrupt.</description>
				</field>
				<field name="FUNDFL" bitoffset="2" bitlength="1">
					<description>FIFO Underflow interrupt.</description>
				</field>
				<field name="FOVFL" bitoffset="1" bitlength="1">
					<description>FIFO Overflow interrupt.</description>
				</field>
				<field name="FSIZE" bitoffset="0" bitlength="1">
					<description>FIFO Size interrupt.</description>
				</field>
			</register>
			<register name="INTCLR" description="IO Slave Interrupts: Clear" address="0x50000208" resetvalue="0x00000000" access="rw">
				<field name="IOINTW" bitoffset="5" bitlength="1">
					<description>I2C Interrupt Write interrupt.</description>
				</field>
				<field name="GENAD" bitoffset="4" bitlength="1">
					<description>I2C General Address interrupt.</description>
				</field>
				<field name="FRDERR" bitoffset="3" bitlength="1">
					<description>FIFO Read Error interrupt.</description>
				</field>
				<field name="FUNDFL" bitoffset="2" bitlength="1">
					<description>FIFO Underflow interrupt.</description>
				</field>
				<field name="FOVFL" bitoffset="1" bitlength="1">
					<description>FIFO Overflow interrupt.</description>
				</field>
				<field name="FSIZE" bitoffset="0" bitlength="1">
					<description>FIFO Size interrupt.</description>
				</field>
			</register>
			<register name="INTSET" description="IO Slave Interrupts: Set" address="0x5000020C" resetvalue="0x00000000" access="rw">
				<field name="IOINTW" bitoffset="5" bitlength="1">
					<description>I2C Interrupt Write interrupt.</description>
				</field>
				<field name="GENAD" bitoffset="4" bitlength="1">
					<description>I2C General Address interrupt.</description>
				</field>
				<field name="FRDERR" bitoffset="3" bitlength="1">
					<description>FIFO Read Error interrupt.</description>
				</field>
				<field name="FUNDFL" bitoffset="2" bitlength="1">
					<description>FIFO Underflow interrupt.</description>
				</field>
				<field name="FOVFL" bitoffset="1" bitlength="1">
					<description>FIFO Overflow interrupt.</description>
				</field>
				<field name="FSIZE" bitoffset="0" bitlength="1">
					<description>FIFO Size interrupt.</description>
				</field>
			</register>
			<register name="REGACCINTEN" description="Register Access Interrupts: Enable" address="0x50000210" resetvalue="0x00000000" access="rw">
				<field name="REGACC" bitoffset="0" bitlength="32">
					<description>Register access interrupts.</description>
				</field>
			</register>
			<register name="REGACCINTSTAT" description="Register Access Interrupts: Status" address="0x50000214" resetvalue="0x00000000" access="rw">
				<field name="REGACC" bitoffset="0" bitlength="32">
					<description>Register access interrupts.</description>
				</field>
			</register>
			<register name="REGACCINTCLR" description="Register Access Interrupts: Clear" address="0x50000218" resetvalue="0x00000000" access="rw">
				<field name="REGACC" bitoffset="0" bitlength="32">
					<description>Register access interrupts.</description>
				</field>
			</register>
			<register name="REGACCINTSET" description="Register Access Interrupts: Set" address="0x5000021C" resetvalue="0x00000000" access="rw">
				<field name="REGACC" bitoffset="0" bitlength="32">
					<description>Register access interrupts.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="MCUCTRL" description= "MCUCTRL peripheral" >
			<register name="CHIP_INFO" description="Chip Information Register" address="0x40020000" resetvalue="0x0141114B" access="RO">
				<field name="CLASS" bitoffset="24" bitlength="8">
					<description>Device class.</description>
				</field>
				<field name="FLASH" bitoffset="20" bitlength="4">
					<description>Device flash size.</description>
				</field>
				<field name="RAM" bitoffset="16" bitlength="4">
					<description>Device RAM size.</description>
				</field>
				<field name="MAJORREV" bitoffset="12" bitlength="4">
					<description>Major device revision number.</description>
				</field>
				<field name="MINORREV" bitoffset="8" bitlength="4">
					<description>Minor device revision number.</description>
				</field>
				<field name="PKG" bitoffset="6" bitlength="2">
					<description>Device package type.</description>
				</field>
				<field name="PINS" bitoffset="3" bitlength="3">
					<description>Number of pins.</description>
				</field>
				<field name="TEMP" bitoffset="1" bitlength="2">
					<description>Device temperature range.</description>
				</field>
				<field name="QUAL" bitoffset="0" bitlength="1">
					<description>Device qualified.</description>
				</field>
			</register>
			<register name="CHIPID0" description="Unique Chip ID 0" address="0x40020004" resetvalue="0x00000000" access="RO">
				<field name="VALUE" bitoffset="0" bitlength="32">
					<description>Unique chip ID 0.</description>
				</field>
			</register>
			<register name="CHIPID1" description="Unique Chip ID 1" address="0x40020008" resetvalue="0x00000000" access="RO">
				<field name="VALUE" bitoffset="0" bitlength="32">
					<description>Unique chip ID 1.</description>
				</field>
			</register>
			<register name="CHIPREV" description="Chip Revision" address="0x4002000C" resetvalue="0x00000000" access="RO">
				<field name="REVISION" bitoffset="0" bitlength="8">
					<description>Chip Revision Number.</description>
				</field>
			</register>
			<register name="SUPPLYSRC" description="Memory and Core Voltage Supply Source Select Register" address="0x40020010" resetvalue="0x00000000" access="rw">
				<field name="COREBUCKEN" bitoffset="1" bitlength="1">
					<description>Enables and Selects the Core Buck as the supply for the low-voltage power domain.</description>
				</field>
				<field name="MEMBUCKEN" bitoffset="0" bitlength="1">
					<description>Enables and select the Memory Buck as the supply for the Flash and SRAM power domain.</description>
				</field>
			</register>
			<register name="SUPPLYSTATUS" description="Memory and Core Voltage Supply Source Status Register" address="0x40020014" resetvalue="0x00000000" access="RO">
				<field name="COREBUCKON" bitoffset="1" bitlength="1">
					<description>Indicates whether the Core low-voltage domain is supplied from the LDO or the Buck.</description>
				</field>
				<field name="MEMBUCKON" bitoffset="0" bitlength="1">
					<description>Indicate whether the Memory power domain is supplied from the LDO or the Buck.</description>
				</field>
			</register>
			<register name="BANDGAPEN" description="Band Gap Enable" address="0x400200FC" resetvalue="0x00000000" access="rw">
				<field name="BGPEN" bitoffset="0" bitlength="1">
					<description>Bandgap Enable</description>
				</field>
			</register>
			<register name="SRAMPWDINSLEEP" description="Powerdown an SRAM Bank in Deep Sleep mode" address="0x40020140" resetvalue="0x00000000" access="rw">
				<field name="BANK7" bitoffset="7" bitlength="1">
					<description>Force SRAM Bank 7 to powerdown in deep sleep mode, causing the contents of the bank to be lost.</description>
				</field>
				<field name="BANK6" bitoffset="6" bitlength="1">
					<description>Force SRAM Bank 6 to powerdown in deep sleep mode, causing the contents of the bank to be lost.</description>
				</field>
				<field name="BANK5" bitoffset="5" bitlength="1">
					<description>Force SRAM Bank 5 to powerdown in deep sleep mode, causing the contents of the bank to be lost.</description>
				</field>
				<field name="BANK4" bitoffset="4" bitlength="1">
					<description>Force SRAM Bank 4 to powerdown in deep sleep mode, causing the contents of the bank to be lost.</description>
				</field>
				<field name="BANK3" bitoffset="3" bitlength="1">
					<description>Force SRAM Bank 3 to powerdown in deep sleep mode, causing the contents of the bank to be lost.</description>
				</field>
				<field name="BANK2" bitoffset="2" bitlength="1">
					<description>Force SRAM Bank 2 to powerdown in deep sleep mode, causing the contents of the bank to be lost.</description>
				</field>
				<field name="BANK1" bitoffset="1" bitlength="1">
					<description>Force SRAM Bank 1 to powerdown in deep sleep mode, causing the contents of the bank to be lost.</description>
				</field>
				<field name="BANK0" bitoffset="0" bitlength="1">
					<description>Force SRAM Bank 0 to powerdown in deep sleep mode, causing the contents of the bank to be lost.</description>
				</field>
			</register>
			<register name="SRAMPWRDIS" description="Disables individual banks of the SRAM array" address="0x40020144" resetvalue="0x00000000" access="rw">
				<field name="BANK7" bitoffset="7" bitlength="1">
					<description>Remove power from SRAM Bank 7 which will cause an access to its address space to generate a Hard Fault.</description>
				</field>
				<field name="BANK6" bitoffset="6" bitlength="1">
					<description>Remove power from SRAM Bank 6 which will cause an access to its address space to generate a Hard Fault.</description>
				</field>
				<field name="BANK5" bitoffset="5" bitlength="1">
					<description>Remove power from SRAM Bank 5 which will cause an access to its address space to generate a Hard Fault.</description>
				</field>
				<field name="BANK4" bitoffset="4" bitlength="1">
					<description>Remove power from SRAM Bank 4 which will cause an access to its address space to generate a Hard Fault.</description>
				</field>
				<field name="BANK3" bitoffset="3" bitlength="1">
					<description>Remove power from SRAM Bank 3 which will cause an access to its address space to generate a Hard Fault.</description>
				</field>
				<field name="BANK2" bitoffset="2" bitlength="1">
					<description>Remove power from SRAM Bank 2 which will cause an access to its address space to generate a Hard Fault.</description>
				</field>
				<field name="BANK1" bitoffset="1" bitlength="1">
					<description>Remove power from SRAM Bank 1 which will cause an access to its address space to generate a Hard Fault.</description>
				</field>
				<field name="BANK0" bitoffset="0" bitlength="1">
					<description>Remove power from SRAM Bank 0 which will cause an access to its address space to generate a Hard Fault.</description>
				</field>
			</register>
			<register name="FLASHPWRDIS" description="Disables individual banks of the Flash array" address="0x40020148" resetvalue="0x00000000" access="rw">
				<field name="BANK1" bitoffset="1" bitlength="1">
					<description>Remove power from Flash Bank 1 which will cause an access to its address space to generate a Hard Fault.</description>
				</field>
				<field name="BANK0" bitoffset="0" bitlength="1">
					<description>Remove power from Flash Bank 0 which will cause an access to its address space to generate a Hard Fault.</description>
				</field>
			</register>
			<register name="ICODEFAULTADDR" description="ICODE bus address which was present when a bus fault occurred." address="0x400201C0" resetvalue="0x00000000" access="RO">
				<field name="ADDR" bitoffset="0" bitlength="32">
					<description>The ICODE bus address observed when a Bus Fault occurred. Once an address is captured in this field, it is held until the corresponding Fault Observed bit is cleared in the FAULTSTATUS register.</description>
				</field>
			</register>
			<register name="DCODEFAULTADDR" description="DCODE bus address which was present when a bus fault occurred." address="0x400201C4" resetvalue="0x00000000" access="RO">
				<field name="ADDR" bitoffset="0" bitlength="32">
					<description>The DCODE bus address observed when a Bus Fault occurred. Once an address is captured in this field, it is held until the corresponding Fault Observed bit is cleared in the FAULTSTATUS register.</description>
				</field>
			</register>
			<register name="SYSFAULTADDR" description="System bus address which was present when a bus fault occurred." address="0x400201C8" resetvalue="0x00000000" access="RO">
				<field name="ADDR" bitoffset="0" bitlength="32">
					<description>SYS bus address observed when a Bus Fault occurred. Once an address is captured in this field, it is held until the corresponding Fault Observed bit is cleared in the FAULTSTATUS register.</description>
				</field>
			</register>
			<register name="FAULTSTATUS" description="Reflects the status of the bus decoders' fault detection. Any write to this register will clear all of the status bits within the register." address="0x400201CC" resetvalue="0x00000000" access="rw">
				<field name="SYS" bitoffset="2" bitlength="1">
					<description>SYS Bus Decoder Fault Detected bit. When set, a fault has been detected, and the SYSFAULTADDR register will contain the bus address which generated the fault.</description>
				</field>
				<field name="DCODE" bitoffset="1" bitlength="1">
					<description>DCODE Bus Decoder Fault Detected bit. When set, a fault has been detected, and the DCODEFAULTADDR register will contain the bus address which generated the fault.</description>
				</field>
				<field name="ICODE" bitoffset="0" bitlength="1">
					<description>The ICODE Bus Decoder Fault Detected bit. When set, a fault has been detected, and the ICODEFAULTADDR register will contain the bus address which generated the fault.</description>
				</field>
			</register>
			<register name="FAULTCAPTUREEN" description="Enable the fault capture registers" address="0x400201D0" resetvalue="0x00000000" access="rw">
				<field name="ENABLE" bitoffset="0" bitlength="1">
					<description>Fault Capture Enable field. When set, the Fault Capture monitors are enabled and addresses which generate a hard fault are captured into the FAULTADDR registers.</description>
				</field>
			</register>
			<register name="TPIUCTRL" description="TPIU Control Register. Determines the clock enable and frequency for the M4's TPIU interface." address="0x40020250" resetvalue="0x00000000" access="rw">
				<field name="CLKSEL" bitoffset="8" bitlength="2">
					<description>This field selects the frequency of the ARM M4 TPIU port.</description>
				</field>
				<field name="ENABLE" bitoffset="0" bitlength="1">
					<description>TPIU Enable field. When set, the ARM M4 TPIU is enabled and data can be streamed out of the MCU's SWO port using the ARM ITM and TPIU modules.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="RSTGEN" description= "RSTGEN peripheral" >
			<register name="CFG" description="Configuration Register" address="0x40000000" resetvalue="0x00000000" access="rw">
				<field name="WDREN" bitoffset="1" bitlength="1">
					<description>Watchdog Timer Reset Enable.  NOTE: The WDT module must also be configured for WDT reset.</description>
				</field>
				<field name="BODHREN" bitoffset="0" bitlength="1">
					<description>Brown out high (2.1v) reset enable.</description>
				</field>
			</register>
			<register name="SWPOI" description="Software POI Reset" address="0x40000004" resetvalue="0x00000000" access="WO">
				<field name="SWPOIKEY" bitoffset="0" bitlength="8">
					<description>0x1B generates a software POI reset.</description>
				</field>
			</register>
			<register name="SWPOR" description="Software POR Reset" address="0x40000008" resetvalue="0x00000000" access="WO">
				<field name="SWPORKEY" bitoffset="0" bitlength="8">
					<description>0xD4 generates a software POR reset.</description>
				</field>
			</register>
			<register name="STAT" description="Status Register" address="0x4000000C" resetvalue="0x00000000" access="RO">
				<field name="WDRSTAT" bitoffset="6" bitlength="1">
					<description>Reset was initiated by a Watchdog Timer Reset.</description>
				</field>
				<field name="DBGRSTAT" bitoffset="5" bitlength="1">
					<description>Reset was a initiated by Debugger Reset.</description>
				</field>
				<field name="POIRSTAT" bitoffset="4" bitlength="1">
					<description>Reset was a initiated by Software POI Reset.</description>
				</field>
				<field name="SWRSTAT" bitoffset="3" bitlength="1">
					<description>Reset was a initiated by SW POR or AIRCR Reset.</description>
				</field>
				<field name="BORSTAT" bitoffset="2" bitlength="1">
					<description>Reset was initiated by a Brown-Out Reset.</description>
				</field>
				<field name="PORSTAT" bitoffset="1" bitlength="1">
					<description>Reset was initiated by a Power-On Reset.</description>
				</field>
				<field name="EXRSTAT" bitoffset="0" bitlength="1">
					<description>Reset was initiated by an External Reset.</description>
				</field>
			</register>
			<register name="CLRSTAT" description="Clear the status register" address="0x40000010" resetvalue="0x00000000" access="WO">
				<field name="CLRSTAT" bitoffset="0" bitlength="1">
					<description>Writing a 1 to this bit clears all bits in the RST_STAT.</description>
				</field>
			</register>
			<register name="INTEN" description="Reset Interrupt register: Enable" address="0x40000200" resetvalue="0x00000000" access="rw">
				<field name="BODH" bitoffset="0" bitlength="1">
					<description>Enables an interrupt that triggers when VCC is below BODH level.</description>
				</field>
			</register>
			<register name="INTSTAT" description="Reset Interrupt register: Status" address="0x40000204" resetvalue="0x00000000" access="rw">
				<field name="BODH" bitoffset="0" bitlength="1">
					<description>Enables an interrupt that triggers when VCC is below BODH level.</description>
				</field>
			</register>
			<register name="INTCLR" description="Reset Interrupt register: Clear" address="0x40000208" resetvalue="0x00000000" access="rw">
				<field name="BODH" bitoffset="0" bitlength="1">
					<description>Enables an interrupt that triggers when VCC is below BODH level.</description>
				</field>
			</register>
			<register name="INTSET" description="Reset Interrupt register: Set" address="0x4000020C" resetvalue="0x00000000" access="rw">
				<field name="BODH" bitoffset="0" bitlength="1">
					<description>Enables an interrupt that triggers when VCC is below BODH level.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="RTC" description= "RTC peripheral" >
			<register name="CTRLOW" description="RTC Counters Lower" address="0x40004040" resetvalue="0x01000000" access="rw">
				<field name="CTRHR" bitoffset="24" bitlength="6">
					<description>Hours Counter</description>
				</field>
				<field name="CTRMIN" bitoffset="16" bitlength="7">
					<description>Minutes Counter</description>
				</field>
				<field name="CTRSEC" bitoffset="8" bitlength="7">
					<description>Seconds Counter</description>
				</field>
				<field name="CTR100" bitoffset="0" bitlength="8">
					<description>100ths of a second Counter</description>
				</field>
			</register>
			<register name="CTRUP" description="RTC Counters Upper" address="0x40004044" resetvalue="0x00000000" access="rw">
				<field name="CTERR" bitoffset="31" bitlength="1">
					<description>Counter read error status</description>
				</field>
				<field name="CEB" bitoffset="28" bitlength="1">
					<description>Century enable</description>
				</field>
				<field name="CB" bitoffset="27" bitlength="1">
					<description>Century</description>
				</field>
				<field name="CTRWKDY" bitoffset="24" bitlength="3">
					<description>Weekdays Counter</description>
				</field>
				<field name="CTRYR" bitoffset="16" bitlength="8">
					<description>Years Counter</description>
				</field>
				<field name="CTRMO" bitoffset="8" bitlength="5">
					<description>Months Counter</description>
				</field>
				<field name="CTRDATE" bitoffset="0" bitlength="6">
					<description>Date Counter</description>
				</field>
			</register>
			<register name="ALMLOW" description="RTC Alarms Lower" address="0x40004048" resetvalue="0x00000000" access="rw">
				<field name="ALMHR" bitoffset="24" bitlength="6">
					<description>Hours Alarm</description>
				</field>
				<field name="ALMMIN" bitoffset="16" bitlength="7">
					<description>Minutes Alarm</description>
				</field>
				<field name="ALMSEC" bitoffset="8" bitlength="7">
					<description>Seconds Alarm</description>
				</field>
				<field name="ALM100" bitoffset="0" bitlength="8">
					<description>100ths of a second Alarm</description>
				</field>
			</register>
			<register name="ALMUP" description="RTC Alarms Upper" address="0x4000404C" resetvalue="0x00000000" access="rw">
				<field name="ALMWKDY" bitoffset="16" bitlength="3">
					<description>Weekdays Alarm</description>
				</field>
				<field name="ALMMO" bitoffset="8" bitlength="5">
					<description>Months Alarm</description>
				</field>
				<field name="ALMDATE" bitoffset="0" bitlength="6">
					<description>Date Alarm</description>
				</field>
			</register>
			<register name="RTCCTL" description="RTC Control Register" address="0x40004050" resetvalue="0x00000000" access="rw">
				<field name="HR1224" bitoffset="5" bitlength="1">
					<description>Hours Counter mode</description>
				</field>
				<field name="RSTOP" bitoffset="4" bitlength="1">
					<description>RTC input clock control</description>
				</field>
				<field name="RPT" bitoffset="1" bitlength="3">
					<description>Alarm repeat interval</description>
				</field>
				<field name="WRTC" bitoffset="0" bitlength="1">
					<description>Counter write control</description>
				</field>
			</register>
			<register name="INTEN" description="CLK_GEN Interrupt Register: Enable" address="0x40004100" resetvalue="0x00000000" access="rw">
				<field name="ALM" bitoffset="3" bitlength="1">
					<description>RTC Alarm interrupt</description>
				</field>
				<field name="OF" bitoffset="2" bitlength="1">
					<description>XT Oscillator Fail interrupt</description>
				</field>
				<field name="ACC" bitoffset="1" bitlength="1">
					<description>Autocalibration Complete interrupt</description>
				</field>
				<field name="ACF" bitoffset="0" bitlength="1">
					<description>Autocalibration Fail interrupt</description>
				</field>
			</register>
			<register name="INTSTAT" description="CLK_GEN Interrupt Register: Status" address="0x40004104" resetvalue="0x00000000" access="rw">
				<field name="ALM" bitoffset="3" bitlength="1">
					<description>RTC Alarm interrupt</description>
				</field>
				<field name="OF" bitoffset="2" bitlength="1">
					<description>XT Oscillator Fail interrupt</description>
				</field>
				<field name="ACC" bitoffset="1" bitlength="1">
					<description>Autocalibration Complete interrupt</description>
				</field>
				<field name="ACF" bitoffset="0" bitlength="1">
					<description>Autocalibration Fail interrupt</description>
				</field>
			</register>
			<register name="INTCLR" description="CLK_GEN Interrupt Register: Clear" address="0x40004108" resetvalue="0x00000000" access="rw">
				<field name="ALM" bitoffset="3" bitlength="1">
					<description>RTC Alarm interrupt</description>
				</field>
				<field name="OF" bitoffset="2" bitlength="1">
					<description>XT Oscillator Fail interrupt</description>
				</field>
				<field name="ACC" bitoffset="1" bitlength="1">
					<description>Autocalibration Complete interrupt</description>
				</field>
				<field name="ACF" bitoffset="0" bitlength="1">
					<description>Autocalibration Fail interrupt</description>
				</field>
			</register>
			<register name="INTSET" description="CLK_GEN Interrupt Register: Set" address="0x4000410C" resetvalue="0x00000000" access="rw">
				<field name="ALM" bitoffset="3" bitlength="1">
					<description>RTC Alarm interrupt</description>
				</field>
				<field name="OF" bitoffset="2" bitlength="1">
					<description>XT Oscillator Fail interrupt</description>
				</field>
				<field name="ACC" bitoffset="1" bitlength="1">
					<description>Autocalibration Complete interrupt</description>
				</field>
				<field name="ACF" bitoffset="0" bitlength="1">
					<description>Autocalibration Fail interrupt</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="UART" description= "UART peripheral" >
			<register name="DR" description="UART Data Register" address="0x4001C000" resetvalue="0x00000000" access="rw">
				<field name="OEDATA" bitoffset="11" bitlength="1">
					<description>This is the overrun error indicator.</description>
				</field>
				<field name="BEDATA" bitoffset="10" bitlength="1">
					<description>This is the break error indicator.</description>
				</field>
				<field name="PEDATA" bitoffset="9" bitlength="1">
					<description>This is the parity error indicator.</description>
				</field>
				<field name="FEDATA" bitoffset="8" bitlength="1">
					<description>This is the framing error indicator.</description>
				</field>
				<field name="DATA" bitoffset="0" bitlength="8">
					<description>This is the UART data port.</description>
				</field>
			</register>
			<register name="RSR" description="UART Status Register" address="0x4001C004" resetvalue="0x00000000" access="rw">
				<field name="OESTAT" bitoffset="3" bitlength="1">
					<description>This is the overrun error indicator.</description>
				</field>
				<field name="BESTAT" bitoffset="2" bitlength="1">
					<description>This is the break error indicator.</description>
				</field>
				<field name="PESTAT" bitoffset="1" bitlength="1">
					<description>This is the parity error indicator.</description>
				</field>
				<field name="FESTAT" bitoffset="0" bitlength="1">
					<description>This is the framing error indicator.</description>
				</field>
			</register>
			<register name="FR" description="Flag Register" address="0x4001C018" resetvalue="0x00000000" access="RO">
				<field name="RI" bitoffset="8" bitlength="1">
					<description>This bit holds the ring indicator.</description>
				</field>
				<field name="TXFE" bitoffset="7" bitlength="1">
					<description>This bit holds the transmit FIFO empty indicator.</description>
				</field>
				<field name="RXFF" bitoffset="6" bitlength="1">
					<description>This bit holds the receive FIFO full indicator.</description>
				</field>
				<field name="TXFF" bitoffset="5" bitlength="1">
					<description>This bit holds the transmit FIFO full indicator.</description>
				</field>
				<field name="RXFE" bitoffset="4" bitlength="1">
					<description>This bit holds the receive FIFO empty indicator.</description>
				</field>
				<field name="BUSY" bitoffset="3" bitlength="1">
					<description>This bit holds the busy indicator.</description>
				</field>
				<field name="DCD" bitoffset="2" bitlength="1">
					<description>This bit holds the data carrier detect indicator.</description>
				</field>
				<field name="DSR" bitoffset="1" bitlength="1">
					<description>This bit holds the data set ready indicator.</description>
				</field>
				<field name="CTS" bitoffset="0" bitlength="1">
					<description>This bit holds the clear to send indicator.</description>
				</field>
			</register>
			<register name="ILPR" description="IrDA Counter" address="0x4001C020" resetvalue="0x00000000" access="rw">
				<field name="ILPDVSR" bitoffset="0" bitlength="8">
					<description>These bits hold the IrDA counter divisor.</description>
				</field>
			</register>
			<register name="IBRD" description="Integer Baud Rate Divisor" address="0x4001C024" resetvalue="0x00000000" access="rw">
				<field name="DIVINT" bitoffset="0" bitlength="16">
					<description>These bits hold the baud integer divisor.</description>
				</field>
			</register>
			<register name="FBRD" description="Fractional Baud Rate Divisor" address="0x4001C028" resetvalue="0x00000000" access="rw">
				<field name="DIVFRAC" bitoffset="0" bitlength="6">
					<description>These bits hold the baud fractional divisor.</description>
				</field>
			</register>
			<register name="LCRH" description="Line Control High" address="0x4001C02C" resetvalue="0x00000000" access="rw">
				<field name="SPS" bitoffset="7" bitlength="1">
					<description>This bit holds the stick parity select.</description>
				</field>
				<field name="WLEN" bitoffset="5" bitlength="2">
					<description>These bits hold the write length.</description>
				</field>
				<field name="FEN" bitoffset="4" bitlength="1">
					<description>This bit holds the FIFO enable.</description>
				</field>
				<field name="STP2" bitoffset="3" bitlength="1">
					<description>This bit holds the two stop bits select.</description>
				</field>
				<field name="EPS" bitoffset="2" bitlength="1">
					<description>This bit holds the even parity select.</description>
				</field>
				<field name="PEN" bitoffset="1" bitlength="1">
					<description>This bit holds the parity enable.</description>
				</field>
				<field name="BRK" bitoffset="0" bitlength="1">
					<description>This bit holds the break set.</description>
				</field>
			</register>
			<register name="CR" description="Control Register" address="0x4001C030" resetvalue="0x00000300" access="rw">
				<field name="CTSEN" bitoffset="15" bitlength="1">
					<description>This bit enables CTS hardware flow control.</description>
				</field>
				<field name="RTSEN" bitoffset="14" bitlength="1">
					<description>This bit enables RTS hardware flow control.</description>
				</field>
				<field name="OUT2" bitoffset="13" bitlength="1">
					<description>This bit holds modem Out2.</description>
				</field>
				<field name="OUT1" bitoffset="12" bitlength="1">
					<description>This bit holds modem Out1.</description>
				</field>
				<field name="RTS" bitoffset="11" bitlength="1">
					<description>This bit enables request to send.</description>
				</field>
				<field name="DTR" bitoffset="10" bitlength="1">
					<description>This bit enables data transmit ready.</description>
				</field>
				<field name="RXE" bitoffset="9" bitlength="1">
					<description>This bit is the receive enable.</description>
				</field>
				<field name="TXE" bitoffset="8" bitlength="1">
					<description>This bit is the transmit enable.</description>
				</field>
				<field name="LBE" bitoffset="7" bitlength="1">
					<description>This bit is the loopback enable.</description>
				</field>
				<field name="CLKSEL" bitoffset="4" bitlength="3">
					<description>This bitfield is the UART clock select.</description>
				</field>
				<field name="CLKEN" bitoffset="3" bitlength="1">
					<description>This bit is the UART clock enable.</description>
				</field>
				<field name="SIRLP" bitoffset="2" bitlength="1">
					<description>This bit is the SIR low power select.</description>
				</field>
				<field name="SIREN" bitoffset="1" bitlength="1">
					<description>This bit is the SIR ENDEC enable.</description>
				</field>
				<field name="UARTEN" bitoffset="0" bitlength="1">
					<description>This bit is the UART enable.</description>
				</field>
			</register>
			<register name="IFLS" description="FIFO Interrupt Level Select" address="0x4001C034" resetvalue="0x00000012" access="rw">
				<field name="RXIFLSEL" bitoffset="3" bitlength="3">
					<description>These bits hold the receive FIFO interrupt level.</description>
				</field>
				<field name="TXIFLSEL" bitoffset="0" bitlength="3">
					<description>These bits hold the transmit FIFO interrupt level.</description>
				</field>
			</register>
			<register name="IER" description="Interrupt Enable" address="0x4001C038" resetvalue="0x00000000" access="rw">
				<field name="OEIM" bitoffset="10" bitlength="1">
					<description>This bit holds the overflow interrupt enable.</description>
				</field>
				<field name="BEIM" bitoffset="9" bitlength="1">
					<description>This bit holds the break error interrupt enable.</description>
				</field>
				<field name="PEIM" bitoffset="8" bitlength="1">
					<description>This bit holds the parity error interrupt enable.</description>
				</field>
				<field name="FEIM" bitoffset="7" bitlength="1">
					<description>This bit holds the framing error interrupt enable.</description>
				</field>
				<field name="RTIM" bitoffset="6" bitlength="1">
					<description>This bit holds the receive timeout interrupt enable.</description>
				</field>
				<field name="TXIM" bitoffset="5" bitlength="1">
					<description>This bit holds the transmit interrupt enable.</description>
				</field>
				<field name="RXIM" bitoffset="4" bitlength="1">
					<description>This bit holds the receive interrupt enable.</description>
				</field>
				<field name="DSRMIM" bitoffset="3" bitlength="1">
					<description>This bit holds the modem DSR interrupt enable.</description>
				</field>
				<field name="DCDMIM" bitoffset="2" bitlength="1">
					<description>This bit holds the modem DCD interrupt enable.</description>
				</field>
				<field name="CTSMIM" bitoffset="1" bitlength="1">
					<description>This bit holds the modem CTS interrupt enable.</description>
				</field>
				<field name="RIMIM" bitoffset="0" bitlength="1">
					<description>This bit holds the modem RI interrupt enable.</description>
				</field>
			</register>
			<register name="IES" description="Interrupt Status" address="0x4001C03C" resetvalue="0x00000000" access="RO">
				<field name="OERIS" bitoffset="10" bitlength="1">
					<description>This bit holds the overflow interrupt status.</description>
				</field>
				<field name="BERIS" bitoffset="9" bitlength="1">
					<description>This bit holds the break error interrupt status.</description>
				</field>
				<field name="PERIS" bitoffset="8" bitlength="1">
					<description>This bit holds the parity error interrupt status.</description>
				</field>
				<field name="FERIS" bitoffset="7" bitlength="1">
					<description>This bit holds the framing error interrupt status.</description>
				</field>
				<field name="RTRIS" bitoffset="6" bitlength="1">
					<description>This bit holds the receive timeout interrupt status.</description>
				</field>
				<field name="TXRIS" bitoffset="5" bitlength="1">
					<description>This bit holds the transmit interrupt status.</description>
				</field>
				<field name="RXRIS" bitoffset="4" bitlength="1">
					<description>This bit holds the receive interrupt status.</description>
				</field>
				<field name="DSRMRIS" bitoffset="3" bitlength="1">
					<description>This bit holds the modem DSR interrupt status.</description>
				</field>
				<field name="DCDMRIS" bitoffset="2" bitlength="1">
					<description>This bit holds the modem DCD interrupt status.</description>
				</field>
				<field name="CTSMRIS" bitoffset="1" bitlength="1">
					<description>This bit holds the modem CTS interrupt status.</description>
				</field>
				<field name="RIMRIS" bitoffset="0" bitlength="1">
					<description>This bit holds the modem RI interrupt status.</description>
				</field>
			</register>
			<register name="MIS" description="Masked Interrupt Status" address="0x4001C040" resetvalue="0x00000000" access="RO">
				<field name="OEMIS" bitoffset="10" bitlength="1">
					<description>This bit holds the overflow interrupt status masked.</description>
				</field>
				<field name="BEMIS" bitoffset="9" bitlength="1">
					<description>This bit holds the break error interrupt status masked.</description>
				</field>
				<field name="PEMIS" bitoffset="8" bitlength="1">
					<description>This bit holds the parity error interrupt status masked.</description>
				</field>
				<field name="FEMIS" bitoffset="7" bitlength="1">
					<description>This bit holds the framing error interrupt status masked.</description>
				</field>
				<field name="RTMIS" bitoffset="6" bitlength="1">
					<description>This bit holds the receive timeout interrupt status masked.</description>
				</field>
				<field name="TXMIS" bitoffset="5" bitlength="1">
					<description>This bit holds the transmit interrupt status masked.</description>
				</field>
				<field name="RXMIS" bitoffset="4" bitlength="1">
					<description>This bit holds the receive interrupt status masked.</description>
				</field>
				<field name="DSRMMIS" bitoffset="3" bitlength="1">
					<description>This bit holds the modem DSR interrupt status masked.</description>
				</field>
				<field name="DCDMMIS" bitoffset="2" bitlength="1">
					<description>This bit holds the modem DCD interrupt status masked.</description>
				</field>
				<field name="CTSMMIS" bitoffset="1" bitlength="1">
					<description>This bit holds the modem CTS interrupt status masked.</description>
				</field>
				<field name="RIMMIS" bitoffset="0" bitlength="1">
					<description>This bit holds the modem RI interrupt status masked.</description>
				</field>
			</register>
			<register name="IEC" description="Interrupt Clear" address="0x4001C044" resetvalue="0x00000000" access="WO">
				<field name="OEIC" bitoffset="10" bitlength="1">
					<description>This bit holds the overflow interrupt clear.</description>
				</field>
				<field name="BEIC" bitoffset="9" bitlength="1">
					<description>This bit holds the break error interrupt clear.</description>
				</field>
				<field name="PEIC" bitoffset="8" bitlength="1">
					<description>This bit holds the parity error interrupt clear.</description>
				</field>
				<field name="FEIC" bitoffset="7" bitlength="1">
					<description>This bit holds the framing error interrupt clear.</description>
				</field>
				<field name="RTIC" bitoffset="6" bitlength="1">
					<description>This bit holds the receive timeout interrupt clear.</description>
				</field>
				<field name="TXIC" bitoffset="5" bitlength="1">
					<description>This bit holds the transmit interrupt clear.</description>
				</field>
				<field name="RXIC" bitoffset="4" bitlength="1">
					<description>This bit holds the receive interrupt clear.</description>
				</field>
				<field name="DSRMIC" bitoffset="3" bitlength="1">
					<description>This bit holds the modem DSR interrupt clear.</description>
				</field>
				<field name="DCDMIC" bitoffset="2" bitlength="1">
					<description>This bit holds the modem DCD interrupt clear.</description>
				</field>
				<field name="CTSMIC" bitoffset="1" bitlength="1">
					<description>This bit holds the modem CTS interrupt clear.</description>
				</field>
				<field name="RIMIC" bitoffset="0" bitlength="1">
					<description>This bit holds the modem RI interrupt clear.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="VCOMP" description= "VCOMP peripheral" >
			<register name="CFG" description="Configuration Register" address="0x4000C000" resetvalue="0x00000000" access="rw">
				<field name="LVLSEL" bitoffset="16" bitlength="4">
					<description>When the reference input NSEL is set to NSEL_DAC, this bitfield selects the voltage level for the negative input to the comparator.</description>
				</field>
				<field name="NSEL" bitoffset="8" bitlength="2">
					<description>This bitfield selects the negative input to the comparator.</description>
				</field>
				<field name="PSEL" bitoffset="0" bitlength="2">
					<description>This bitfield selects the positive input to the comparator.</description>
				</field>
			</register>
			<register name="STAT" description="Status Register" address="0x4000C004" resetvalue="0x00000000" access="RO">
				<field name="PWDSTAT" bitoffset="1" bitlength="1">
					<description>This bit indicates the power down state of the voltage comparator.</description>
				</field>
				<field name="CMPOUT" bitoffset="0" bitlength="1">
					<description>This bit is 1 if the positive input of the comparator is greater than the negative input.</description>
				</field>
			</register>
			<register name="PWDKEY" description="Key Register for Powering Down the Voltage Comparator" address="0x4000C008" resetvalue="0x00000000" access="RW">
				<field name="PWDKEY" bitoffset="0" bitlength="32">
					<description>Key register value.</description>
				</field>
			</register>
			<register name="INTEN" description="Voltage Comparator Interrupt registers: Enable" address="0x4000C200" resetvalue="0x00000000" access="rw">
				<field name="OUTHI" bitoffset="1" bitlength="1">
					<description>This bit is the vcompout high interrupt.</description>
				</field>
				<field name="OUTLOW" bitoffset="0" bitlength="1">
					<description>This bit is the vcompout low interrupt.</description>
				</field>
			</register>
			<register name="INTSTAT" description="Voltage Comparator Interrupt registers: Status" address="0x4000C204" resetvalue="0x00000000" access="rw">
				<field name="OUTHI" bitoffset="1" bitlength="1">
					<description>This bit is the vcompout high interrupt.</description>
				</field>
				<field name="OUTLOW" bitoffset="0" bitlength="1">
					<description>This bit is the vcompout low interrupt.</description>
				</field>
			</register>
			<register name="INTCLR" description="Voltage Comparator Interrupt registers: Clear" address="0x4000C208" resetvalue="0x00000000" access="rw">
				<field name="OUTHI" bitoffset="1" bitlength="1">
					<description>This bit is the vcompout high interrupt.</description>
				</field>
				<field name="OUTLOW" bitoffset="0" bitlength="1">
					<description>This bit is the vcompout low interrupt.</description>
				</field>
			</register>
			<register name="INTSET" description="Voltage Comparator Interrupt registers: Set" address="0x4000C20C" resetvalue="0x00000000" access="rw">
				<field name="OUTHI" bitoffset="1" bitlength="1">
					<description>This bit is the vcompout high interrupt.</description>
				</field>
				<field name="OUTLOW" bitoffset="0" bitlength="1">
					<description>This bit is the vcompout low interrupt.</description>
				</field>
			</register>
		</registergroup>
		<registergroup name="WDT" description= "WDT peripheral" >
			<register name="CFG" description="Configuration Register" address="0x40024000" resetvalue="0x00000000" access="rw">
				<field name="INTVAL" bitoffset="16" bitlength="8">
					<description>This bitfield is the compare value for counter bits 7:0 to generate a watchdog interrupt.</description>
				</field>
				<field name="RESVAL" bitoffset="8" bitlength="8">
					<description>This bitfield is the compare value for counter bits 7:0 to generate a watchdog reset.</description>
				</field>
				<field name="RESEN" bitoffset="2" bitlength="1">
					<description>This bitfield enables the WDT reset.</description>
				</field>
				<field name="INTEN" bitoffset="1" bitlength="1">
					<description>This bitfield enables the WDT interrupt. Note : This bit must be set before the interrupt status bit will reflect a watchdog timer expiration.  The IER interrupt register must also be enabled for a WDT interrupt to be sent to the NVIC.</description>
				</field>
				<field name="WDTEN" bitoffset="0" bitlength="1">
					<description>This bitfield enables the WDT.</description>
				</field>
			</register>
			<register name="RSTRT" description="Restart the watchdog timer" address="0x40024004" resetvalue="0x00000000" access="WO">
				<field name="RSTRT" bitoffset="0" bitlength="8">
					<description>Writing 0xB2 to WDTRSTRT restarts the watchdog timer.</description>
				</field>
			</register>
			<register name="LOCK" description="Locks the WDT" address="0x40024008" resetvalue="0x00000000" access="WO">
				<field name="LOCK" bitoffset="0" bitlength="8">
					<description>Writing 0x3A locks the watchdog timer. Once locked, the WDTCFG reg cannot be written and WDTEN is set.</description>
				</field>
			</register>
			<register name="INTEN" description="WDT Interrupt register: Enable" address="0x40024200" resetvalue="0x00000000" access="rw">
				<field name="WDT" bitoffset="0" bitlength="1">
					<description>Watchdog Timer Interrupt.</description>
				</field>
			</register>
			<register name="INTSTAT" description="WDT Interrupt register: Status" address="0x40024204" resetvalue="0x00000000" access="rw">
				<field name="WDT" bitoffset="0" bitlength="1">
					<description>Watchdog Timer Interrupt.</description>
				</field>
			</register>
			<register name="INTCLR" description="WDT Interrupt register: Clear" address="0x40024208" resetvalue="0x00000000" access="rw">
				<field name="WDT" bitoffset="0" bitlength="1">
					<description>Watchdog Timer Interrupt.</description>
				</field>
			</register>
			<register name="INTSET" description="WDT Interrupt register: Set" address="0x4002420C" resetvalue="0x00000000" access="rw">
				<field name="WDT" bitoffset="0" bitlength="1">
					<description>Watchdog Timer Interrupt.</description>
				</field>
			</register>
		</registergroup>

	</group>
</model>