{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542756718730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542756718731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 18:31:58 2018 " "Processing started: Tue Nov 20 18:31:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542756718731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542756718731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542756718731 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542756719346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomsegmento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomsegmento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomSegmento-random_arq " "Found design unit 1: randomSegmento-random_arq" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719939 ""} { "Info" "ISGN_ENTITY_NAME" "1 randomSegmento " "Found entity 1: randomSegmento" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756719939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostrar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mostrar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mostrar-Behavioral " "Found design unit 1: mostrar-Behavioral" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/mostrar.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719944 ""} { "Info" "ISGN_ENTITY_NAME" "1 mostrar " "Found entity 1: mostrar" {  } { { "mostrar.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/mostrar.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756719944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-UC_arc " "Found design unit 1: UC-UC_arc" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719950 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756719950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sietes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sietes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sieteS-sieteS_arq " "Found design unit 1: sieteS-sieteS_arq" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719955 ""} { "Info" "ISGN_ENTITY_NAME" "1 sieteS " "Found entity 1: sieteS" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756719955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registefile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registefile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registefile-registefile_arc " "Found design unit 1: registefile-registefile_arc" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/registefile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719960 ""} { "Info" "ISGN_ENTITY_NAME" "1 registefile " "Found entity 1: registefile" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/registefile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756719960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-Registro_arc " "Found design unit 1: Registro-Registro_arc" {  } { { "Registro.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Registro.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719965 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "Registro.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Registro.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756719965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux14-Mux14_arc " "Found design unit 1: Mux14-Mux14_arc" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux14 " "Found entity 1: Mux14" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756719970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux12-Mux12_arc " "Found design unit 1: Mux12-Mux12_arc" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux12.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux12 " "Found entity 1: Mux12" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux12.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756719974 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style memoriaram.vhd(21) " "Unrecognized synthesis attribute \"ram_style\" at memoriaram.vhd(21)" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/memoriaram.vhd" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756719980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaram-mem_arc " "Found design unit 1: memoriaram-mem_arc" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/memoriaram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719980 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaram " "Found entity 1: memoriaram" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/memoriaram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756719980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-mem_arc " "Found design unit 1: memoria-mem_arc" {  } { { "memoria.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/memoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719985 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756719985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arc " "Found design unit 1: IR-IR_arc" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/IR.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719990 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/IR.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756719990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arq " "Found design unit 1: ALU-ALU_arq" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719995 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756719995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756719995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-Principal_arch " "Found design unit 1: principal-Principal_arch" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756720001 ""} { "Info" "ISGN_ENTITY_NAME" "1 Principal " "Found entity 1: Principal" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756720001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756720001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter-PCounter_arc " "Found design unit 1: PCounter-PCounter_arc" {  } { { "PCounter.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/PCounter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756720007 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter " "Found entity 1: PCounter" {  } { { "PCounter.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/PCounter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756720007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756720007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumPC-sumPC_arc " "Found design unit 1: sumPC-sumPC_arc" {  } { { "sumPC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sumPC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756720013 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumPC " "Found entity 1: sumPC" {  } { { "sumPC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sumPC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756720013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756720013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxSS-MuxSS_arc " "Found design unit 1: MuxSS-MuxSS_arc" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756720018 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxSS " "Found entity 1: MuxSS" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756720018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756720018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Principal " "Elaborating entity \"Principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542756720233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump Principal.vhd(191) " "Verilog HDL or VHDL warning at Principal.vhd(191): object \"Jump\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542756720236 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addressIns Principal.vhd(197) " "VHDL Signal Declaration warning at Principal.vhd(197): used implicit default value for signal \"addressIns\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 197 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542756720236 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muldatos Principal.vhd(202) " "VHDL Signal Declaration warning at Principal.vhd(202): used implicit default value for signal \"muldatos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 202 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542756720236 "|Principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DatosRF Principal.vhd(208) " "Verilog HDL or VHDL warning at Principal.vhd(208): object \"DatosRF\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542756720236 "|Principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:memoriaIns " "Elaborating entity \"memoria\" for hierarchy \"memoria:memoriaIns\"" {  } { { "Principal.vhd" "memoriaIns" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:irP " "Elaborating entity \"IR\" for hierarchy \"IR:irP\"" {  } { { "Principal.vhd" "irP" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registefile registefile:RegisterF " "Elaborating entity \"registefile\" for hierarchy \"registefile:RegisterF\"" {  } { { "Principal.vhd" "RegisterF" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720248 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR1 registefile.vhd(44) " "VHDL Process Statement warning at registefile.vhd(44): signal \"addrR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/registefile.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720249 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR2 registefile.vhd(45) " "VHDL Process Statement warning at registefile.vhd(45): signal \"addrR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/registefile.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720249 "|Principal|registefile:RegisterF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:RegistroA " "Elaborating entity \"Registro\" for hierarchy \"Registro:RegistroA\"" {  } { { "Principal.vhd" "RegistroA" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux14 Mux14:MuxA " "Elaborating entity \"Mux14\" for hierarchy \"Mux14:MuxA\"" {  } { { "Principal.vhd" "MuxA" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720258 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux14.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720259 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux14.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720260 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux14.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720260 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux14.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720260 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux14.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720260 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux14.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720260 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux14.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720260 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux14.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720260 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] Mux14.vhd(32) " "Inferred latch for \"Output\[8\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720260 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] Mux14.vhd(32) " "Inferred latch for \"Output\[9\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720260 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] Mux14.vhd(32) " "Inferred latch for \"Output\[10\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720261 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] Mux14.vhd(32) " "Inferred latch for \"Output\[11\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720261 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] Mux14.vhd(32) " "Inferred latch for \"Output\[12\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720261 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] Mux14.vhd(32) " "Inferred latch for \"Output\[13\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720261 "|Principal|Mux14:MuxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "Principal.vhd" "ALU1" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720263 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[0\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720265 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[1\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720265 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[2\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720265 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[3\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720265 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[4\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720265 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[5\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720265 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[6\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720265 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[7\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720265 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[8\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720265 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[9\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720266 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[10\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720266 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[11\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720266 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[12\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720266 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[13\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720266 "|Principal|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaram memoriaram:MemDatos " "Elaborating entity \"memoriaram\" for hierarchy \"memoriaram:MemDatos\"" {  } { { "Principal.vhd" "MemDatos" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux12 Mux12:MuxPC " "Elaborating entity \"Mux12\" for hierarchy \"Mux12:MuxPC\"" {  } { { "Principal.vhd" "MuxPC" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720280 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux12.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720281 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux12.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720282 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux12.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720282 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux12.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720282 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux12.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720282 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux12.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720282 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux12.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720282 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux12.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720282 "|Principal|Mux12:MuxPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCounter PCounter:PC " "Elaborating entity \"PCounter\" for hierarchy \"PCounter:PC\"" {  } { { "Principal.vhd" "PC" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumPC sumPC:PCsum " "Elaborating entity \"sumPC\" for hierarchy \"sumPC:PCsum\"" {  } { { "Principal.vhd" "PCsum" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UnidadControl " "Elaborating entity \"UC\" for hierarchy \"UC:UnidadControl\"" {  } { { "Principal.vhd" "UnidadControl" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720294 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(64) " "VHDL Process Statement warning at UC.vhd(64): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720297 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botonEnter UC.vhd(82) " "VHDL Process Statement warning at UC.vhd(82): signal \"botonEnter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720297 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(103) " "VHDL Process Statement warning at UC.vhd(103): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720297 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(106) " "VHDL Process Statement warning at UC.vhd(106): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720297 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(109) " "VHDL Process Statement warning at UC.vhd(109): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720298 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(112) " "VHDL Process Statement warning at UC.vhd(112): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720298 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(115) " "VHDL Process Statement warning at UC.vhd(115): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720298 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(118) " "VHDL Process Statement warning at UC.vhd(118): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720298 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(121) " "VHDL Process Statement warning at UC.vhd(121): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720299 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(124) " "VHDL Process Statement warning at UC.vhd(124): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720299 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(127) " "VHDL Process Statement warning at UC.vhd(127): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720299 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(130) " "VHDL Process Statement warning at UC.vhd(130): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720299 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(133) " "VHDL Process Statement warning at UC.vhd(133): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720300 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(136) " "VHDL Process Statement warning at UC.vhd(136): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720300 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "est_sig UC.vhd(30) " "VHDL Process Statement warning at UC.vhd(30): inferring latch(es) for signal or variable \"est_sig\", which holds its previous value in one or more paths through the process" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542756720301 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.WRegister UC.vhd(30) " "Inferred latch for \"est_sig.WRegister\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720303 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteSUB UC.vhd(30) " "Inferred latch for \"est_sig.ExecuteSUB\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720303 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteMUL UC.vhd(30) " "Inferred latch for \"est_sig.ExecuteMUL\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720303 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteADD UC.vhd(30) " "Inferred latch for \"est_sig.ExecuteADD\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720303 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteADDI UC.vhd(30) " "Inferred latch for \"est_sig.ExecuteADDI\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720303 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.GuarMem UC.vhd(30) " "Inferred latch for \"est_sig.GuarMem\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720304 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.LeerMem UC.vhd(30) " "Inferred latch for \"est_sig.LeerMem\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720304 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.CalDirLM UC.vhd(30) " "Inferred latch for \"est_sig.CalDirLM\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720304 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.GuarDir UC.vhd(30) " "Inferred latch for \"est_sig.GuarDir\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720304 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.CalDirSM UC.vhd(30) " "Inferred latch for \"est_sig.CalDirSM\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720304 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExBgt UC.vhd(30) " "Inferred latch for \"est_sig.ExBgt\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720304 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExBne UC.vhd(30) " "Inferred latch for \"est_sig.ExBne\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720304 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExBeq UC.vhd(30) " "Inferred latch for \"est_sig.ExBeq\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720305 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExJ UC.vhd(30) " "Inferred latch for \"est_sig.ExJ\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720305 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.WM UC.vhd(30) " "Inferred latch for \"est_sig.WM\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720305 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Inp UC.vhd(30) " "Inferred latch for \"est_sig.Inp\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720305 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.OutSS UC.vhd(30) " "Inferred latch for \"est_sig.OutSS\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720305 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.RM UC.vhd(30) " "Inferred latch for \"est_sig.RM\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720305 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Dir UC.vhd(30) " "Inferred latch for \"est_sig.Dir\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720305 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Decode UC.vhd(30) " "Inferred latch for \"est_sig.Decode\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720306 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Fetch UC.vhd(30) " "Inferred latch for \"est_sig.Fetch\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720306 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.EstadoRand UC.vhd(30) " "Inferred latch for \"est_sig.EstadoRand\" at UC.vhd(30)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720306 "|Principal|UC:UnidadControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mostrar mostrar:mostrarNum " "Elaborating entity \"mostrar\" for hierarchy \"mostrar:mostrarNum\"" {  } { { "Principal.vhd" "mostrarNum" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomSegmento randomSegmento:ranSeg " "Elaborating entity \"randomSegmento\" for hierarchy \"randomSegmento:ranSeg\"" {  } { { "Principal.vhd" "ranSeg" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720335 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i1 randomSegmento.vhd(39) " "VHDL Process Statement warning at randomSegmento.vhd(39): signal \"count_i1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720337 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i2 randomSegmento.vhd(43) " "VHDL Process Statement warning at randomSegmento.vhd(43): signal \"count_i2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720338 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_i3 randomSegmento.vhd(48) " "VHDL Process Statement warning at randomSegmento.vhd(48): signal \"count_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720338 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 randomSegmento.vhd(53) " "VHDL Process Statement warning at randomSegmento.vhd(53): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720338 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 randomSegmento.vhd(72) " "VHDL Process Statement warning at randomSegmento.vhd(72): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720338 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 randomSegmento.vhd(91) " "VHDL Process Statement warning at randomSegmento.vhd(91): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720338 "|Principal|randomSegmento:Rand"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE randomSegmento.vhd(110) " "VHDL warning at randomSegmento.vhd(110): comparison between unequal length operands always returns FALSE" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 110 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1542756720338 "|Principal|randomSegmento:Rand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteS sieteS:apuestaOIngreso " "Elaborating entity \"sieteS\" for hierarchy \"sieteS:apuestaOIngreso\"" {  } { { "Principal.vhd" "apuestaOIngreso" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720341 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches0 sieteS.vhd(31) " "VHDL Process Statement warning at sieteS.vhd(31): signal \"switches0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720343 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches1 sieteS.vhd(44) " "VHDL Process Statement warning at sieteS.vhd(44): signal \"switches1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720343 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches2 sieteS.vhd(57) " "VHDL Process Statement warning at sieteS.vhd(57): signal \"switches2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720343 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot sieteS.vhd(143) " "VHDL Process Statement warning at sieteS.vhd(143): signal \"bot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542756720343 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS0 sieteS.vhd(25) " "VHDL Process Statement warning at sieteS.vhd(25): inferring latch(es) for signal or variable \"iSS0\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542756720343 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS1 sieteS.vhd(25) " "VHDL Process Statement warning at sieteS.vhd(25): inferring latch(es) for signal or variable \"iSS1\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542756720344 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iSS2 sieteS.vhd(25) " "VHDL Process Statement warning at sieteS.vhd(25): inferring latch(es) for signal or variable \"iSS2\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542756720344 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Output sieteS.vhd(25) " "VHDL Process Statement warning at sieteS.vhd(25): inferring latch(es) for signal or variable \"Output\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542756720344 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] sieteS.vhd(25) " "Inferred latch for \"Output\[0\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720344 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] sieteS.vhd(25) " "Inferred latch for \"Output\[1\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720344 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] sieteS.vhd(25) " "Inferred latch for \"Output\[2\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720344 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] sieteS.vhd(25) " "Inferred latch for \"Output\[3\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720344 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] sieteS.vhd(25) " "Inferred latch for \"Output\[4\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720344 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] sieteS.vhd(25) " "Inferred latch for \"Output\[5\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720344 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] sieteS.vhd(25) " "Inferred latch for \"Output\[6\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720344 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] sieteS.vhd(25) " "Inferred latch for \"Output\[7\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720344 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] sieteS.vhd(25) " "Inferred latch for \"Output\[8\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720344 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] sieteS.vhd(25) " "Inferred latch for \"Output\[9\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] sieteS.vhd(25) " "Inferred latch for \"Output\[10\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] sieteS.vhd(25) " "Inferred latch for \"Output\[11\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] sieteS.vhd(25) " "Inferred latch for \"Output\[12\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] sieteS.vhd(25) " "Inferred latch for \"Output\[13\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[0\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[0\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[1\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[1\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[2\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[2\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[3\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[3\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[4\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[4\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[5\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[5\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS2\[6\] sieteS.vhd(25) " "Inferred latch for \"iSS2\[6\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[0\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[0\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[1\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[1\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720345 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[2\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[2\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720346 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[3\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[3\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720346 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[4\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[4\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720346 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[5\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[5\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720346 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS1\[6\] sieteS.vhd(25) " "Inferred latch for \"iSS1\[6\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720346 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[0\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[0\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720346 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[1\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[1\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720346 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[2\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[2\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720346 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[3\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[3\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720346 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[4\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[4\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720346 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[5\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[5\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720346 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iSS0\[6\] sieteS.vhd(25) " "Inferred latch for \"iSS0\[6\]\" at sieteS.vhd(25)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/sieteS.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720346 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSS MuxSS:MuxSevenSeg " "Elaborating entity \"MuxSS\" for hierarchy \"MuxSS:MuxSevenSeg\"" {  } { { "Principal.vhd" "MuxSevenSeg" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720349 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[0\] MuxSS.vhd(34) " "Inferred latch for \"S3\[0\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720351 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[1\] MuxSS.vhd(34) " "Inferred latch for \"S3\[1\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720351 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[2\] MuxSS.vhd(34) " "Inferred latch for \"S3\[2\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720351 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[3\] MuxSS.vhd(34) " "Inferred latch for \"S3\[3\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720351 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[4\] MuxSS.vhd(34) " "Inferred latch for \"S3\[4\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720351 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[5\] MuxSS.vhd(34) " "Inferred latch for \"S3\[5\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720351 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[6\] MuxSS.vhd(34) " "Inferred latch for \"S3\[6\]\" at MuxSS.vhd(34)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720351 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[0\] MuxSS.vhd(30) " "Inferred latch for \"S2\[0\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720351 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[1\] MuxSS.vhd(30) " "Inferred latch for \"S2\[1\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[2\] MuxSS.vhd(30) " "Inferred latch for \"S2\[2\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[3\] MuxSS.vhd(30) " "Inferred latch for \"S2\[3\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[4\] MuxSS.vhd(30) " "Inferred latch for \"S2\[4\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[5\] MuxSS.vhd(30) " "Inferred latch for \"S2\[5\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[6\] MuxSS.vhd(30) " "Inferred latch for \"S2\[6\]\" at MuxSS.vhd(30)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[0\] MuxSS.vhd(26) " "Inferred latch for \"S1\[0\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[1\] MuxSS.vhd(26) " "Inferred latch for \"S1\[1\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[2\] MuxSS.vhd(26) " "Inferred latch for \"S1\[2\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[3\] MuxSS.vhd(26) " "Inferred latch for \"S1\[3\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[4\] MuxSS.vhd(26) " "Inferred latch for \"S1\[4\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[5\] MuxSS.vhd(26) " "Inferred latch for \"S1\[5\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[6\] MuxSS.vhd(26) " "Inferred latch for \"S1\[6\]\" at MuxSS.vhd(26)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720352 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[0\] MuxSS.vhd(22) " "Inferred latch for \"S0\[0\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720353 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[1\] MuxSS.vhd(22) " "Inferred latch for \"S0\[1\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720353 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[2\] MuxSS.vhd(22) " "Inferred latch for \"S0\[2\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720353 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[3\] MuxSS.vhd(22) " "Inferred latch for \"S0\[3\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720353 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[4\] MuxSS.vhd(22) " "Inferred latch for \"S0\[4\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720353 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[5\] MuxSS.vhd(22) " "Inferred latch for \"S0\[5\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720353 "|Principal|MuxSS:MuxSevenSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[6\] MuxSS.vhd(22) " "Inferred latch for \"S0\[6\]\" at MuxSS.vhd(22)" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542756720353 "|Principal|MuxSS:MuxSevenSeg"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720605 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S0\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S0\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S1\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S1\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[1\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[1\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720606 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S2\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S2\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[0\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[0\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[2\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[2\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[3\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[3\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[4\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[4\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[5\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[5\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720607 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxSS:MuxSevenSeg\|S3\[6\] " "LATCH primitive \"MuxSS:MuxSevenSeg\|S3\[6\]\" is permanently enabled" {  } { { "MuxSS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/MuxSS.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1542756720607 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoria:memoriaIns\|my_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoria:memoriaIns\|my_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542756720775 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542756720775 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542756720775 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542756720775 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542756720775 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542756720775 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542756720775 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542756720775 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542756720775 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Principal.ram0_memoria_21abfed.hdl.mif " "Parameter INIT_FILE set to db/Principal.ram0_memoria_21abfed.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542756720775 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1542756720775 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542756720775 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "randomSegmento:ranSeg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"randomSegmento:ranSeg\|Mod0\"" {  } { { "randomSegmento.vhd" "Mod0" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756720777 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "randomSegmento:ranSeg\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"randomSegmento:ranSeg\|Mult0\"" {  } { { "randomSegmento.vhd" "Mult0" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756720777 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542756720777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0 " "Elaborated megafunction instantiation \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756720885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0 " "Instantiated megafunction \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Principal.ram0_memoria_21abfed.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Principal.ram0_memoria_21abfed.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756720885 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542756720885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ks71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ks71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ks71 " "Found entity 1: altsyncram_ks71" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756720969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756720969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "randomSegmento:ranSeg\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_divide:Mod0\"" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "randomSegmento:ranSeg\|lpm_divide:Mod0 " "Instantiated megafunction \"randomSegmento:ranSeg\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721072 ""}  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542756721072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s7m " "Found entity 1: lpm_divide_s7m" {  } { { "db/lpm_divide_s7m.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/lpm_divide_s7m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756721150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756721150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756721171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756721171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_85f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_85f " "Found entity 1: alt_u_div_85f" {  } { { "db/alt_u_div_85f.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/alt_u_div_85f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756721222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756721222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756721375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756721375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542756721568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542756721568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "randomSegmento:ranSeg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\"" {  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "randomSegmento:ranSeg\|lpm_mult:Mult0 " "Instantiated megafunction \"randomSegmento:ranSeg\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721626 ""}  } { { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542756721626 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "randomSegmento:ranSeg\|lpm_mult:Mult0\|multcore:mult_core randomSegmento:ranSeg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "randomSegmento:ranSeg\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder randomSegmento:ranSeg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "randomSegmento:ranSeg\|lpm_mult:Mult0\|altshift:external_latency_ffs randomSegmento:ranSeg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"randomSegmento:ranSeg\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "randomSegmento.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/randomSegmento.vhd" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542756721753 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a0 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a1 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a2 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a3 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a4 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 115 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a5 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a6 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a7 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a8 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a9 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a10 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a11 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a12 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a13 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a14 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a15 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a16 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a17 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a18 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a19 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a20 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a21 " "Synthesized away node \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756721824 "|Principal|memoria:memoriaIns|altsyncram:my_rom_rtl_0|altsyncram_ks71:auto_generated|ram_block1a21"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1542756721824 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1542756721824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.EstadoRand_619 " "Latch UC:UnidadControl\|est_sig.EstadoRand_619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 535 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722250 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.Inp_565 " "Latch UC:UnidadControl\|est_sig.Inp_565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UC:UnidadControl\|est_actual.Decode " "Ports D and ENA on the latch are fed by the same signal UC:UnidadControl\|est_actual.Decode" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722250 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.Fetch_610 " "Latch UC:UnidadControl\|est_sig.Fetch_610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 535 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722250 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.Dir_592 " "Latch UC:UnidadControl\|est_sig.Dir_592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 535 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722251 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.ExJ_547 " "Latch UC:UnidadControl\|est_sig.ExJ_547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 535 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722251 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.ExBeq_538 " "Latch UC:UnidadControl\|est_sig.ExBeq_538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 535 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722251 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.ExBne_529 " "Latch UC:UnidadControl\|est_sig.ExBne_529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 535 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722251 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.ExBgt_520 " "Latch UC:UnidadControl\|est_sig.ExBgt_520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 535 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722251 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.CalDirSM_511 " "Latch UC:UnidadControl\|est_sig.CalDirSM_511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 535 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722252 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.ExecuteADDI_466 " "Latch UC:UnidadControl\|est_sig.ExecuteADDI_466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 535 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722252 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.ExecuteADD_457 " "Latch UC:UnidadControl\|est_sig.ExecuteADD_457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a22 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a22" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 475 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722252 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.ExecuteMUL_448 " "Latch UC:UnidadControl\|est_sig.ExecuteMUL_448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a22 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a22" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 475 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722252 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.ExecuteSUB_439 " "Latch UC:UnidadControl\|est_sig.ExecuteSUB_439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 535 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722252 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UC:UnidadControl\|est_sig.CalDirLM_493 " "Latch UC:UnidadControl\|est_sig.CalDirLM_493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 535 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542756722253 ""}  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542756722253 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[1\] VCC " "Pin \"SS3\[1\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542756724953 "|Principal|SS3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542756724953 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"memoria:memoriaIns\|altsyncram:my_rom_rtl_0\|altsyncram_ks71:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ks71.tdf" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/db/altsyncram_ks71.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV6/Principal.vhd" 218 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756725245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542756725719 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542756725719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "808 " "Implemented 808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542756725860 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542756725860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "746 " "Implemented 746 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542756725860 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1542756725860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542756725860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542756725898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 18:32:05 2018 " "Processing ended: Tue Nov 20 18:32:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542756725898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542756725898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542756725898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542756725898 ""}
