#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 24 20:02:55 2022
# Process ID: 11664
# Current directory: D:/Courses/COD实验/zy_lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16508 D:\Courses\COD实验\zy_lab4\zy_lab4.xpr
# Log file: D:/Courses/COD实验/zy_lab4/vivado.log
# Journal file: D:/Courses/COD实验/zy_lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Courses/COD实验/zy_lab4/zy_lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/product/Vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'I_mem1' generated file not found 'd:/Courses/COD实验/zy_lab4/zy_lab4.srcs/sources_1/ip/I_mem1/I_mem1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'I_mem1' generated file not found 'd:/Courses/COD实验/zy_lab4/zy_lab4.srcs/sources_1/ip/I_mem1/I_mem1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'I_mem1' generated file not found 'd:/Courses/COD实验/zy_lab4/zy_lab4.srcs/sources_1/ip/I_mem1/I_mem1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'I_mem1' generated file not found 'd:/Courses/COD实验/zy_lab4/zy_lab4.srcs/sources_1/ip/I_mem1/I_mem1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'I_mem1' generated file not found 'd:/Courses/COD实验/zy_lab4/zy_lab4.srcs/sources_1/ip/I_mem1/I_mem1_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 1007.945 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run I_mem1_synth_1
launch_runs I_mem1_synth_1
[Sun Apr 24 20:26:08 2022] Launched I_mem1_synth_1...
Run output will be captured here: D:/Courses/COD实验/zy_lab4/zy_lab4.runs/I_mem1_synth_1/runme.log
wait_on_run I_mem1_synth_1
[Sun Apr 24 20:26:08 2022] Waiting for I_mem1_synth_1 to finish...
[Sun Apr 24 20:26:13 2022] Waiting for I_mem1_synth_1 to finish...
[Sun Apr 24 20:26:18 2022] Waiting for I_mem1_synth_1 to finish...
[Sun Apr 24 20:26:23 2022] Waiting for I_mem1_synth_1 to finish...
[Sun Apr 24 20:26:33 2022] Waiting for I_mem1_synth_1 to finish...
[Sun Apr 24 20:26:43 2022] Waiting for I_mem1_synth_1 to finish...
[Sun Apr 24 20:26:53 2022] Waiting for I_mem1_synth_1 to finish...

*** Running vivado
    with args -log I_mem1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source I_mem1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source I_mem1.tcl -notrace
Command: synth_design -top I_mem1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'I_mem1' [d:/Courses/COD实验/zy_lab4/zy_lab4.srcs/sources_1/ip/I_mem1/synth/I_mem1.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: I_mem1.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'd:/Courses/COD实验/zy_lab4/zy_lab4.srcs/sources_1/ip/I_mem1/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [d:/Courses/COD实验/zy_lab4/zy_lab4.srcs/sources_1/ip/I_mem1/synth/I_mem1.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'I_mem1' (4#1) [d:/Courses/COD实验/zy_lab4/zy_lab4.srcs/sources_1/ip/I_mem1/synth/I_mem1.vhd:69]
TclStackFree: incorrect freePtr. Call out of sequence?
[Sun Apr 24 20:26:53 2022] I_mem1_synth_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'I_mem1_synth_1'
wait_on_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1007.945 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
1 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-527] DCP does not exist: d:/Courses/COD实验/zy_lab4/zy_lab4.srcs/sources_1/ip/I_mem1/I_mem1.dcp
reset_run I_mem1_synth_1
launch_runs I_mem1_synth_1
[Sun Apr 24 20:27:12 2022] Launched I_mem1_synth_1...
Run output will be captured here: D:/Courses/COD实验/zy_lab4/zy_lab4.runs/I_mem1_synth_1/runme.log
wait_on_run I_mem1_synth_1
[Sun Apr 24 20:27:12 2022] Waiting for I_mem1_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Sun Apr 24 20:27:17 2022] Waiting for I_mem1_synth_1 to finish...
[Sun Apr 24 20:27:17 2022] Interrupt received

*** Running vivado
    with args -log I_mem1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source I_mem1.tcl

wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.367 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 20:45:57 2022...
