###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       196220   # Number of WRITE/WRITEP commands
num_reads_done                 =      1813128   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1466280   # Number of read row buffer hits
num_read_cmds                  =      1813116   # Number of READ/READP commands
num_writes_done                =       196260   # Number of read requests issued
num_write_row_hits             =       134204   # Number of write row buffer hits
num_act_cmds                   =       412107   # Number of ACT commands
num_pre_cmds                   =       412078   # Number of PRE commands
num_ondemand_pres              =       384967   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641022   # Cyles of rank active rank.0
rank_active_cycles.1           =      9556420   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358978   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       443580   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1886156   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        53296   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16636   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11251   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9896   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6505   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4615   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3471   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2336   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1788   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13518   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =           43   # Write cmd latency (cycles)
write_latency[40-59]           =           74   # Write cmd latency (cycles)
write_latency[60-79]           =          144   # Write cmd latency (cycles)
write_latency[80-99]           =          296   # Write cmd latency (cycles)
write_latency[100-119]         =          426   # Write cmd latency (cycles)
write_latency[120-139]         =          603   # Write cmd latency (cycles)
write_latency[140-159]         =          696   # Write cmd latency (cycles)
write_latency[160-179]         =          963   # Write cmd latency (cycles)
write_latency[180-199]         =         1147   # Write cmd latency (cycles)
write_latency[200-]            =       191819   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       390086   # Read request latency (cycles)
read_latency[40-59]            =       166048   # Read request latency (cycles)
read_latency[60-79]            =       171386   # Read request latency (cycles)
read_latency[80-99]            =       110993   # Read request latency (cycles)
read_latency[100-119]          =        91578   # Read request latency (cycles)
read_latency[120-139]          =        80918   # Read request latency (cycles)
read_latency[140-159]          =        65533   # Read request latency (cycles)
read_latency[160-179]          =        56674   # Read request latency (cycles)
read_latency[180-199]          =        49352   # Read request latency (cycles)
read_latency[200-]             =       630548   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   9.7953e+08   # Write energy
read_energy                    =  7.31048e+09   # Read energy
act_energy                     =  1.12752e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72309e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.12918e+08   # Precharge standby energy rank.1
act_stb_energy.0               =    6.016e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96321e+09   # Active standby energy rank.1
average_read_latency           =      267.705   # Average read request latency (cycles)
average_interarrival           =      4.97644   # Average request interarrival latency (cycles)
total_energy                   =  2.24866e+10   # Total energy (pJ)
average_power                  =      2248.66   # Average power (mW)
average_bandwidth              =      17.1468   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       203516   # Number of WRITE/WRITEP commands
num_reads_done                 =      1931801   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1569926   # Number of read row buffer hits
num_read_cmds                  =      1931797   # Number of READ/READP commands
num_writes_done                =       203530   # Number of read requests issued
num_write_row_hits             =       139790   # Number of write row buffer hits
num_act_cmds                   =       429593   # Number of ACT commands
num_pre_cmds                   =       429563   # Number of PRE commands
num_ondemand_pres              =       401815   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9608648   # Cyles of rank active rank.0
rank_active_cycles.1           =      9585745   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       391352   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       414255   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2014697   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        53336   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        16125   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11057   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9596   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6038   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4327   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3124   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2204   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1648   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13215   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =           30   # Write cmd latency (cycles)
write_latency[40-59]           =           44   # Write cmd latency (cycles)
write_latency[60-79]           =          109   # Write cmd latency (cycles)
write_latency[80-99]           =          195   # Write cmd latency (cycles)
write_latency[100-119]         =          293   # Write cmd latency (cycles)
write_latency[120-139]         =          428   # Write cmd latency (cycles)
write_latency[140-159]         =          564   # Write cmd latency (cycles)
write_latency[160-179]         =          711   # Write cmd latency (cycles)
write_latency[180-199]         =          848   # Write cmd latency (cycles)
write_latency[200-]            =       200283   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       359342   # Read request latency (cycles)
read_latency[40-59]            =       163372   # Read request latency (cycles)
read_latency[60-79]            =       163892   # Read request latency (cycles)
read_latency[80-99]            =       113061   # Read request latency (cycles)
read_latency[100-119]          =        93193   # Read request latency (cycles)
read_latency[120-139]          =        83400   # Read request latency (cycles)
read_latency[140-159]          =        69237   # Read request latency (cycles)
read_latency[160-179]          =        60356   # Read request latency (cycles)
read_latency[180-199]          =        53492   # Read request latency (cycles)
read_latency[200-]             =       772448   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.01595e+09   # Write energy
read_energy                    =  7.78901e+09   # Read energy
act_energy                     =  1.17537e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.87849e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.98842e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9958e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.9815e+09   # Active standby energy rank.1
average_read_latency           =       308.26   # Average read request latency (cycles)
average_interarrival           =      4.68304   # Average request interarrival latency (cycles)
total_energy                   =   2.3049e+10   # Total energy (pJ)
average_power                  =       2304.9   # Average power (mW)
average_bandwidth              =      18.2215   # Average bandwidth
