Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Mar 14 12:02:57 2025
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Desktop/EESM6000C/lab3_2025/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (160)
6. checking no_output_delay (167)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (160)
--------------------------------
 There are 160 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (167)
---------------------------------
 There are 167 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.260        0.000                      0                  400        0.137        0.000                      0                  400        4.500        0.000                       0                   261  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.260        0.000                      0                  400        0.137        0.000                      0                  400        4.500        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 axistream_mult_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 4.158ns (43.294%)  route 5.446ns (56.706%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_mult_reg[2]/Q
                         net (fo=52, unplaced)        1.048     3.982    axistream_mult[2]
                                                                      r  axistream_mult[23]_i_59/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.277 r  axistream_mult[23]_i_59/O
                         net (fo=2, unplaced)         0.650     4.927    axistream_mult[23]_i_59_n_0
                                                                      r  axistream_mult_reg[23]_i_47/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.447 r  axistream_mult_reg[23]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     5.447    axistream_mult_reg[23]_i_47_n_0
                                                                      r  axistream_mult_reg[27]_i_66/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.703 r  axistream_mult_reg[27]_i_66/O[2]
                         net (fo=3, unplaced)         0.923     6.626    axistream_mult_reg[27]_i_66_n_5
                                                                      r  axistream_mult[27]_i_52/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     6.927 r  axistream_mult[27]_i_52/O
                         net (fo=1, unplaced)         0.639     7.566    axistream_mult[27]_i_52_n_0
                                                                      r  axistream_mult_reg[27]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.086 r  axistream_mult_reg[27]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     8.086    axistream_mult_reg[27]_i_18_n_0
                                                                      r  axistream_mult_reg[31]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.417 r  axistream_mult_reg[31]_i_21/O[3]
                         net (fo=5, unplaced)         0.646     9.063    axistream_mult_reg[31]_i_21_n_4
                                                                      r  axistream_mult[27]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.370 r  axistream_mult[27]_i_11/O
                         net (fo=1, unplaced)         0.449     9.819    axistream_mult[27]_i_11_n_0
                                                                      r  axistream_mult[27]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     9.943 r  axistream_mult[27]_i_3/O
                         net (fo=1, unplaced)         0.473    10.416    axistream_mult[27]_i_3_n_0
                                                                      r  axistream_mult_reg[27]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.812 r  axistream_mult_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.812    axistream_mult_reg[27]_i_2_n_0
                                                                      r  axistream_mult_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.143 r  axistream_mult_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.761    axistream_mult0[31]
                                                                      r  axistream_mult[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.299    12.060 r  axistream_mult[31]_i_1/O
                         net (fo=1, unplaced)         0.000    12.060    axistream_mult[31]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[31]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 axistream_data_Do_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 4.146ns (44.041%)  route 5.268ns (55.959%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_data_Do_reg[9]/Q
                         net (fo=44, unplaced)        1.044     3.978    axistream_data_Do_reg_n_0_[9]
                                                                      r  axistream_mult[19]_i_61/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.273 r  axistream_mult[19]_i_61/O
                         net (fo=2, unplaced)         0.460     4.733    axistream_mult[19]_i_61_n_0
                                                                      r  axistream_mult[19]_i_64/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.857 r  axistream_mult[19]_i_64/O
                         net (fo=1, unplaced)         0.000     4.857    axistream_mult[19]_i_64_n_0
                                                                      r  axistream_mult_reg[19]_i_51/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.233 r  axistream_mult_reg[19]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     5.242    axistream_mult_reg[19]_i_51_n_0
                                                                      r  axistream_mult_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.498 r  axistream_mult_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     6.421    axistream_mult_reg[23]_i_47_n_5
                                                                      r  axistream_mult[23]_i_36/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     6.722 r  axistream_mult[23]_i_36/O
                         net (fo=1, unplaced)         0.639     7.361    axistream_mult[23]_i_36_n_0
                                                                      r  axistream_mult_reg[23]_i_14/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.881 r  axistream_mult_reg[23]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     7.881    axistream_mult_reg[23]_i_14_n_0
                                                                      r  axistream_mult_reg[27]_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.212 r  axistream_mult_reg[27]_i_18/O[3]
                         net (fo=4, unplaced)         0.642     8.854    axistream_mult_reg[27]_i_18_n_4
                                                                      r  axistream_mult[23]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.161 r  axistream_mult[23]_i_11/O
                         net (fo=2, unplaced)         0.460     9.621    axistream_mult[23]_i_11_n_0
                                                                      r  axistream_mult[23]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     9.745 r  axistream_mult[23]_i_3/O
                         net (fo=1, unplaced)         0.473    10.218    axistream_mult[23]_i_3_n_0
                                                                      r  axistream_mult_reg[23]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.614 r  axistream_mult_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.614    axistream_mult_reg[23]_i_2_n_0
                                                                      r  axistream_mult_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.945 r  axistream_mult_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.563    axistream_mult0[27]
                                                                      r  axistream_mult[27]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.870 r  axistream_mult[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.870    axistream_mult[27]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[27]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[27]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 axistream_mult_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 4.077ns (43.572%)  route 5.280ns (56.428%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_mult_reg[2]/Q
                         net (fo=52, unplaced)        1.048     3.982    axistream_mult[2]
                                                                      r  axistream_mult[23]_i_59/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.277 r  axistream_mult[23]_i_59/O
                         net (fo=2, unplaced)         0.650     4.927    axistream_mult[23]_i_59_n_0
                                                                      r  axistream_mult_reg[23]_i_47/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.447 r  axistream_mult_reg[23]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     5.447    axistream_mult_reg[23]_i_47_n_0
                                                                      r  axistream_mult_reg[27]_i_66/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.703 r  axistream_mult_reg[27]_i_66/O[2]
                         net (fo=3, unplaced)         0.923     6.626    axistream_mult_reg[27]_i_66_n_5
                                                                      r  axistream_mult[27]_i_52/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     6.927 r  axistream_mult[27]_i_52/O
                         net (fo=1, unplaced)         0.639     7.566    axistream_mult[27]_i_52_n_0
                                                                      r  axistream_mult_reg[27]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.086 r  axistream_mult_reg[27]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     8.086    axistream_mult_reg[27]_i_18_n_0
                                                                      r  axistream_mult_reg[31]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.417 r  axistream_mult_reg[31]_i_21/O[3]
                         net (fo=5, unplaced)         0.646     9.063    axistream_mult_reg[31]_i_21_n_4
                                                                      r  axistream_mult[27]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.370 r  axistream_mult[27]_i_11/O
                         net (fo=1, unplaced)         0.449     9.819    axistream_mult[27]_i_11_n_0
                                                                      r  axistream_mult[27]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     9.943 r  axistream_mult[27]_i_3/O
                         net (fo=1, unplaced)         0.473    10.416    axistream_mult[27]_i_3_n_0
                                                                      r  axistream_mult_reg[27]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.812 r  axistream_mult_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.812    axistream_mult_reg[27]_i_2_n_0
                                                                      r  axistream_mult_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.068 r  axistream_mult_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.520    axistream_mult0[30]
                                                                      r  axistream_mult[30]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.293    11.813 r  axistream_mult[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.813    axistream_mult[30]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[30]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 axistream_mult_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 4.163ns (44.749%)  route 5.140ns (55.251%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_mult_reg[2]/Q
                         net (fo=52, unplaced)        1.048     3.982    axistream_mult[2]
                                                                      r  axistream_mult[23]_i_59/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.277 r  axistream_mult[23]_i_59/O
                         net (fo=2, unplaced)         0.650     4.927    axistream_mult[23]_i_59_n_0
                                                                      r  axistream_mult_reg[23]_i_47/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.447 r  axistream_mult_reg[23]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     5.447    axistream_mult_reg[23]_i_47_n_0
                                                                      r  axistream_mult_reg[27]_i_66/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.703 r  axistream_mult_reg[27]_i_66/O[2]
                         net (fo=3, unplaced)         0.923     6.626    axistream_mult_reg[27]_i_66_n_5
                                                                      r  axistream_mult[27]_i_52/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     6.927 r  axistream_mult[27]_i_52/O
                         net (fo=1, unplaced)         0.639     7.566    axistream_mult[27]_i_52_n_0
                                                                      r  axistream_mult_reg[27]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.086 r  axistream_mult_reg[27]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     8.086    axistream_mult_reg[27]_i_18_n_0
                                                                      r  axistream_mult_reg[31]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.417 r  axistream_mult_reg[31]_i_21/O[3]
                         net (fo=5, unplaced)         0.646     9.063    axistream_mult_reg[31]_i_21_n_4
                                                                      r  axistream_mult[27]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.370 r  axistream_mult[27]_i_11/O
                         net (fo=1, unplaced)         0.449     9.819    axistream_mult[27]_i_11_n_0
                                                                      r  axistream_mult[27]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     9.943 r  axistream_mult[27]_i_3/O
                         net (fo=1, unplaced)         0.473    10.416    axistream_mult[27]_i_3_n_0
                                                                      r  axistream_mult_reg[27]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.812 r  axistream_mult_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.812    axistream_mult_reg[27]_i_2_n_0
                                                                      r  axistream_mult_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.149 r  axistream_mult_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.461    axistream_mult0[29]
                                                                      r  axistream_mult[29]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.298    11.759 r  axistream_mult[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.759    axistream_mult[29]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[29]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.759    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 axistream_mult_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 4.047ns (44.056%)  route 5.139ns (55.944%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_mult_reg[2]/Q
                         net (fo=52, unplaced)        1.048     3.982    axistream_mult[2]
                                                                      r  axistream_mult[23]_i_59/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.277 r  axistream_mult[23]_i_59/O
                         net (fo=2, unplaced)         0.650     4.927    axistream_mult[23]_i_59_n_0
                                                                      r  axistream_mult_reg[23]_i_47/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.447 r  axistream_mult_reg[23]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     5.447    axistream_mult_reg[23]_i_47_n_0
                                                                      r  axistream_mult_reg[27]_i_66/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.703 r  axistream_mult_reg[27]_i_66/O[2]
                         net (fo=3, unplaced)         0.923     6.626    axistream_mult_reg[27]_i_66_n_5
                                                                      r  axistream_mult[27]_i_52/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     6.927 r  axistream_mult[27]_i_52/O
                         net (fo=1, unplaced)         0.639     7.566    axistream_mult[27]_i_52_n_0
                                                                      r  axistream_mult_reg[27]_i_18/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.086 r  axistream_mult_reg[27]_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     8.086    axistream_mult_reg[27]_i_18_n_0
                                                                      r  axistream_mult_reg[31]_i_21/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.417 r  axistream_mult_reg[31]_i_21/O[3]
                         net (fo=5, unplaced)         0.646     9.063    axistream_mult_reg[31]_i_21_n_4
                                                                      r  axistream_mult[27]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.370 r  axistream_mult[27]_i_11/O
                         net (fo=1, unplaced)         0.449     9.819    axistream_mult[27]_i_11_n_0
                                                                      r  axistream_mult[27]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     9.943 r  axistream_mult[27]_i_3/O
                         net (fo=1, unplaced)         0.473    10.416    axistream_mult[27]_i_3_n_0
                                                                      r  axistream_mult_reg[27]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.812 r  axistream_mult_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.812    axistream_mult_reg[27]_i_2_n_0
                                                                      r  axistream_mult_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.044 r  axistream_mult_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.355    axistream_mult0[28]
                                                                      r  axistream_mult[28]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.287    11.642 r  axistream_mult[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.642    axistream_mult[28]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[28]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[28]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 axistream_data_Do_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 4.057ns (44.295%)  route 5.102ns (55.705%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_data_Do_reg[9]/Q
                         net (fo=44, unplaced)        1.044     3.978    axistream_data_Do_reg_n_0_[9]
                                                                      r  axistream_mult[19]_i_61/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.273 r  axistream_mult[19]_i_61/O
                         net (fo=2, unplaced)         0.460     4.733    axistream_mult[19]_i_61_n_0
                                                                      r  axistream_mult[19]_i_64/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.857 r  axistream_mult[19]_i_64/O
                         net (fo=1, unplaced)         0.000     4.857    axistream_mult[19]_i_64_n_0
                                                                      r  axistream_mult_reg[19]_i_51/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.233 r  axistream_mult_reg[19]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     5.242    axistream_mult_reg[19]_i_51_n_0
                                                                      r  axistream_mult_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.498 r  axistream_mult_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     6.421    axistream_mult_reg[23]_i_47_n_5
                                                                      r  axistream_mult[23]_i_36/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     6.722 r  axistream_mult[23]_i_36/O
                         net (fo=1, unplaced)         0.639     7.361    axistream_mult[23]_i_36_n_0
                                                                      r  axistream_mult_reg[23]_i_14/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.881 r  axistream_mult_reg[23]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     7.881    axistream_mult_reg[23]_i_14_n_0
                                                                      r  axistream_mult_reg[27]_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.212 r  axistream_mult_reg[27]_i_18/O[3]
                         net (fo=4, unplaced)         0.642     8.854    axistream_mult_reg[27]_i_18_n_4
                                                                      r  axistream_mult[23]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.161 r  axistream_mult[23]_i_11/O
                         net (fo=2, unplaced)         0.460     9.621    axistream_mult[23]_i_11_n_0
                                                                      r  axistream_mult[23]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     9.745 r  axistream_mult[23]_i_3/O
                         net (fo=1, unplaced)         0.473    10.218    axistream_mult[23]_i_3_n_0
                                                                      r  axistream_mult_reg[23]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.614 r  axistream_mult_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.614    axistream_mult_reg[23]_i_2_n_0
                                                                      r  axistream_mult_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.870 r  axistream_mult_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.322    axistream_mult0[26]
                                                                      r  axistream_mult[26]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.293    11.615 r  axistream_mult[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.615    axistream_mult[26]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[26]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[26]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.615    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 axistream_data_Do_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 4.151ns (45.550%)  route 4.962ns (54.450%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_data_Do_reg[9]/Q
                         net (fo=44, unplaced)        1.044     3.978    axistream_data_Do_reg_n_0_[9]
                                                                      r  axistream_mult[19]_i_61/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.273 r  axistream_mult[19]_i_61/O
                         net (fo=2, unplaced)         0.460     4.733    axistream_mult[19]_i_61_n_0
                                                                      r  axistream_mult[19]_i_64/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.857 r  axistream_mult[19]_i_64/O
                         net (fo=1, unplaced)         0.000     4.857    axistream_mult[19]_i_64_n_0
                                                                      r  axistream_mult_reg[19]_i_51/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.233 r  axistream_mult_reg[19]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     5.242    axistream_mult_reg[19]_i_51_n_0
                                                                      r  axistream_mult_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.498 r  axistream_mult_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     6.421    axistream_mult_reg[23]_i_47_n_5
                                                                      r  axistream_mult[23]_i_36/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     6.722 r  axistream_mult[23]_i_36/O
                         net (fo=1, unplaced)         0.639     7.361    axistream_mult[23]_i_36_n_0
                                                                      r  axistream_mult_reg[23]_i_14/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.881 r  axistream_mult_reg[23]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     7.881    axistream_mult_reg[23]_i_14_n_0
                                                                      r  axistream_mult_reg[27]_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.212 r  axistream_mult_reg[27]_i_18/O[3]
                         net (fo=4, unplaced)         0.642     8.854    axistream_mult_reg[27]_i_18_n_4
                                                                      r  axistream_mult[23]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.161 r  axistream_mult[23]_i_11/O
                         net (fo=2, unplaced)         0.460     9.621    axistream_mult[23]_i_11_n_0
                                                                      r  axistream_mult[23]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     9.745 r  axistream_mult[23]_i_3/O
                         net (fo=1, unplaced)         0.473    10.218    axistream_mult[23]_i_3_n_0
                                                                      r  axistream_mult_reg[23]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.614 r  axistream_mult_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.614    axistream_mult_reg[23]_i_2_n_0
                                                                      r  axistream_mult_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.951 r  axistream_mult_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.263    axistream_mult0[25]
                                                                      r  axistream_mult[25]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306    11.569 r  axistream_mult[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.569    axistream_mult[25]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[25]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 axistream_data_Do_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 4.027ns (44.804%)  route 4.961ns (55.196%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_data_Do_reg[9]/Q
                         net (fo=44, unplaced)        1.044     3.978    axistream_data_Do_reg_n_0_[9]
                                                                      r  axistream_mult[19]_i_61/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.273 r  axistream_mult[19]_i_61/O
                         net (fo=2, unplaced)         0.460     4.733    axistream_mult[19]_i_61_n_0
                                                                      r  axistream_mult[19]_i_64/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.857 r  axistream_mult[19]_i_64/O
                         net (fo=1, unplaced)         0.000     4.857    axistream_mult[19]_i_64_n_0
                                                                      r  axistream_mult_reg[19]_i_51/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.233 r  axistream_mult_reg[19]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     5.242    axistream_mult_reg[19]_i_51_n_0
                                                                      r  axistream_mult_reg[23]_i_47/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.498 r  axistream_mult_reg[23]_i_47/O[2]
                         net (fo=3, unplaced)         0.923     6.421    axistream_mult_reg[23]_i_47_n_5
                                                                      r  axistream_mult[23]_i_36/I2
                         LUT3 (Prop_lut3_I2_O)        0.301     6.722 r  axistream_mult[23]_i_36/O
                         net (fo=1, unplaced)         0.639     7.361    axistream_mult[23]_i_36_n_0
                                                                      r  axistream_mult_reg[23]_i_14/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.881 r  axistream_mult_reg[23]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     7.881    axistream_mult_reg[23]_i_14_n_0
                                                                      r  axistream_mult_reg[27]_i_18/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.212 r  axistream_mult_reg[27]_i_18/O[3]
                         net (fo=4, unplaced)         0.642     8.854    axistream_mult_reg[27]_i_18_n_4
                                                                      r  axistream_mult[23]_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     9.161 r  axistream_mult[23]_i_11/O
                         net (fo=2, unplaced)         0.460     9.621    axistream_mult[23]_i_11_n_0
                                                                      r  axistream_mult[23]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     9.745 r  axistream_mult[23]_i_3/O
                         net (fo=1, unplaced)         0.473    10.218    axistream_mult[23]_i_3_n_0
                                                                      r  axistream_mult_reg[23]_i_2/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.614 r  axistream_mult_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.614    axistream_mult_reg[23]_i_2_n_0
                                                                      r  axistream_mult_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.846 r  axistream_mult_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.157    axistream_mult0[24]
                                                                      r  axistream_mult[24]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.287    11.444 r  axistream_mult[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.444    axistream_mult[24]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[24]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[24]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 axistream_data_Do_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 4.229ns (47.432%)  route 4.687ns (52.568%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_data_Do_reg[6]/Q
                         net (fo=50, unplaced)        1.047     3.981    axistream_data_Do_reg_n_0_[6]
                                                                      r  axistream_mult[7]_i_12/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.276 r  axistream_mult[7]_i_12/O
                         net (fo=2, unplaced)         0.460     4.736    axistream_mult[7]_i_12_n_0
                                                                      r  axistream_mult[7]_i_15/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.860 r  axistream_mult[7]_i_15/O
                         net (fo=1, unplaced)         0.000     4.860    axistream_mult[7]_i_15_n_0
                                                                      r  axistream_mult_reg[7]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.236 r  axistream_mult_reg[7]_i_11/CO[3]
                         net (fo=1, unplaced)         0.009     5.245    axistream_mult_reg[7]_i_11_n_0
                                                                      r  axistream_mult_reg[19]_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.582 r  axistream_mult_reg[19]_i_50/O[1]
                         net (fo=3, unplaced)         0.629     6.211    axistream_mult_reg[19]_i_50_n_6
                                                                      r  axistream_mult[19]_i_40/I1
                         LUT3 (Prop_lut3_I1_O)        0.306     6.517 r  axistream_mult[19]_i_40/O
                         net (fo=1, unplaced)         0.639     7.156    axistream_mult[19]_i_40_n_0
                                                                      r  axistream_mult_reg[19]_i_14/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.676 r  axistream_mult_reg[19]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    axistream_mult_reg[19]_i_14_n_0
                                                                      r  axistream_mult_reg[23]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.013 r  axistream_mult_reg[23]_i_14/O[1]
                         net (fo=4, unplaced)         0.635     8.648    axistream_mult_reg[23]_i_14_n_6
                                                                      r  axistream_mult[19]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.306     8.954 r  axistream_mult[19]_i_5/O
                         net (fo=2, unplaced)         0.650     9.604    axistream_mult[19]_i_5_n_0
                                                                      r  axistream_mult_reg[19]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.124 r  axistream_mult_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.124    axistream_mult_reg[19]_i_2_n_0
                                                                      r  axistream_mult_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.455 r  axistream_mult_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.073    axistream_mult0[23]
                                                                      r  axistream_mult[23]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.299    11.372 r  axistream_mult[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.372    axistream_mult[23]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[23]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[23]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 axistream_data_Do_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axistream_mult_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 4.015ns (46.139%)  route 4.687ns (53.861%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Do_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axistream_data_Do_reg[6]/Q
                         net (fo=50, unplaced)        1.047     3.981    axistream_data_Do_reg_n_0_[6]
                                                                      r  axistream_mult[7]_i_12/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.276 r  axistream_mult[7]_i_12/O
                         net (fo=2, unplaced)         0.460     4.736    axistream_mult[7]_i_12_n_0
                                                                      r  axistream_mult[7]_i_15/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.860 r  axistream_mult[7]_i_15/O
                         net (fo=1, unplaced)         0.000     4.860    axistream_mult[7]_i_15_n_0
                                                                      r  axistream_mult_reg[7]_i_11/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.236 r  axistream_mult_reg[7]_i_11/CO[3]
                         net (fo=1, unplaced)         0.009     5.245    axistream_mult_reg[7]_i_11_n_0
                                                                      r  axistream_mult_reg[19]_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.582 r  axistream_mult_reg[19]_i_50/O[1]
                         net (fo=3, unplaced)         0.629     6.211    axistream_mult_reg[19]_i_50_n_6
                                                                      r  axistream_mult[19]_i_40/I1
                         LUT3 (Prop_lut3_I1_O)        0.306     6.517 r  axistream_mult[19]_i_40/O
                         net (fo=1, unplaced)         0.639     7.156    axistream_mult[19]_i_40_n_0
                                                                      r  axistream_mult_reg[19]_i_14/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.676 r  axistream_mult_reg[19]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     7.676    axistream_mult_reg[19]_i_14_n_0
                                                                      r  axistream_mult_reg[23]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.013 r  axistream_mult_reg[23]_i_14/O[1]
                         net (fo=4, unplaced)         0.635     8.648    axistream_mult_reg[23]_i_14_n_6
                                                                      r  axistream_mult[19]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.306     8.954 r  axistream_mult[19]_i_5/O
                         net (fo=2, unplaced)         0.650     9.604    axistream_mult[19]_i_5_n_0
                                                                      r  axistream_mult_reg[19]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629    10.233 r  axistream_mult_reg[19]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    10.851    axistream_mult0[19]
                                                                      r  axistream_mult[19]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307    11.158 r  axistream_mult[19]_i_1/O
                         net (fo=1, unplaced)         0.000    11.158    axistream_mult[19]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[19]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axistream_mult_reg[19]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  1.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axilite_Di_pre_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            len_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_Di_pre_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_Di_pre_reg[10]/Q
                         net (fo=2, unplaced)         0.136     0.960    axilite_Di_pre[10]
                                                                      r  tap_Di_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  tap_Di_OBUF[10]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.058    tap_Di_OBUF[10]
                         FDCE                                         r  len_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    len_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axilite_Di_pre_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            len_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_Di_pre_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_Di_pre_reg[11]/Q
                         net (fo=2, unplaced)         0.136     0.960    axilite_Di_pre[11]
                                                                      r  tap_Di_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  tap_Di_OBUF[11]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.058    tap_Di_OBUF[11]
                         FDCE                                         r  len_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    len_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axilite_Di_pre_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            len_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_Di_pre_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_Di_pre_reg[12]/Q
                         net (fo=2, unplaced)         0.136     0.960    axilite_Di_pre[12]
                                                                      r  tap_Di_OBUF[12]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  tap_Di_OBUF[12]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.058    tap_Di_OBUF[12]
                         FDCE                                         r  len_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    len_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axilite_Di_pre_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            len_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_Di_pre_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_Di_pre_reg[13]/Q
                         net (fo=2, unplaced)         0.136     0.960    axilite_Di_pre[13]
                                                                      r  tap_Di_OBUF[13]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  tap_Di_OBUF[13]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.058    tap_Di_OBUF[13]
                         FDCE                                         r  len_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    len_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axilite_Di_pre_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            len_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_Di_pre_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_Di_pre_reg[14]/Q
                         net (fo=2, unplaced)         0.136     0.960    axilite_Di_pre[14]
                                                                      r  tap_Di_OBUF[14]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  tap_Di_OBUF[14]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.058    tap_Di_OBUF[14]
                         FDCE                                         r  len_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    len_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axilite_Di_pre_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            len_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_Di_pre_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_Di_pre_reg[15]/Q
                         net (fo=2, unplaced)         0.136     0.960    axilite_Di_pre[15]
                                                                      r  tap_Di_OBUF[15]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  tap_Di_OBUF[15]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.058    tap_Di_OBUF[15]
                         FDCE                                         r  len_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    len_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axilite_Di_pre_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            len_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_Di_pre_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_Di_pre_reg[16]/Q
                         net (fo=2, unplaced)         0.136     0.960    axilite_Di_pre[16]
                                                                      r  tap_Di_OBUF[16]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  tap_Di_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.058    tap_Di_OBUF[16]
                         FDCE                                         r  len_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[16]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    len_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axilite_Di_pre_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            len_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_Di_pre_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_Di_pre_reg[17]/Q
                         net (fo=2, unplaced)         0.136     0.960    axilite_Di_pre[17]
                                                                      r  tap_Di_OBUF[17]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  tap_Di_OBUF[17]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.058    tap_Di_OBUF[17]
                         FDCE                                         r  len_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    len_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axilite_Di_pre_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            len_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_Di_pre_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_Di_pre_reg[18]/Q
                         net (fo=2, unplaced)         0.136     0.960    axilite_Di_pre[18]
                                                                      r  tap_Di_OBUF[18]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  tap_Di_OBUF[18]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.058    tap_Di_OBUF[18]
                         FDCE                                         r  len_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[18]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    len_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 axilite_Di_pre_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            len_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_Di_pre_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axilite_Di_pre_reg[19]/Q
                         net (fo=2, unplaced)         0.136     0.960    axilite_Di_pre[19]
                                                                      r  tap_Di_OBUF[19]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  tap_Di_OBUF[19]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     1.058    tap_Di_OBUF[19]
                         FDCE                                         r  len_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    len_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                ap_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                ap_reg_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                ap_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                axilite_A_pre_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                axilite_A_pre_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                axilite_A_pre_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                axilite_A_pre_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                axilite_A_pre_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                axilite_A_pre_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500                ap_reg_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500                ap_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_pre_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_pre_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_pre_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_pre_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                ap_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500                ap_reg_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                ap_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_pre_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_pre_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_pre_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                axilite_A_pre_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.513ns  (logic 4.126ns (54.923%)  route 3.386ns (45.077%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      r  tap_EN_OBUF_inst_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  tap_EN_OBUF_inst_i_7/O
                         net (fo=3, unplaced)         0.437     2.332    tap_EN_OBUF_inst_i_7_n_0
                                                                      r  tap_EN_OBUF_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.456 r  tap_EN_OBUF_inst_i_5/O
                         net (fo=2, unplaced)         0.913     3.369    tap_EN_OBUF_inst_i_5_n_0
                                                                      r  tap_EN_OBUF_inst_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.148     3.517 r  tap_EN_OBUF_inst_i_3/O
                         net (fo=3, unplaced)         0.437     3.954    tap_EN_OBUF_inst_i_3_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.078 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.878    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.513 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.513    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.183ns  (logic 3.978ns (55.386%)  route 3.204ns (44.614%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      f  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  sm_tready_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     1.771    sm_tready_IBUF
                                                                      f  ap_reg[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  ap_reg[2]_i_3/O
                         net (fo=8, unplaced)         0.703     2.598    ap_reg[2]_i_3_n_0
                                                                      r  rdata_OBUF[1]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.722 r  rdata_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     3.624    rdata_OBUF[1]_inst_i_2_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.748 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.548    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.183 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.183    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.183ns  (logic 3.978ns (55.386%)  route 3.204ns (44.614%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      f  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  sm_tready_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     1.771    sm_tready_IBUF
                                                                      f  ap_reg[2]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  ap_reg[2]_i_3/O
                         net (fo=8, unplaced)         0.703     2.598    ap_reg[2]_i_3_n_0
                                                                      r  rdata_OBUF[2]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.722 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     3.624    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.748 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.548    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.183 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.183    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.133ns  (logic 4.913ns (68.883%)  route 2.219ns (31.117%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[6]_inst/O
                         net (fo=9, unplaced)         0.800     1.771    awaddr_IBUF[6]
                                                                      r  tap_A_OBUF[8]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.117     1.888 r  tap_A_OBUF[8]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.888    axilite_A[6]
                                                                      r  tap_A_OBUF[8]_inst_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     2.435 r  tap_A_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.444    tap_A_OBUF[8]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.781 r  tap_A_OBUF[11]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.611     3.392    tap_A1[10]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.306     3.698 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.498    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.133 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.133    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 4.102ns (57.610%)  route 3.018ns (42.390%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.470 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     2.954    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.078 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     3.562    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.486    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.121 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.121    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 4.102ns (57.610%)  route 3.018ns (42.390%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.470 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     2.954    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.078 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     3.562    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.486    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.121 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.121    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 4.102ns (57.610%)  route 3.018ns (42.390%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.470 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     2.954    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.078 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     3.562    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.486    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.121 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.121    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 4.102ns (57.610%)  route 3.018ns (42.390%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.470 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     2.954    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.078 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     3.562    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.486    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.121 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.121    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 4.102ns (57.610%)  route 3.018ns (42.390%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.470 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     2.954    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.078 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     3.562    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.486    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.121 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.121    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 4.102ns (57.610%)  route 3.018ns (42.390%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.470 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     2.954    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.078 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     3.562    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.686 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.486    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.121 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.121    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    wdata_IBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  tap_Di_OBUF[0]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     0.919    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.070    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      f  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awvalid_IBUF_inst/O
                         net (fo=46, unplaced)        0.337     0.538    awvalid_IBUF
                                                                      f  arready_OBUF_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  arready_OBUF_inst_i_1/O
                         net (fo=14, unplaced)        0.337     0.920    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=46, unplaced)        0.337     0.538    awvalid_IBUF
                                                                      r  awready_OBUF_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  awready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[1]
                            (input port)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[1] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[1]
                                                                      r  tap_Do_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[1]
                                                                      r  rdata_OBUF[1]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[2]
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[2] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[2]
                                                                      r  tap_Do_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[2]
                                                                      r  rdata_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[0]
                                                                      r  tap_A_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     0.583 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awaddr_IBUF[1]
                                                                      r  tap_A_OBUF[1]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     0.583 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.071    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      r  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[2]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    awaddr_IBUF[2]
                                                                      r  tap_A_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.071    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[3]
                                                                      r  awaddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[3]_inst/O
                         net (fo=6, unplaced)         0.337     0.538    awaddr_IBUF[3]
                                                                      r  tap_A_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.071    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[4]_inst/O
                         net (fo=7, unplaced)         0.337     0.538    awaddr_IBUF[4]
                                                                      r  tap_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.071    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axilite_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 3.805ns (48.644%)  route 4.018ns (51.356%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_fsm_reg[2]/Q
                         net (fo=63, unplaced)        0.894     3.828    axilite_fsm_reg_n_0_[2]
                                                                      r  rdata_OBUF[31]_inst_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.149 r  rdata_OBUF[31]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     4.598    rdata_OBUF[31]_inst_i_6_n_0
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=32, unplaced)        0.973     5.695    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[1]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.819 r  rdata_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     6.721    rdata_OBUF[1]_inst_i_2_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.845 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.645    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.280 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.280    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 3.805ns (48.644%)  route 4.018ns (51.356%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_fsm_reg[2]/Q
                         net (fo=63, unplaced)        0.894     3.828    axilite_fsm_reg_n_0_[2]
                                                                      r  rdata_OBUF[31]_inst_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.149 r  rdata_OBUF[31]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     4.598    rdata_OBUF[31]_inst_i_6_n_0
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=32, unplaced)        0.973     5.695    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[2]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.819 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     6.721    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.845 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.645    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.280 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.280    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 3.779ns (51.399%)  route 3.574ns (48.601%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_fsm_reg[0]/Q
                         net (fo=63, unplaced)        0.829     3.763    axilite_fsm_reg_n_0_[0]
                                                                      r  axilite_Di_pre[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.058 f  axilite_Di_pre[31]_i_2/O
                         net (fo=37, unplaced)        0.977     5.035    axilite_Di_pre[31]_i_2_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.159 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     5.643    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.767 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     6.251    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.375 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.175    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.810 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.810    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 3.779ns (51.399%)  route 3.574ns (48.601%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_fsm_reg[0]/Q
                         net (fo=63, unplaced)        0.829     3.763    axilite_fsm_reg_n_0_[0]
                                                                      r  axilite_Di_pre[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.058 f  axilite_Di_pre[31]_i_2/O
                         net (fo=37, unplaced)        0.977     5.035    axilite_Di_pre[31]_i_2_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.159 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     5.643    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.767 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     6.251    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.375 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.175    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.810 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.810    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 3.779ns (51.399%)  route 3.574ns (48.601%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_fsm_reg[0]/Q
                         net (fo=63, unplaced)        0.829     3.763    axilite_fsm_reg_n_0_[0]
                                                                      r  axilite_Di_pre[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.058 f  axilite_Di_pre[31]_i_2/O
                         net (fo=37, unplaced)        0.977     5.035    axilite_Di_pre[31]_i_2_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.159 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     5.643    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.767 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     6.251    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.375 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.175    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.810 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.810    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 3.779ns (51.399%)  route 3.574ns (48.601%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_fsm_reg[0]/Q
                         net (fo=63, unplaced)        0.829     3.763    axilite_fsm_reg_n_0_[0]
                                                                      r  axilite_Di_pre[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.058 f  axilite_Di_pre[31]_i_2/O
                         net (fo=37, unplaced)        0.977     5.035    axilite_Di_pre[31]_i_2_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.159 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     5.643    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.767 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     6.251    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[6]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.375 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.175    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.810 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.810    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 3.779ns (51.399%)  route 3.574ns (48.601%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_fsm_reg[0]/Q
                         net (fo=63, unplaced)        0.829     3.763    axilite_fsm_reg_n_0_[0]
                                                                      r  axilite_Di_pre[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.058 f  axilite_Di_pre[31]_i_2/O
                         net (fo=37, unplaced)        0.977     5.035    axilite_Di_pre[31]_i_2_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.159 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     5.643    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.767 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     6.251    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.375 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.175    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.810 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.810    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 3.779ns (51.399%)  route 3.574ns (48.601%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_fsm_reg[0]/Q
                         net (fo=63, unplaced)        0.829     3.763    axilite_fsm_reg_n_0_[0]
                                                                      r  axilite_Di_pre[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.058 f  axilite_Di_pre[31]_i_2/O
                         net (fo=37, unplaced)        0.977     5.035    axilite_Di_pre[31]_i_2_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.159 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     5.643    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.767 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     6.251    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[8]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.375 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.175    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.810 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.810    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 3.779ns (51.399%)  route 3.574ns (48.601%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axilite_fsm_reg[0]/Q
                         net (fo=63, unplaced)        0.829     3.763    axilite_fsm_reg_n_0_[0]
                                                                      r  axilite_Di_pre[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.058 f  axilite_Di_pre[31]_i_2/O
                         net (fo=37, unplaced)        0.977     5.035    axilite_Di_pre[31]_i_2_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.159 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=7, unplaced)         0.484     5.643    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.767 r  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=7, unplaced)         0.484     6.251    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[9]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.375 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.175    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.810 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.810    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axilite_A_pre_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.275ns  (logic 3.779ns (51.950%)  route 3.496ns (48.050%))
  Logic Levels:           5  (LUT4=3 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  axilite_A_pre_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  axilite_A_pre_reg[8]/Q
                         net (fo=5, unplaced)         0.769     3.703    axilite_A_pre[8]
                                                                      f  rdata_OBUF[2]_inst_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.998 f  rdata_OBUF[2]_inst_i_4/O
                         net (fo=5, unplaced)         0.477     4.475    rdata_OBUF[2]_inst_i_4_n_0
                                                                      f  ap_reg[1]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     4.599 r  ap_reg[1]_i_2/O
                         net (fo=5, unplaced)         0.477     5.076    ap_reg[1]_i_2_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     5.200 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     6.173    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.297 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.097    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.732 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.732    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axistream_data_Di_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[16]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[17]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axistream_data_Di_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_data_Di_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axistream_data_Di_reg[18]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           542 Endpoints
Min Delay           542 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            ap_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.778ns  (logic 1.468ns (30.715%)  route 3.311ns (69.285%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      f  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      f  tap_EN_OBUF_inst_i_7/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  tap_EN_OBUF_inst_i_7/O
                         net (fo=3, unplaced)         0.683     2.578    tap_EN_OBUF_inst_i_7_n_0
                                                                      f  axistream_fsm[0]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.702 r  axistream_fsm[0]_i_6/O
                         net (fo=4, unplaced)         0.926     3.628    axistream_fsm[0]_i_6_n_0
                                                                      r  ap_reg[2]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.752 r  ap_reg[2]_i_2/O
                         net (fo=1, unplaced)         0.902     4.654    ap_reg[2]_i_2_n_0
                                                                      r  ap_reg[2]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.778 r  ap_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     4.778    ap_reg[2]_i_1_n_0
                         FDPE                                         r  ap_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_reg_reg[2]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            num_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.468ns (31.738%)  route 3.157ns (68.262%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  len_reg[31]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.470 r  len_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.383    len_reg[31]_i_2_n_0
                                                                      r  num_reg[31]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.507 r  num_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     3.956    num_reg[31]_i_4_n_0
                                                                      r  num_reg[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.080 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     4.624    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[0]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            num_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.468ns (31.738%)  route 3.157ns (68.262%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  len_reg[31]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.470 r  len_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.383    len_reg[31]_i_2_n_0
                                                                      r  num_reg[31]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.507 r  num_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     3.956    num_reg[31]_i_4_n_0
                                                                      r  num_reg[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.080 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     4.624    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[10]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            num_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.468ns (31.738%)  route 3.157ns (68.262%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  len_reg[31]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.470 r  len_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.383    len_reg[31]_i_2_n_0
                                                                      r  num_reg[31]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.507 r  num_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     3.956    num_reg[31]_i_4_n_0
                                                                      r  num_reg[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.080 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     4.624    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[11]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            num_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.468ns (31.738%)  route 3.157ns (68.262%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  len_reg[31]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.470 r  len_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.383    len_reg[31]_i_2_n_0
                                                                      r  num_reg[31]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.507 r  num_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     3.956    num_reg[31]_i_4_n_0
                                                                      r  num_reg[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.080 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     4.624    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[12]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            num_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.468ns (31.738%)  route 3.157ns (68.262%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  len_reg[31]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.470 r  len_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.383    len_reg[31]_i_2_n_0
                                                                      r  num_reg[31]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.507 r  num_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     3.956    num_reg[31]_i_4_n_0
                                                                      r  num_reg[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.080 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     4.624    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[13]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            num_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.468ns (31.738%)  route 3.157ns (68.262%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  len_reg[31]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.470 r  len_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.383    len_reg[31]_i_2_n_0
                                                                      r  num_reg[31]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.507 r  num_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     3.956    num_reg[31]_i_4_n_0
                                                                      r  num_reg[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.080 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     4.624    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[14]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            num_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.468ns (31.738%)  route 3.157ns (68.262%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  len_reg[31]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.470 r  len_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.383    len_reg[31]_i_2_n_0
                                                                      r  num_reg[31]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.507 r  num_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     3.956    num_reg[31]_i_4_n_0
                                                                      r  num_reg[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.080 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     4.624    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[15]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            num_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.468ns (31.738%)  route 3.157ns (68.262%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  len_reg[31]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.470 r  len_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.383    len_reg[31]_i_2_n_0
                                                                      r  num_reg[31]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.507 r  num_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     3.956    num_reg[31]_i_4_n_0
                                                                      r  num_reg[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.080 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     4.624    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[16]/C

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            num_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.624ns  (logic 1.468ns (31.738%)  route 3.157ns (68.262%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[10]
                                                                      f  tap_WE_OBUF[3]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=6, unplaced)         0.451     2.346    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      f  len_reg[31]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.470 r  len_reg[31]_i_2/O
                         net (fo=2, unplaced)         0.913     3.383    len_reg[31]_i_2_n_0
                                                                      r  num_reg[31]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.507 r  num_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.449     3.956    num_reg[31]_i_4_n_0
                                                                      r  num_reg[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.080 r  num_reg[31]_i_1/O
                         net (fo=32, unplaced)        0.544     4.624    num_reg[31]_i_1_n_0
                         FDCE                                         r  num_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[21]
                            (input port)
  Destination:            axistream_mult_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[21] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[21]
                                                                      r  tap_Do_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[21]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[21]
                                                                      r  axistream_mult[21]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  axistream_mult[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    axistream_mult[21]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[21]/C

Slack:                    inf
  Source:                 tap_Do[23]
                            (input port)
  Destination:            axistream_mult_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[23] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[23]
                                                                      r  tap_Do_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[23]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[23]
                                                                      r  axistream_mult[23]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  axistream_mult[23]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    axistream_mult[23]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[23]/C

Slack:                    inf
  Source:                 tap_Do[24]
                            (input port)
  Destination:            axistream_mult_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[24] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[24]
                                                                      r  tap_Do_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[24]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[24]
                                                                      r  axistream_mult[24]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  axistream_mult[24]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    axistream_mult[24]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[26]
                            (input port)
  Destination:            axistream_mult_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[26] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[26]
                                                                      r  tap_Do_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[26]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[26]
                                                                      r  axistream_mult[26]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  axistream_mult[26]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    axistream_mult[26]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[28]
                            (input port)
  Destination:            axistream_mult_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[28] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[28]
                                                                      r  tap_Do_IBUF[28]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[28]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[28]
                                                                      r  axistream_mult[28]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  axistream_mult[28]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    axistream_mult[28]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[29]
                            (input port)
  Destination:            axistream_mult_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[29] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[29]
                                                                      r  tap_Do_IBUF[29]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[29]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[29]
                                                                      r  axistream_mult[29]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  axistream_mult[29]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    axistream_mult[29]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[30]
                            (input port)
  Destination:            axistream_mult_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[30] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[30]
                                                                      r  tap_Do_IBUF[30]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[30]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[30]
                                                                      r  axistream_mult[30]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  axistream_mult[30]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    axistream_mult[30]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[31]
                            (input port)
  Destination:            axistream_mult_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[31] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[31]
                                                                      r  tap_Do_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[31]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Do_IBUF[31]
                                                                      r  axistream_mult[31]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.044     0.582 r  axistream_mult[31]_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    axistream_mult[31]_i_1_n_0
                         FDCE                                         r  axistream_mult_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  axistream_mult_reg[31]/C

Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            len_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    wdata_IBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  tap_Di_OBUF[0]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     0.582    tap_Di_OBUF[0]
                         FDCE                                         r  len_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_reg[0]/C

Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            num_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    wdata_IBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  tap_Di_OBUF[0]_inst_i_1/O
                         net (fo=3, unplaced)         0.000     0.582    tap_Di_OBUF[0]
                         FDCE                                         r  num_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=260, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  num_reg_reg[0]/C





