 Logic loading report
 ====================

 Top level Layout cell : one_bit_alu
 Eddm Logic source : /home/ece_lab/mentor/ECE4500/Project1/one_bit_alu/one_bit_alu/eldonet


*** Existing cell /home/ece_lab/mentor/ECE4500/Project1/one_bit_alu/one_input_inverter

*** Existing cell /home/ece_lab/mentor/ECE4500/Project1/two_input_mux/two_input_mux

*** Existing cell /home/ece_lab/mentor/ECE4500/Project1/two_input_xor/two_input_xor

*** Existing cell /home/ece_lab/mentor/ECE4500/Project1/one_bit_alu/full_add_sub

*** Existing cell /home/ece_lab/mentor/ECE4500/Project1/one_bit_alu/two_input_and

*** Existing cell /home/ece_lab/mentor/ECE4500/Project1/one_bit_alu/two_input_or

*** Existing cell /home/ece_lab/mentor/ECE4500/Project1/one_bit_alu/one_bit_alu


IGNORED CELLS
=============
Following primitive cells are ignored since they are not found
in library(working directory) and @nocreate_prim option is used.
Resync of library may be required.


       Schematic instance name                   Physical cell name
       -------------------------                 --------------------
      /M2                                        mn
      /M1                                        mp
