

================================================================
== Vivado HLS Report for 'sha256_final'
================================================================
* Date:           Mon Jan 28 14:26:55 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sha256_acc2
* Solution:       acc256
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 3  |   56|   56|         1|          -|          -|    56|    no    |
        |- Loop 4  |   16|   16|         4|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	5  / (tmp)
2 --> 
	3  / (!icmp)
	2  / (icmp)
3 --> 
	4  / true
4 --> 
	4  / (!tmp & !tmp_70)
	6  / (tmp) | (tmp_70)
5 --> 
	5  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!tmp_84)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	11  / true

* FSM state operations: 

 <State 1> : 2.47ns
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read9)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read8)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_7 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read7)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read6)"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read48 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read4)"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read27 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read16 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read35 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ctx_bitlen_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_bitlen_0_read)"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ctx_datalen_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_datalen_read)"
ST_1 : Operation 26 [1/1] (2.47ns)   --->   "%tmp = icmp ult i32 %ctx_datalen_read_2, 56" [sha256_impl.c:108]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %ctx_datalen_read_2 to i64" [sha256_impl.c:109]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ctx_data_addr = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %tmp_s" [sha256_impl.c:109]
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "store i8 -128, i8* %ctx_data_addr, align 1" [sha256_impl.c:109]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader3.preheader, label %.preheader.preheader" [sha256_impl.c:108]
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [sha256_impl.c:114]
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader3" [sha256_impl.c:109]

 <State 2> : 5.01ns
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_1_in = phi i32 [ %i_1, %2 ], [ %ctx_datalen_read_2, %.preheader.preheader ]"
ST_2 : Operation 34 [1/1] (2.55ns)   --->   "%i_1 = add i32 %i_1_in, 1" [sha256_impl.c:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_73 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %i_1, i32 6, i32 31)" [sha256_impl.c:115]
ST_2 : Operation 36 [1/1] (2.45ns)   --->   "%icmp = icmp eq i26 %tmp_73, 0" [sha256_impl.c:115]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp, label %2, label %3" [sha256_impl.c:115]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_69 = zext i32 %i_1 to i64" [sha256_impl.c:116]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ctx_data_addr_2 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %tmp_69" [sha256_impl.c:116]
ST_2 : Operation 40 [1/1] (2.32ns)   --->   "store i8 0, i8* %ctx_data_addr_2, align 1" [sha256_impl.c:116]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader" [sha256_impl.c:116]
ST_2 : Operation 42 [2/2] (1.76ns)   --->   "%call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read16, i32 %p_read27, i32 %p_read48, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [64 x i8]* %ctx_data)" [sha256_impl.c:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 2.55ns
ST_3 : Operation 43 [1/2] (2.55ns)   --->   "%call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read16, i32 %p_read27, i32 %p_read48, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [64 x i8]* %ctx_data)" [sha256_impl.c:117]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ctx_state_0_ret4 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 0" [sha256_impl.c:117]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%ctx_state_1_ret5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 1" [sha256_impl.c:117]
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%ctx_state_2_ret6 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 2" [sha256_impl.c:117]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ctx_state_3_ret7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 3" [sha256_impl.c:117]
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ctx_state_4_ret8 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 4" [sha256_impl.c:117]
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ctx_state_5_ret9 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 5" [sha256_impl.c:117]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%ctx_state_6_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 6" [sha256_impl.c:117]
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ctx_state_7_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 7" [sha256_impl.c:117]
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "br label %4" [sha256_impl.c:118]

 <State 4> : 4.40ns
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%i_2 = phi i6 [ 0, %3 ], [ %i_5, %5 ]"
ST_4 : Operation 54 [1/1] (1.42ns)   --->   "%tmp_70 = icmp eq i6 %i_2, -8" [sha256_impl.c:118]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"
ST_4 : Operation 56 [1/1] (1.82ns)   --->   "%i_5 = add i6 %i_2, 1" [sha256_impl.c:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_70, label %.loopexit.loopexit, label %5" [sha256_impl.c:118]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_71 = zext i6 %i_2 to i64" [sha256_impl.c:119]
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%ctx_data_addr_6 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %tmp_71" [sha256_impl.c:119]
ST_4 : Operation 60 [1/1] (2.32ns)   --->   "store i8 0, i8* %ctx_data_addr_6, align 1" [sha256_impl.c:119]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %4" [sha256_impl.c:118]
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "br label %.loopexit"
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_81 = shl i32 %ctx_datalen_read_2, 3" [sha256_impl.c:125]
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_72 = xor i32 %tmp_81, -1" [sha256_impl.c:125]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_74 = icmp ugt i32 %ctx_bitlen_0_read_1, %tmp_72" [sha256_impl.c:125]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (2.55ns)   --->   "%tmp_75 = add i32 1, %p_read35" [sha256_impl.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.37ns)   --->   "%tmp_102_read3 = select i1 %tmp_74, i32 %tmp_75, i32 %p_read35" [sha256_impl.c:125]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i32 %ctx_bitlen_0_read_1 to i8"
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i32 %ctx_datalen_read_2 to i5"
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_92, i3 0)"
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i32 %ctx_bitlen_0_read_1 to i16"
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i32 %ctx_datalen_read_2 to i13"
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_15 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_100, i3 0)"
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_103 = trunc i32 %ctx_bitlen_0_read_1 to i24"
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_107 = trunc i32 %ctx_datalen_read_2 to i21"
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_19 = call i24 @_ssdm_op_BitConcatenate.i24.i21.i3(i21 %tmp_107, i3 0)"
ST_4 : Operation 77 [1/1] (2.55ns)   --->   "%ctx_bitlen = add i32 %ctx_bitlen_0_read_1, %tmp_81" [sha256_impl.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (2.31ns)   --->   "%ctx_bitlen_cast3 = add i24 %tmp_19, %tmp_103" [sha256_impl.c:126]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (2.07ns)   --->   "%ctx_bitlen_cast = add i16 %tmp_15, %tmp_96" [sha256_impl.c:126]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.91ns)   --->   "%tmp_76 = add i8 %tmp_89, %tmp_17" [sha256_impl.c:126]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%ctx_data_addr_3 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 63" [sha256_impl.c:126]
ST_4 : Operation 82 [1/1] (2.32ns)   --->   "store i8 %tmp_76, i8* %ctx_data_addr_3, align 1" [sha256_impl.c:126]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ctx_bitlen_cast, i32 8, i32 15)" [sha256_impl.c:127]
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%ctx_data_addr_4 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 62" [sha256_impl.c:127]
ST_4 : Operation 85 [1/1] (2.32ns)   --->   "store i8 %tmp_77, i8* %ctx_data_addr_4, align 1" [sha256_impl.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %ctx_bitlen_cast3, i32 16, i32 23)" [sha256_impl.c:128]
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ctx_bitlen, i32 24, i32 31)" [sha256_impl.c:129]
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_111 = trunc i32 %tmp_102_read3 to i8" [sha256_impl.c:130]
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_102_read3, i32 8, i32 15)" [sha256_impl.c:131]
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_102_read3, i32 16, i32 23)" [sha256_impl.c:132]
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_102_read3, i32 24, i32 31)" [sha256_impl.c:133]

 <State 5> : 4.87ns
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%i_0_in = phi i32 [ %i, %1 ], [ %ctx_datalen_read_2, %.preheader3.preheader ]"
ST_5 : Operation 93 [1/1] (2.55ns)   --->   "%i = add i32 %i_0_in, 1" [sha256_impl.c:109]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i_0_in, 55" [sha256_impl.c:110]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit15, label %1" [sha256_impl.c:110]
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_68 = zext i32 %i to i64" [sha256_impl.c:111]
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%ctx_data_addr_1 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %tmp_68" [sha256_impl.c:111]
ST_5 : Operation 98 [1/1] (2.32ns)   --->   "store i8 0, i8* %ctx_data_addr_1, align 1" [sha256_impl.c:111]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader3" [sha256_impl.c:111]
ST_5 : Operation 100 [1/1] (1.76ns)   --->   "br label %.loopexit"

 <State 6> : 2.32ns
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%ctx_state = phi i32 [ %ctx_state_0_ret4, %.loopexit.loopexit ], [ %p_read16, %.loopexit.loopexit15 ]" [sha256_impl.c:117]
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%ctx_state_1 = phi i32 [ %ctx_state_1_ret5, %.loopexit.loopexit ], [ %p_read27, %.loopexit.loopexit15 ]" [sha256_impl.c:117]
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%ctx_state_2 = phi i32 [ %ctx_state_2_ret6, %.loopexit.loopexit ], [ %p_read48, %.loopexit.loopexit15 ]" [sha256_impl.c:117]
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%ctx_state_3 = phi i32 [ %ctx_state_3_ret7, %.loopexit.loopexit ], [ %p_read_9, %.loopexit.loopexit15 ]" [sha256_impl.c:117]
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%ctx_state_4 = phi i32 [ %ctx_state_4_ret8, %.loopexit.loopexit ], [ %p_read_8, %.loopexit.loopexit15 ]" [sha256_impl.c:117]
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%ctx_state_5 = phi i32 [ %ctx_state_5_ret9, %.loopexit.loopexit ], [ %p_read_7, %.loopexit.loopexit15 ]" [sha256_impl.c:117]
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%ctx_state_6 = phi i32 [ %ctx_state_6_ret1, %.loopexit.loopexit ], [ %p_read_6, %.loopexit.loopexit15 ]" [sha256_impl.c:117]
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%ctx_state_7 = phi i32 [ %ctx_state_7_ret1, %.loopexit.loopexit ], [ %p_read, %.loopexit.loopexit15 ]" [sha256_impl.c:117]
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%ctx_data_addr_5 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 61" [sha256_impl.c:128]
ST_6 : Operation 110 [1/1] (2.32ns)   --->   "store i8 %tmp_78, i8* %ctx_data_addr_5, align 1" [sha256_impl.c:128]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%ctx_data_addr_7 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 60" [sha256_impl.c:129]
ST_6 : Operation 112 [1/1] (2.32ns)   --->   "store i8 %tmp_79, i8* %ctx_data_addr_7, align 1" [sha256_impl.c:129]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

 <State 7> : 2.32ns
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%ctx_data_addr_8 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 59" [sha256_impl.c:130]
ST_7 : Operation 114 [1/1] (2.32ns)   --->   "store i8 %tmp_111, i8* %ctx_data_addr_8, align 1" [sha256_impl.c:130]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%ctx_data_addr_9 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 58" [sha256_impl.c:131]
ST_7 : Operation 116 [1/1] (2.32ns)   --->   "store i8 %tmp_80, i8* %ctx_data_addr_9, align 1" [sha256_impl.c:131]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

 <State 8> : 2.32ns
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%ctx_data_addr_10 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 57" [sha256_impl.c:132]
ST_8 : Operation 118 [1/1] (2.32ns)   --->   "store i8 %tmp_82, i8* %ctx_data_addr_10, align 1" [sha256_impl.c:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%ctx_data_addr_11 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 56" [sha256_impl.c:133]
ST_8 : Operation 120 [1/1] (2.32ns)   --->   "store i8 %tmp_83, i8* %ctx_data_addr_11, align 1" [sha256_impl.c:133]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

 <State 9> : 1.77ns
ST_9 : Operation 121 [2/2] (1.76ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state, i32 %ctx_state_1, i32 %ctx_state_2, i32 %ctx_state_3, i32 %ctx_state_4, i32 %ctx_state_5, i32 %ctx_state_6, i32 %ctx_state_7, [64 x i8]* %ctx_data)" [sha256_impl.c:134]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 2.55ns
ST_10 : Operation 122 [1/2] (2.55ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state, i32 %ctx_state_1, i32 %ctx_state_2, i32 %ctx_state_3, i32 %ctx_state_4, i32 %ctx_state_5, i32 %ctx_state_6, i32 %ctx_state_7, [64 x i8]* %ctx_data)" [sha256_impl.c:134]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%ctx_state_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0" [sha256_impl.c:134]
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%ctx_state_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1" [sha256_impl.c:134]
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%ctx_state_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2" [sha256_impl.c:134]
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%ctx_state_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3" [sha256_impl.c:134]
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%ctx_state_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4" [sha256_impl.c:134]
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%ctx_state_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5" [sha256_impl.c:134]
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%ctx_state_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6" [sha256_impl.c:134]
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%ctx_state_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7" [sha256_impl.c:134]
ST_10 : Operation 131 [1/1] (1.76ns)   --->   "br label %6" [sha256_impl.c:138]

 <State 11> : 8.52ns
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%i_3 = phi i3 [ 0, %.loopexit ], [ %i_6, %7 ]"
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%i_3_cast1 = zext i3 %i_3 to i5" [sha256_impl.c:138]
ST_11 : Operation 134 [1/1] (1.13ns)   --->   "%tmp_84 = icmp eq i3 %i_3, -4" [sha256_impl.c:138]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_11 : Operation 136 [1/1] (1.65ns)   --->   "%i_6 = add i3 %i_3, 1" [sha256_impl.c:138]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp_84, label %8, label %7" [sha256_impl.c:138]
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_114 = trunc i3 %i_3 to i2" [sha256_impl.c:138]
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_85 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_114, i3 0)" [sha256_impl.c:139]
ST_11 : Operation 140 [1/1] (1.78ns)   --->   "%tmp_86 = sub i5 -8, %tmp_85" [sha256_impl.c:139]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i5 %tmp_86 to i32" [sha256_impl.c:139]
ST_11 : Operation 142 [1/1] (4.42ns)   --->   "%tmp_87 = lshr i32 %ctx_state_0_ret, %tmp_109_cast" [sha256_impl.c:139]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_116 = trunc i32 %tmp_87 to i8" [sha256_impl.c:139]
ST_11 : Operation 144 [1/1] (4.42ns)   --->   "%tmp_90 = lshr i32 %ctx_state_1_ret, %tmp_109_cast" [sha256_impl.c:140]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_117 = trunc i32 %tmp_90 to i8" [sha256_impl.c:140]
ST_11 : Operation 146 [1/1] (1.01ns)   --->   "%tmp_91 = xor i3 %i_3, -4" [sha256_impl.c:140]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_93 = zext i3 %tmp_91 to i64" [sha256_impl.c:140]
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%hash_addr_1 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_93" [sha256_impl.c:140]
ST_11 : Operation 149 [1/1] (2.32ns)   --->   "store i8 %tmp_117, i8* %hash_addr_1, align 1" [sha256_impl.c:140]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_11 : Operation 150 [1/1] (4.42ns)   --->   "%tmp_94 = lshr i32 %ctx_state_2_ret, %tmp_109_cast" [sha256_impl.c:141]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_118 = trunc i32 %tmp_94 to i8" [sha256_impl.c:141]
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_95 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %i_3)" [sha256_impl.c:141]
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_97 = zext i4 %tmp_95 to i64" [sha256_impl.c:141]
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%hash_addr_2 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_97" [sha256_impl.c:141]
ST_11 : Operation 155 [1/1] (2.32ns)   --->   "store i8 %tmp_118, i8* %hash_addr_2, align 1" [sha256_impl.c:141]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_11 : Operation 156 [1/1] (4.42ns)   --->   "%tmp_98 = lshr i32 %ctx_state_3_ret, %tmp_109_cast" [sha256_impl.c:142]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_119 = trunc i32 %tmp_98 to i8" [sha256_impl.c:142]
ST_11 : Operation 158 [1/1] (4.42ns)   --->   "%tmp_101 = lshr i32 %ctx_state_4_ret, %tmp_109_cast" [sha256_impl.c:143]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_120 = trunc i32 %tmp_101 to i8" [sha256_impl.c:143]
ST_11 : Operation 160 [1/1] (4.42ns)   --->   "%tmp_105 = lshr i32 %ctx_state_5_ret, %tmp_109_cast" [sha256_impl.c:144]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i32 %tmp_105 to i8" [sha256_impl.c:144]
ST_11 : Operation 162 [1/1] (4.42ns)   --->   "%tmp_109 = lshr i32 %ctx_state_6_ret, %tmp_109_cast" [sha256_impl.c:145]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_122 = trunc i32 %tmp_109 to i8" [sha256_impl.c:145]
ST_11 : Operation 164 [1/1] (4.42ns)   --->   "%tmp_112 = lshr i32 %ctx_state_7_ret, %tmp_109_cast" [sha256_impl.c:146]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i32 %tmp_112 to i8" [sha256_impl.c:146]
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "ret void"

 <State 12> : 2.32ns
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_88 = zext i3 %i_3 to i64" [sha256_impl.c:139]
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%hash_addr = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_88" [sha256_impl.c:139]
ST_12 : Operation 169 [1/1] (2.32ns)   --->   "store i8 %tmp_116, i8* %hash_addr, align 1" [sha256_impl.c:139]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_123_cast8 = sext i3 %tmp_91 to i4" [sha256_impl.c:142]
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_99 = zext i4 %tmp_123_cast8 to i64" [sha256_impl.c:142]
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%hash_addr_3 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_99" [sha256_impl.c:142]
ST_12 : Operation 173 [1/1] (2.32ns)   --->   "store i8 %tmp_119, i8* %hash_addr_3, align 1" [sha256_impl.c:142]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

 <State 13> : 4.10ns
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_102 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 -2, i3 %i_3)" [sha256_impl.c:143]
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_104 = zext i5 %tmp_102 to i64" [sha256_impl.c:143]
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%hash_addr_4 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_104" [sha256_impl.c:143]
ST_13 : Operation 177 [1/1] (2.32ns)   --->   "store i8 %tmp_120, i8* %hash_addr_4, align 1" [sha256_impl.c:143]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_13 : Operation 178 [1/1] (1.78ns)   --->   "%tmp_106 = add i5 -12, %i_3_cast1" [sha256_impl.c:144]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_108 = zext i5 %tmp_106 to i64" [sha256_impl.c:144]
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%hash_addr_5 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_108" [sha256_impl.c:144]
ST_13 : Operation 181 [1/1] (2.32ns)   --->   "store i8 %tmp_121, i8* %hash_addr_5, align 1" [sha256_impl.c:144]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>

 <State 14> : 2.32ns
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_135_cast7 = sext i4 %tmp_95 to i5" [sha256_impl.c:145]
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_110 = zext i5 %tmp_135_cast7 to i64" [sha256_impl.c:145]
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%hash_addr_6 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_110" [sha256_impl.c:145]
ST_14 : Operation 185 [1/1] (2.32ns)   --->   "store i8 %tmp_122, i8* %hash_addr_6, align 1" [sha256_impl.c:145]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_139_cast6 = sext i3 %tmp_91 to i5" [sha256_impl.c:146]
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_113 = zext i5 %tmp_139_cast6 to i64" [sha256_impl.c:146]
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%hash_addr_7 = getelementptr [64 x i8]* %hash, i64 0, i64 %tmp_113" [sha256_impl.c:146]
ST_14 : Operation 189 [1/1] (2.32ns)   --->   "store i8 %tmp_123, i8* %hash_addr_7, align 1" [sha256_impl.c:146]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "br label %6" [sha256_impl.c:138]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.47ns
The critical path consists of the following:
	wire read on port 'ctx_datalen_read' [25]  (0 ns)
	'icmp' operation ('tmp', sha256_impl.c:108) [26]  (2.47 ns)

 <State 2>: 5.01ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('ctx.datalen') ('i', sha256_impl.c:114) [34]  (0 ns)
	'add' operation ('i', sha256_impl.c:114) [35]  (2.55 ns)
	'icmp' operation ('icmp', sha256_impl.c:115) [37]  (2.46 ns)

 <State 3>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ret1', sha256_impl.c:117) to 'sha256_transform' [45]  (2.55 ns)

 <State 4>: 4.4ns
The critical path consists of the following:
	'add' operation ('ctx_bitlen_cast', sha256_impl.c:126) [107]  (2.08 ns)
	'store' operation (sha256_impl.c:127) of variable 'tmp_77', sha256_impl.c:127 on array 'ctx_data' [113]  (2.32 ns)

 <State 5>: 4.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('ctx.datalen') ('i', sha256_impl.c:109) [71]  (0 ns)
	'add' operation ('i', sha256_impl.c:109) [72]  (2.55 ns)
	'getelementptr' operation ('ctx_data_addr_1', sha256_impl.c:111) [77]  (0 ns)
	'store' operation (sha256_impl.c:111) of constant 0 on array 'ctx_data' [78]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_data_addr_5', sha256_impl.c:128) [115]  (0 ns)
	'store' operation (sha256_impl.c:128) of variable 'tmp_78', sha256_impl.c:128 on array 'ctx_data' [116]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_data_addr_8', sha256_impl.c:130) [121]  (0 ns)
	'store' operation (sha256_impl.c:130) of variable 'tmp_111', sha256_impl.c:130 on array 'ctx_data' [122]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_data_addr_10', sha256_impl.c:132) [127]  (0 ns)
	'store' operation (sha256_impl.c:132) of variable 'tmp_82', sha256_impl.c:132 on array 'ctx_data' [128]  (2.32 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ret', sha256_impl.c:134) to 'sha256_transform' [132]  (1.77 ns)

 <State 10>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ret', sha256_impl.c:134) to 'sha256_transform' [132]  (2.55 ns)

 <State 11>: 8.52ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256_impl.c:138) [143]  (0 ns)
	'sub' operation ('tmp_86', sha256_impl.c:139) [152]  (1.78 ns)
	'lshr' operation ('tmp_90', sha256_impl.c:140) [159]  (4.42 ns)
	'store' operation (sha256_impl.c:140) of variable 'tmp_117', sha256_impl.c:140 on array 'hash' [164]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('hash_addr', sha256_impl.c:139) [157]  (0 ns)
	'store' operation (sha256_impl.c:139) of variable 'tmp_116', sha256_impl.c:139 on array 'hash' [158]  (2.32 ns)

 <State 13>: 4.1ns
The critical path consists of the following:
	'add' operation ('tmp_106', sha256_impl.c:144) [185]  (1.78 ns)
	'getelementptr' operation ('hash_addr_5', sha256_impl.c:144) [187]  (0 ns)
	'store' operation (sha256_impl.c:144) of variable 'tmp_121', sha256_impl.c:144 on array 'hash' [188]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('hash_addr_6', sha256_impl.c:145) [193]  (0 ns)
	'store' operation (sha256_impl.c:145) of variable 'tmp_122', sha256_impl.c:145 on array 'hash' [194]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
