

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Mar 06 12:40:04 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16   000000                     
    17                           ; Generated 25/07/2024 GMT
    18                           ; 
    19                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F4550 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51   000FE0                     bsr             equ	4064
    52   000FE9                     fsr0            equ	4073
    53   000FEA                     fsr0h           equ	4074
    54   000FE9                     fsr0l           equ	4073
    55   000FE1                     fsr1            equ	4065
    56   000FE2                     fsr1h           equ	4066
    57   000FE1                     fsr1l           equ	4065
    58   000FD9                     fsr2            equ	4057
    59   000FDA                     fsr2h           equ	4058
    60   000FD9                     fsr2l           equ	4057
    61   000FEF                     indf0           equ	4079
    62   000FE7                     indf1           equ	4071
    63   000FDF                     indf2           equ	4063
    64   000FF2                     intcon          equ	4082
    65   000000                     nvmcon          equ	0
    66   000FF9                     pcl             equ	4089
    67   000FFA                     pclath          equ	4090
    68   000FFB                     pclatu          equ	4091
    69   000FEB                     plusw0          equ	4075
    70   000FE3                     plusw1          equ	4067
    71   000FDB                     plusw2          equ	4059
    72   000FED                     postdec0        equ	4077
    73   000FE5                     postdec1        equ	4069
    74   000FDD                     postdec2        equ	4061
    75   000FEE                     postinc0        equ	4078
    76   000FE6                     postinc1        equ	4070
    77   000FDE                     postinc2        equ	4062
    78   000FEC                     preinc0         equ	4076
    79   000FE4                     preinc1         equ	4068
    80   000FDC                     preinc2         equ	4060
    81   000FF3                     prod            equ	4083
    82   000FF4                     prodh           equ	4084
    83   000FF3                     prodl           equ	4083
    84   000FD8                     status          equ	4056
    85   000FF5                     tablat          equ	4085
    86   000FF6                     tblptr          equ	4086
    87   000FF7                     tblptrh         equ	4087
    88   000FF6                     tblptrl         equ	4086
    89   000FF8                     tblptru         equ	4088
    90   000FFD                     tosl            equ	4093
    91   000FE8                     wreg            equ	4072
    92   000F62                     SPPDATA         equ	3938	;# 
    93   000F63                     SPPCFG          equ	3939	;# 
    94   000F64                     SPPEPS          equ	3940	;# 
    95   000F65                     SPPCON          equ	3941	;# 
    96   000F66                     UFRM            equ	3942	;# 
    97   000F66                     UFRML           equ	3942	;# 
    98   000F67                     UFRMH           equ	3943	;# 
    99   000F68                     UIR             equ	3944	;# 
   100   000F69                     UIE             equ	3945	;# 
   101   000F6A                     UEIR            equ	3946	;# 
   102   000F6B                     UEIE            equ	3947	;# 
   103   000F6C                     USTAT           equ	3948	;# 
   104   000F6D                     UCON            equ	3949	;# 
   105   000F6E                     UADDR           equ	3950	;# 
   106   000F6F                     UCFG            equ	3951	;# 
   107   000F70                     UEP0            equ	3952	;# 
   108   000F71                     UEP1            equ	3953	;# 
   109   000F72                     UEP2            equ	3954	;# 
   110   000F73                     UEP3            equ	3955	;# 
   111   000F74                     UEP4            equ	3956	;# 
   112   000F75                     UEP5            equ	3957	;# 
   113   000F76                     UEP6            equ	3958	;# 
   114   000F77                     UEP7            equ	3959	;# 
   115   000F78                     UEP8            equ	3960	;# 
   116   000F79                     UEP9            equ	3961	;# 
   117   000F7A                     UEP10           equ	3962	;# 
   118   000F7B                     UEP11           equ	3963	;# 
   119   000F7C                     UEP12           equ	3964	;# 
   120   000F7D                     UEP13           equ	3965	;# 
   121   000F7E                     UEP14           equ	3966	;# 
   122   000F7F                     UEP15           equ	3967	;# 
   123   000F80                     PORTA           equ	3968	;# 
   124   000F81                     PORTB           equ	3969	;# 
   125   000F82                     PORTC           equ	3970	;# 
   126   000F83                     PORTD           equ	3971	;# 
   127   000F84                     PORTE           equ	3972	;# 
   128   000F89                     LATA            equ	3977	;# 
   129   000F8A                     LATB            equ	3978	;# 
   130   000F8B                     LATC            equ	3979	;# 
   131   000F8C                     LATD            equ	3980	;# 
   132   000F8D                     LATE            equ	3981	;# 
   133   000F92                     TRISA           equ	3986	;# 
   134   000F92                     DDRA            equ	3986	;# 
   135   000F93                     TRISB           equ	3987	;# 
   136   000F93                     DDRB            equ	3987	;# 
   137   000F94                     TRISC           equ	3988	;# 
   138   000F94                     DDRC            equ	3988	;# 
   139   000F95                     TRISD           equ	3989	;# 
   140   000F95                     DDRD            equ	3989	;# 
   141   000F96                     TRISE           equ	3990	;# 
   142   000F96                     DDRE            equ	3990	;# 
   143   000F9B                     OSCTUNE         equ	3995	;# 
   144   000F9D                     PIE1            equ	3997	;# 
   145   000F9E                     PIR1            equ	3998	;# 
   146   000F9F                     IPR1            equ	3999	;# 
   147   000FA0                     PIE2            equ	4000	;# 
   148   000FA1                     PIR2            equ	4001	;# 
   149   000FA2                     IPR2            equ	4002	;# 
   150   000FA6                     EECON1          equ	4006	;# 
   151   000FA7                     EECON2          equ	4007	;# 
   152   000FA8                     EEDATA          equ	4008	;# 
   153   000FA9                     EEADR           equ	4009	;# 
   154   000FAB                     RCSTA           equ	4011	;# 
   155   000FAB                     RCSTA1          equ	4011	;# 
   156   000FAC                     TXSTA           equ	4012	;# 
   157   000FAC                     TXSTA1          equ	4012	;# 
   158   000FAD                     TXREG           equ	4013	;# 
   159   000FAD                     TXREG1          equ	4013	;# 
   160   000FAE                     RCREG           equ	4014	;# 
   161   000FAE                     RCREG1          equ	4014	;# 
   162   000FAF                     SPBRG           equ	4015	;# 
   163   000FAF                     SPBRG1          equ	4015	;# 
   164   000FB0                     SPBRGH          equ	4016	;# 
   165   000FB1                     T3CON           equ	4017	;# 
   166   000FB2                     TMR3            equ	4018	;# 
   167   000FB2                     TMR3L           equ	4018	;# 
   168   000FB3                     TMR3H           equ	4019	;# 
   169   000FB4                     CMCON           equ	4020	;# 
   170   000FB5                     CVRCON          equ	4021	;# 
   171   000FB6                     ECCP1AS         equ	4022	;# 
   172   000FB6                     CCP1AS          equ	4022	;# 
   173   000FB7                     ECCP1DEL        equ	4023	;# 
   174   000FB7                     CCP1DEL         equ	4023	;# 
   175   000FB8                     BAUDCON         equ	4024	;# 
   176   000FB8                     BAUDCTL         equ	4024	;# 
   177   000FBA                     CCP2CON         equ	4026	;# 
   178   000FBB                     CCPR2           equ	4027	;# 
   179   000FBB                     CCPR2L          equ	4027	;# 
   180   000FBC                     CCPR2H          equ	4028	;# 
   181   000FBD                     CCP1CON         equ	4029	;# 
   182   000FBD                     ECCP1CON        equ	4029	;# 
   183   000FBE                     CCPR1           equ	4030	;# 
   184   000FBE                     CCPR1L          equ	4030	;# 
   185   000FBF                     CCPR1H          equ	4031	;# 
   186   000FC0                     ADCON2          equ	4032	;# 
   187   000FC1                     ADCON1          equ	4033	;# 
   188   000FC2                     ADCON0          equ	4034	;# 
   189   000FC3                     ADRES           equ	4035	;# 
   190   000FC3                     ADRESL          equ	4035	;# 
   191   000FC4                     ADRESH          equ	4036	;# 
   192   000FC5                     SSPCON2         equ	4037	;# 
   193   000FC6                     SSPCON1         equ	4038	;# 
   194   000FC7                     SSPSTAT         equ	4039	;# 
   195   000FC8                     SSPADD          equ	4040	;# 
   196   000FC9                     SSPBUF          equ	4041	;# 
   197   000FCA                     T2CON           equ	4042	;# 
   198   000FCB                     PR2             equ	4043	;# 
   199   000FCB                     MEMCON          equ	4043	;# 
   200   000FCC                     TMR2            equ	4044	;# 
   201   000FCD                     T1CON           equ	4045	;# 
   202   000FCE                     TMR1            equ	4046	;# 
   203   000FCE                     TMR1L           equ	4046	;# 
   204   000FCF                     TMR1H           equ	4047	;# 
   205   000FD0                     RCON            equ	4048	;# 
   206   000FD1                     WDTCON          equ	4049	;# 
   207   000FD2                     HLVDCON         equ	4050	;# 
   208   000FD2                     LVDCON          equ	4050	;# 
   209   000FD3                     OSCCON          equ	4051	;# 
   210   000FD5                     T0CON           equ	4053	;# 
   211   000FD6                     TMR0            equ	4054	;# 
   212   000FD6                     TMR0L           equ	4054	;# 
   213   000FD7                     TMR0H           equ	4055	;# 
   214   000FD8                     STATUS          equ	4056	;# 
   215   000FD9                     FSR2            equ	4057	;# 
   216   000FD9                     FSR2L           equ	4057	;# 
   217   000FDA                     FSR2H           equ	4058	;# 
   218   000FDB                     PLUSW2          equ	4059	;# 
   219   000FDC                     PREINC2         equ	4060	;# 
   220   000FDD                     POSTDEC2        equ	4061	;# 
   221   000FDE                     POSTINC2        equ	4062	;# 
   222   000FDF                     INDF2           equ	4063	;# 
   223   000FE0                     BSR             equ	4064	;# 
   224   000FE1                     FSR1            equ	4065	;# 
   225   000FE1                     FSR1L           equ	4065	;# 
   226   000FE2                     FSR1H           equ	4066	;# 
   227   000FE3                     PLUSW1          equ	4067	;# 
   228   000FE4                     PREINC1         equ	4068	;# 
   229   000FE5                     POSTDEC1        equ	4069	;# 
   230   000FE6                     POSTINC1        equ	4070	;# 
   231   000FE7                     INDF1           equ	4071	;# 
   232   000FE8                     WREG            equ	4072	;# 
   233   000FE9                     FSR0            equ	4073	;# 
   234   000FE9                     FSR0L           equ	4073	;# 
   235   000FEA                     FSR0H           equ	4074	;# 
   236   000FEB                     PLUSW0          equ	4075	;# 
   237   000FEC                     PREINC0         equ	4076	;# 
   238   000FED                     POSTDEC0        equ	4077	;# 
   239   000FEE                     POSTINC0        equ	4078	;# 
   240   000FEF                     INDF0           equ	4079	;# 
   241   000FF0                     INTCON3         equ	4080	;# 
   242   000FF1                     INTCON2         equ	4081	;# 
   243   000FF2                     INTCON          equ	4082	;# 
   244   000FF3                     PROD            equ	4083	;# 
   245   000FF3                     PRODL           equ	4083	;# 
   246   000FF4                     PRODH           equ	4084	;# 
   247   000FF5                     TABLAT          equ	4085	;# 
   248   000FF6                     TBLPTR          equ	4086	;# 
   249   000FF6                     TBLPTRL         equ	4086	;# 
   250   000FF7                     TBLPTRH         equ	4087	;# 
   251   000FF8                     TBLPTRU         equ	4088	;# 
   252   000FF9                     PCLAT           equ	4089	;# 
   253   000FF9                     PC              equ	4089	;# 
   254   000FF9                     PCL             equ	4089	;# 
   255   000FFA                     PCLATH          equ	4090	;# 
   256   000FFB                     PCLATU          equ	4091	;# 
   257   000FFC                     STKPTR          equ	4092	;# 
   258   000FFD                     TOS             equ	4093	;# 
   259   000FFD                     TOSL            equ	4093	;# 
   260   000FFE                     TOSH            equ	4094	;# 
   261   000FFF                     TOSU            equ	4095	;# 
   262   007E52                     _TMR2ON         set	32338
   263   007CA2                     _TRISC2         set	31906
   264   007CA1                     _TRISC1         set	31905
   265   000FBA                     _CCP2CON        set	4026
   266   000FBB                     _CCPR2L         set	4027
   267   000FCA                     _T2CON          set	4042
   268   000FCB                     _PR2            set	4043
   269   000FCC                     _TMR2           set	4044
   270   000F8C                     _LATD           set	3980
   271   000F95                     _TRISD          set	3989
   272                           
   273                           ; #config settings
   274                           
   275                           	psect	cinit
   276   00081E                     __pcinit:
   277                           	callstack 0
   278   00081E                     start_initialization:
   279                           	callstack 0
   280   00081E                     __initialization:
   281                           	callstack 0
   282   00081E                     end_of_initialization:
   283                           	callstack 0
   284   00081E                     __end_of__initialization:
   285                           	callstack 0
   286   00081E  9001               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   287   000820  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   288   000822  0100               	movlb	0
   289   000824  EF01  F004         	goto	_main	;jump to C main() function
   290                           
   291                           	psect	cstackCOMRAM
   292   000000                     __pcstackCOMRAM:
   293                           	callstack 0
   294   000000                     
   295                           ; 1 bytes @ 0x0
   296 ;;
   297 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   298 ;;
   299 ;; *************** function _main *****************
   300 ;; Defined at:
   301 ;;		line 7 in file "PruebaCCP.c"
   302 ;; Parameters:    Size  Location     Type
   303 ;;		None
   304 ;; Auto vars:     Size  Location     Type
   305 ;;  i               1    0        unsigned char 
   306 ;; Return value:  Size  Location     Type
   307 ;;                  1    wreg      void 
   308 ;; Registers used:
   309 ;;		wreg, status,2
   310 ;; Tracked objects:
   311 ;;		On entry : 0/0
   312 ;;		On exit  : 0/0
   313 ;;		Unchanged: 0/0
   314 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   315 ;;      Params:         0       0       0       0       0       0       0       0       0
   316 ;;      Locals:         0       0       0       0       0       0       0       0       0
   317 ;;      Temps:          0       0       0       0       0       0       0       0       0
   318 ;;      Totals:         0       0       0       0       0       0       0       0       0
   319 ;;Total ram usage:        0 bytes
   320 ;; Hardware stack levels required when called: 1
   321 ;; This function calls:
   322 ;;		Nothing
   323 ;; This function is called by:
   324 ;;		Startup code after reset
   325 ;; This function uses a non-reentrant model
   326 ;;
   327                           
   328                           	psect	text0
   329   000802                     __ptext0:
   330                           	callstack 0
   331   000802                     _main:
   332                           	callstack 30
   333                           
   334                           ;PruebaCCP.c: 8: unsigned char i;;PruebaCCP.c: 9: TRISC1=0;
   335                           
   336                           ;incstack = 0
   337   000802  9294               	bcf	3988,1,c	;volatile
   338                           
   339                           ;PruebaCCP.c: 10: TRISC2=0;
   340   000804  9494               	bcf	3988,2,c	;volatile
   341                           
   342                           ;PruebaCCP.c: 11: TRISD=0;
   343   000806  6A95               	clrf	149,c	;volatile
   344                           
   345                           ;PruebaCCP.c: 12: LATD=0;
   346   000808  6A8C               	clrf	140,c	;volatile
   347                           
   348                           ;PruebaCCP.c: 13: TMR2=0;
   349   00080A  6ACC               	clrf	204,c	;volatile
   350                           
   351                           ;PruebaCCP.c: 14: PR2=249;
   352   00080C  0EF9               	movlw	249
   353   00080E  6ECB               	movwf	203,c	;volatile
   354                           
   355                           ;PruebaCCP.c: 15: T2CON=0b00000000;
   356   000810  6ACA               	clrf	202,c	;volatile
   357                           
   358                           ;PruebaCCP.c: 16: CCPR2L=249;PruebaCCP.c: 17: ;
   359   000812  0EF9               	movlw	249
   360   000814  6EBB               	movwf	187,c	;volatile
   361                           
   362                           ;PruebaCCP.c: 18: CCP2CON=0b00001100;
   363   000816  0E0C               	movlw	12
   364   000818  6EBA               	movwf	186,c	;volatile
   365                           
   366                           ;PruebaCCP.c: 19: TMR2ON=1;
   367   00081A  84CA               	bsf	4042,2,c	;volatile
   368   00081C                     l25:
   369   00081C  D7FF               	goto	l25
   370   00081E                     __end_of_main:
   371                           	callstack 0
   372                           
   373 ;; *************** function _ISR *****************
   374 ;; Defined at:
   375 ;;		line 46 in file "PruebaCCP.c"
   376 ;; Parameters:    Size  Location     Type
   377 ;;		None
   378 ;; Auto vars:     Size  Location     Type
   379 ;;		None
   380 ;; Return value:  Size  Location     Type
   381 ;;                  1    wreg      void 
   382 ;; Registers used:
   383 ;;		None
   384 ;; Tracked objects:
   385 ;;		On entry : 0/0
   386 ;;		On exit  : 0/0
   387 ;;		Unchanged: 0/0
   388 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   389 ;;      Params:         0       0       0       0       0       0       0       0       0
   390 ;;      Locals:         0       0       0       0       0       0       0       0       0
   391 ;;      Temps:          0       0       0       0       0       0       0       0       0
   392 ;;      Totals:         0       0       0       0       0       0       0       0       0
   393 ;;Total ram usage:        0 bytes
   394 ;; Hardware stack levels used: 1
   395 ;; This function calls:
   396 ;;		Nothing
   397 ;; This function is called by:
   398 ;;		Interrupt level 2
   399 ;; This function uses a non-reentrant model
   400 ;;
   401                           
   402                           	psect	intcode
   403   000008                     __pintcode:
   404                           	callstack 0
   405   000008                     _ISR:
   406                           	callstack 30
   407                           
   408                           ;incstack = 0
   409   000008  8201               	bsf	btemp,1,c	;set compiler interrupt flag (level 2)
   410   00000A  ED14  F004         	call	int_func,f	;refresh shadow registers
   411                           
   412                           	psect	intcode_body
   413   000828                     __pintcode_body:
   414                           	callstack 30
   415   000828                     int_func:
   416                           	callstack 30
   417   000828  0006               	pop		; remove dummy address from shadow register refresh
   418   00082A  9201               	bcf	btemp,1,c	;clear compiler interrupt flag (level 2)
   419   00082C  0011               	retfie		f
   420   00082E                     __end_of_ISR:
   421                           	callstack 0
   422                           
   423                           	psect	smallconst
   424   000800                     __psmallconst:
   425                           	callstack 0
   426   000800  00                 	db	0
   427   000801  00                 	db	0	; dummy byte at the end
   428   000000                     __activetblptr  equ	0
   429                           
   430                           	psect	rparam
   431   000001                     ___rparam_used  equ	1
   432   000000                     ___param_bank   equ	0
   433   000000                     __Lparam        equ	__Lrparam
   434   000000                     __Hparam        equ	__Hrparam
   435                           
   436                           	psect	temp
   437   000001                     btemp:
   438                           	callstack 0
   439   000001                     	ds	1
   440   000001                     int$flags       set	btemp
   441   000002                     wtemp8          set	btemp+1
   442   000002                     ttemp5          set	btemp+1
   443   000005                     ttemp6          set	btemp+4
   444   000009                     ttemp7          set	btemp+8
   445                           
   446                           	psect	idloc
   447                           
   448                           ;Config register IDLOC0 @ 0x200000
   449                           ;	unspecified, using default values
   450   200000                     	org	2097152
   451   200000  FF                 	db	255
   452                           
   453                           ;Config register IDLOC1 @ 0x200001
   454                           ;	unspecified, using default values
   455   200001                     	org	2097153
   456   200001  FF                 	db	255
   457                           
   458                           ;Config register IDLOC2 @ 0x200002
   459                           ;	unspecified, using default values
   460   200002                     	org	2097154
   461   200002  FF                 	db	255
   462                           
   463                           ;Config register IDLOC3 @ 0x200003
   464                           ;	unspecified, using default values
   465   200003                     	org	2097155
   466   200003  FF                 	db	255
   467                           
   468                           ;Config register IDLOC4 @ 0x200004
   469                           ;	unspecified, using default values
   470   200004                     	org	2097156
   471   200004  FF                 	db	255
   472                           
   473                           ;Config register IDLOC5 @ 0x200005
   474                           ;	unspecified, using default values
   475   200005                     	org	2097157
   476   200005  FF                 	db	255
   477                           
   478                           ;Config register IDLOC6 @ 0x200006
   479                           ;	unspecified, using default values
   480   200006                     	org	2097158
   481   200006  FF                 	db	255
   482                           
   483                           ;Config register IDLOC7 @ 0x200007
   484                           ;	unspecified, using default values
   485   200007                     	org	2097159
   486   200007  FF                 	db	255
   487                           
   488                           	psect	config
   489                           
   490                           ;Config register CONFIG1L @ 0x300000
   491                           ;	unspecified, using default values
   492                           ;	PLL Prescaler Selection bits
   493                           ;	PLLDIV = 0x0, unprogrammed default
   494                           ;	System Clock Postscaler Selection bits
   495                           ;	CPUDIV = 0x0, unprogrammed default
   496                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   497                           ;	USBDIV = 0x0, unprogrammed default
   498   300000                     	org	3145728
   499   300000  00                 	db	0
   500                           
   501                           ;Config register CONFIG1H @ 0x300001
   502                           ;	Oscillator Selection bits
   503                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   504                           ;	Fail-Safe Clock Monitor Enable bit
   505                           ;	FCMEN = 0x0, unprogrammed default
   506                           ;	Internal/External Oscillator Switchover bit
   507                           ;	IESO = 0x0, unprogrammed default
   508   300001                     	org	3145729
   509   300001  09                 	db	9
   510                           
   511                           ;Config register CONFIG2L @ 0x300002
   512                           ;	unspecified, using default values
   513                           ;	Power-up Timer Enable bit
   514                           ;	PWRT = 0x1, unprogrammed default
   515                           ;	Brown-out Reset Enable bits
   516                           ;	BOR = 0x3, unprogrammed default
   517                           ;	Brown-out Reset Voltage bits
   518                           ;	BORV = 0x3, unprogrammed default
   519                           ;	USB Voltage Regulator Enable bit
   520                           ;	VREGEN = 0x0, unprogrammed default
   521   300002                     	org	3145730
   522   300002  1F                 	db	31
   523                           
   524                           ;Config register CONFIG2H @ 0x300003
   525                           ;	Watchdog Timer Enable bit
   526                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   527                           ;	Watchdog Timer Postscale Select bits
   528                           ;	WDTPS = 0xF, unprogrammed default
   529   300003                     	org	3145731
   530   300003  1E                 	db	30
   531                           
   532                           ; Padding undefined space
   533   300004                     	org	3145732
   534   300004  FF                 	db	255
   535                           
   536                           ;Config register CONFIG3H @ 0x300005
   537                           ;	unspecified, using default values
   538                           ;	CCP2 MUX bit
   539                           ;	CCP2MX = 0x1, unprogrammed default
   540                           ;	PORTB A/D Enable bit
   541                           ;	PBADEN = 0x1, unprogrammed default
   542                           ;	Low-Power Timer 1 Oscillator Enable bit
   543                           ;	LPT1OSC = 0x0, unprogrammed default
   544                           ;	MCLR Pin Enable bit
   545                           ;	MCLRE = 0x1, unprogrammed default
   546   300005                     	org	3145733
   547   300005  83                 	db	131
   548                           
   549                           ;Config register CONFIG4L @ 0x300006
   550                           ;	unspecified, using default values
   551                           ;	Stack Full/Underflow Reset Enable bit
   552                           ;	STVREN = 0x1, unprogrammed default
   553                           ;	Single-Supply ICSP Enable bit
   554                           ;	LVP = 0x1, unprogrammed default
   555                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   556                           ;	ICPRT = 0x0, unprogrammed default
   557                           ;	Extended Instruction Set Enable bit
   558                           ;	XINST = 0x0, unprogrammed default
   559                           ;	Background Debugger Enable bit
   560                           ;	DEBUG = 0x1, unprogrammed default
   561   300006                     	org	3145734
   562   300006  85                 	db	133
   563                           
   564                           ; Padding undefined space
   565   300007                     	org	3145735
   566   300007  FF                 	db	255
   567                           
   568                           ;Config register CONFIG5L @ 0x300008
   569                           ;	unspecified, using default values
   570                           ;	Code Protection bit
   571                           ;	CP0 = 0x1, unprogrammed default
   572                           ;	Code Protection bit
   573                           ;	CP1 = 0x1, unprogrammed default
   574                           ;	Code Protection bit
   575                           ;	CP2 = 0x1, unprogrammed default
   576                           ;	Code Protection bit
   577                           ;	CP3 = 0x1, unprogrammed default
   578   300008                     	org	3145736
   579   300008  0F                 	db	15
   580                           
   581                           ;Config register CONFIG5H @ 0x300009
   582                           ;	unspecified, using default values
   583                           ;	Boot Block Code Protection bit
   584                           ;	CPB = 0x1, unprogrammed default
   585                           ;	Data EEPROM Code Protection bit
   586                           ;	CPD = 0x1, unprogrammed default
   587   300009                     	org	3145737
   588   300009  C0                 	db	192
   589                           
   590                           ;Config register CONFIG6L @ 0x30000A
   591                           ;	unspecified, using default values
   592                           ;	Write Protection bit
   593                           ;	WRT0 = 0x1, unprogrammed default
   594                           ;	Write Protection bit
   595                           ;	WRT1 = 0x1, unprogrammed default
   596                           ;	Write Protection bit
   597                           ;	WRT2 = 0x1, unprogrammed default
   598                           ;	Write Protection bit
   599                           ;	WRT3 = 0x1, unprogrammed default
   600   30000A                     	org	3145738
   601   30000A  0F                 	db	15
   602                           
   603                           ;Config register CONFIG6H @ 0x30000B
   604                           ;	unspecified, using default values
   605                           ;	Configuration Register Write Protection bit
   606                           ;	WRTC = 0x1, unprogrammed default
   607                           ;	Boot Block Write Protection bit
   608                           ;	WRTB = 0x1, unprogrammed default
   609                           ;	Data EEPROM Write Protection bit
   610                           ;	WRTD = 0x1, unprogrammed default
   611   30000B                     	org	3145739
   612   30000B  E0                 	db	224
   613                           
   614                           ;Config register CONFIG7L @ 0x30000C
   615                           ;	unspecified, using default values
   616                           ;	Table Read Protection bit
   617                           ;	EBTR0 = 0x1, unprogrammed default
   618                           ;	Table Read Protection bit
   619                           ;	EBTR1 = 0x1, unprogrammed default
   620                           ;	Table Read Protection bit
   621                           ;	EBTR2 = 0x1, unprogrammed default
   622                           ;	Table Read Protection bit
   623                           ;	EBTR3 = 0x1, unprogrammed default
   624   30000C                     	org	3145740
   625   30000C  0F                 	db	15
   626                           
   627                           ;Config register CONFIG7H @ 0x30000D
   628                           ;	unspecified, using default values
   629                           ;	Boot Block Table Read Protection bit
   630                           ;	EBTRB = 0x1, unprogrammed default
   631   30000D                     	org	3145741
   632   30000D  40                 	db	64
   633                           tosu	equ	0xFFF
   634                           tosh	equ	0xFFE
   635                           tosl	equ	0xFFD
   636                           stkptr	equ	0xFFC
   637                           pclatu	equ	0xFFB
   638                           pclath	equ	0xFFA
   639                           pcl	equ	0xFF9
   640                           tblptru	equ	0xFF8
   641                           tblptrh	equ	0xFF7
   642                           tblptrl	equ	0xFF6
   643                           tablat	equ	0xFF5
   644                           prodh	equ	0xFF4
   645                           prodl	equ	0xFF3
   646                           indf0	equ	0xFEF
   647                           postinc0	equ	0xFEE
   648                           postdec0	equ	0xFED
   649                           preinc0	equ	0xFEC
   650                           plusw0	equ	0xFEB
   651                           fsr0h	equ	0xFEA
   652                           fsr0l	equ	0xFE9
   653                           wreg	equ	0xFE8
   654                           indf1	equ	0xFE7
   655                           postinc1	equ	0xFE6
   656                           postdec1	equ	0xFE5
   657                           preinc1	equ	0xFE4
   658                           plusw1	equ	0xFE3
   659                           fsr1h	equ	0xFE2
   660                           fsr1l	equ	0xFE1
   661                           bsr	equ	0xFE0
   662                           indf2	equ	0xFDF
   663                           postinc2	equ	0xFDE
   664                           postdec2	equ	0xFDD
   665                           preinc2	equ	0xFDC
   666                           plusw2	equ	0xFDB
   667                           fsr2h	equ	0xFDA
   668                           fsr2l	equ	0xFD9
   669                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _ISR in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _ISR                                                  0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _ISR (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           94      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh          53      0       0      0.0%
BITBIGSFRllll       44      0       0      0.0%
BITBIGSFRllh        37      0       0      0.0%
BITBIGSFRlh         15      0       0      0.0%
BITBIGSFRlllh        7      0       0      0.0%
COMRAM              94      0       0      0.0%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       0      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Mar 06 12:40:04 2025

                     l25 081C                      _PR2 0FCB                      _ISR 0008  
                   ?_ISR 0000                     _LATD 0F8C                     _TMR2 0FCC  
                   _main 0802                     btemp 0001                     start 000E  
           ___param_bank 0000                    ??_ISR 0000                    ?_main 0000  
                  _T2CON 0FCA                    _TRISD 0F95                    ttemp5 0002  
                  ttemp6 0005                    ttemp7 0009                    wtemp8 0002  
        __initialization 081E             __end_of_main 081E                   ??_main 0000  
          __activetblptr 0000                   _CCPR2L 0FBB                   _TMR2ON 7E52  
                 _TRISC1 7CA1                   _TRISC2 7CA2                   isa$std 0001  
           __mediumconst 0000               __accesstop 0060  __end_of__initialization 081E  
          ___rparam_used 0001           __pcstackCOMRAM 0000                  _CCP2CON 0FBA  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 081E                  __ramtop 0800                  __ptext0 0802  
         __pintcode_body 0828     end_of_initialization 081E                  int_func 0828  
    start_initialization 081E              __end_of_ISR 082E                __pintcode 0008  
            __smallconst 0800                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000                 int$flags 0001                 intlevel2 0000  
