<!DOCTYPE html>
<html lang="en" dir="ltr" class="client-nojs">

<!-- Mirrored from en.wikipedia.org/wiki/Multi-core_processor by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 19 Dec 2014 14:46:49 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8" />
<title>Multi-core processor - Wikipedia, the free encyclopedia</title>
<meta name="generator" content="MediaWiki 1.25wmf12" />
<link rel="alternate" href="http://en.wikipedia.org/wiki/android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Multi-core_processor" />
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit" />
<link rel="edit" title="Edit this page" href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit" />
<link rel="apple-touch-icon" href="http://bits.wikimedia.org/apple-touch/wikipedia.png" />
<link rel="shortcut icon" href="http://bits.wikimedia.org/favicon/wikipedia.ico" />
<link rel="search" type="application/opensearchdescription+xml" href="http://en.wikipedia.org/w/opensearch_desc.php" title="Wikipedia (en)" />
<link rel="EditURI" type="application/rsd+xml" href="http://en.wikipedia.org/w/api.php?action=rsd" />
<link rel="alternate" hreflang="x-default" href="http://en.wikipedia.org/wiki/Multi-core_processor" />
<link rel="copyright" href="http://creativecommons.org/licenses/by-sa/3.0/" />
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="http://en.wikipedia.org/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
<link rel="canonical" href="http://en.wikipedia.org/wiki/Multi-core_processor" />
<link rel="stylesheet" href="http://bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cfeatured-articles-links%2CrefToolbar%2Cswitcher%2Cteahouse%7Cext.rtlcite%2Cwikihiero%2CwikimediaBadges%7Cext.uls.nojs%7Cext.visualEditor.viewPageTarget.noscript%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.skinning.interface%7Cmediawiki.ui.button%7Cskins.vector.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector&amp;*" />
<meta name="ResourceLoaderDynamicStyles" content="" />
<link rel="stylesheet" href="http://bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=styles&amp;skin=vector&amp;*" />
<style>a:lang(ar),a:lang(kk-arab),a:lang(mzn),a:lang(ps),a:lang(ur){text-decoration:none}
/* cache key: enwiki:resourceloader:filter:minify-css:7:3904d24a08aa08f6a68dc338f9be277e */</style>
<script src="http://bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector&amp;*"></script>
<script>if(window.mw){
mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Multi-core_processor","wgTitle":"Multi-core processor","wgCurRevisionId":638616961,"wgRevisionId":638616961,"wgArticleId":3503207,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["All articles with dead external links","Articles with dead external links from April 2014","All articles with unsourced statements","Articles with unsourced statements from February 2011","Articles with unsourced statements from January 2009","Articles with specifically marked weasel-worded phrases from December 2007","Articles with unsourced statements from June 2013","Articles with unsourced statements from April 2014","Articles containing potentially dated statements from 2010","All articles containing potentially dated statements","Computer architecture","Digital signal processing","Microprocessors","Parallel computing","Flynn's taxonomy"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Multi-core_processor","wgRelevantArticleId":3503207,"wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"hidesig":true,"preview":false,"publish":false},"wgBetaFeaturesFeatures":[],"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgVisualEditor":{"isPageWatched":false,"pageLanguageCode":"en","pageLanguageDir":"ltr","svgMaxSize":4096,"namespacesWithSubpages":{"6":0,"8":0,"1":true,"2":true,"3":true,"4":true,"5":true,"7":true,"9":true,"10":true,"11":true,"12":true,"13":true,"14":true,"15":true,"100":true,"101":true,"102":true,"103":true,"104":true,"105":true,"106":true,"107":true,"108":true,"109":true,"110":true,"111":true,"830":true,"831":true,"447":true,"2600":false,"828":true,"829":true}},"wikilove-recipient":"","wikilove-anon":0,"wgPoweredByHHVM":true,"wgULSAcceptLanguageList":["zh-tw","zh","en-us","en"],"wgULSCurrentAutonym":"English","wgFlaggedRevsParams":{"tags":{"status":{"levels":1,"quality":2,"pristine":3}}},"wgStableRevisionId":null,"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q555032"});
}</script><script>if(window.mw){
mw.loader.implement("user.options",function($,jQuery){mw.user.options.set({"variant":"en"});},{},{},{});mw.loader.implement("user.tokens",function($,jQuery){mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\"});},{},{},{});
/* cache key: enwiki:resourceloader:filter:minify-js:7:94007ea073e20ad4a3cdce36b2f2e369 */
}</script>
<script>if(window.mw){
mw.loader.load(["mediawiki.page.startup","mediawiki.legacy.wikibits","mediawiki.legacy.ajax","ext.centralauth.centralautologin","mmv.head","ext.visualEditor.viewPageTarget.init","ext.uls.init","ext.uls.interface","ext.centralNotice.bannerController","skins.vector.js"]);
}</script>
<link rel="dns-prefetch" href="http://meta.wikimedia.org/" />
<!--[if lt IE 7]><style type="text/css">body{behavior:url("/w/static-1.25wmf12/skins/Vector/csshover.min.htc")}</style><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr ns-0 ns-subject page-Multi-core_processor skin-vector action-view vector-animateLayout">
		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>

							<div id="siteNotice"><!-- CentralNotice --></div>
						<div class="mw-indicators">
</div>
			<h1 id="firstHeading" class="firstHeading" lang="en"><span dir="auto">Multi-core processor</span></h1>
						<div id="bodyContent" class="mw-body-content">
									<div id="siteSub">From Wikipedia, the free encyclopedia</div>
								<div id="contentSub"></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-navigation">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="thumb tright">
<div class="thumbinner" style="width:192px;"><a href="http://en.wikipedia.org/wiki/File:Dual_Core_Generic.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/e/ec/Dual_Core_Generic.svg/190px-Dual_Core_Generic.svg.png" width="190" height="220" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ec/Dual_Core_Generic.svg/285px-Dual_Core_Generic.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ec/Dual_Core_Generic.svg/380px-Dual_Core_Generic.svg.png 2x" data-file-width="617" data-file-height="715" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="http://en.wikipedia.org/wiki/File:Dual_Core_Generic.svg" class="internal" title="Enlarge"></a></div>
Diagram of a generic dual-core processor, with CPU-local level 1 caches, and a shared, on-die level 2 cache.</div>
</div>
</div>
<div class="thumb tright">
<div class="thumbinner" style="width:152px;"><a href="http://en.wikipedia.org/wiki/File:E6750bs8.jpg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/a/af/E6750bs8.jpg/150px-E6750bs8.jpg" width="150" height="100" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/af/E6750bs8.jpg/225px-E6750bs8.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/af/E6750bs8.jpg/300px-E6750bs8.jpg 2x" data-file-width="900" data-file-height="600" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="http://en.wikipedia.org/wiki/File:E6750bs8.jpg" class="internal" title="Enlarge"></a></div>
An <a href="http://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a> <a href="http://en.wikipedia.org/wiki/Core_2_Duo" title="Core 2 Duo" class="mw-redirect">Core 2 Duo</a> E6750 dual-core processor.</div>
</div>
</div>
<div class="thumb tright">
<div class="thumbinner" style="width:152px;"><a href="http://en.wikipedia.org/wiki/File:Athlon64x2-6400plus.jpg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/f/fb/Athlon64x2-6400plus.jpg/150px-Athlon64x2-6400plus.jpg" width="150" height="100" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/fb/Athlon64x2-6400plus.jpg/225px-Athlon64x2-6400plus.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/fb/Athlon64x2-6400plus.jpg/300px-Athlon64x2-6400plus.jpg 2x" data-file-width="774" data-file-height="518" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="http://en.wikipedia.org/wiki/File:Athlon64x2-6400plus.jpg" class="internal" title="Enlarge"></a></div>
An <a href="http://en.wikipedia.org/wiki/AMD" title="AMD" class="mw-redirect">AMD</a> <a href="http://en.wikipedia.org/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon X2 6400+</a> dual-core processor.</div>
</div>
</div>
<p>A <b>multi-core processor</b> is a single <a href="http://en.wikipedia.org/wiki/Computing" title="Computing">computing</a> component with two or more independent actual <a href="http://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">central processing units</a> (called "cores"), which are the units that read and execute <a href="http://en.wikipedia.org/wiki/Instruction_(computer_science)" title="Instruction (computer science)" class="mw-redirect">program instructions</a>.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1"><span>[</span>1<span>]</span></a></sup> The instructions are ordinary <a href="http://en.wikipedia.org/wiki/Instruction_set" title="Instruction set">CPU instructions</a> such as add, move data, and branch, but the multiple cores can run multiple instructions at the same time, increasing overall speed for programs amenable to <a href="http://en.wikipedia.org/wiki/Parallel_computing" title="Parallel computing">parallel computing</a>.<sup id="cite_ref-2" class="reference"><a href="#cite_note-2"><span>[</span>2<span>]</span></a></sup> Manufacturers typically integrate the cores onto a single <a href="http://en.wikipedia.org/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> <a href="http://en.wikipedia.org/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a> (known as a chip multiprocessor or CMP), or onto multiple dies in a single <a href="http://en.wikipedia.org/wiki/Chip_carrier" title="Chip carrier">chip package</a>.</p>
<p>Processors were originally developed with only one core. In the mid 1980s <a href="http://en.wikipedia.org/wiki/Rockwell_International" title="Rockwell International">Rockwell International</a> manufactured versions of the <a href="http://en.wikipedia.org/wiki/6502" title="6502" class="mw-redirect">6502</a> with two 6502 cores on one chip as the R65C00, R65C21, and R65C29,<sup id="cite_ref-3" class="reference"><a href="#cite_note-3"><span>[</span>3<span>]</span></a></sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4"><span>[</span>4<span>]</span></a></sup> sharing the chip's pins on alternate clock phases. Other multi-core processors were developed in the early 2000s by <a href="http://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a>, <a href="http://en.wikipedia.org/wiki/AMD" title="AMD" class="mw-redirect">AMD</a> and others.</p>
<p>Multicore processors may have two cores (dual-core CPUs, for example <a href="http://en.wikipedia.org/wiki/List_of_AMD_Phenom_microprocessors#.22Callisto.22_.28C2.2FC3.2C_45_nm.2C_Dual-core.29" title="List of AMD Phenom microprocessors">AMD Phenom II X2</a> and <a href="http://en.wikipedia.org/wiki/Intel_Core_Duo" title="Intel Core Duo" class="mw-redirect">Intel Core Duo</a>), four cores (quad-core CPUs, for example <a href="http://en.wikipedia.org/wiki/List_of_AMD_Phenom_microprocessors#.22Zosma.22_.28E0.2C_45_nm.2C_Quad-core.29" title="List of AMD Phenom microprocessors">AMD Phenom II X4</a>, Intel's <a href="http://en.wikipedia.org/wiki/Intel_Core_i5" title="Intel Core i5" class="mw-redirect">i5</a> and <a href="http://en.wikipedia.org/wiki/Intel_Core_i7" title="Intel Core i7" class="mw-redirect">i7</a> processors), six cores (hexa-core CPUs, for example <a href="http://en.wikipedia.org/wiki/List_of_AMD_Phenom_microprocessors#.22Thuban.22_.28E0.2C_45_nm.2C_Hexa-core.29" title="List of AMD Phenom microprocessors">AMD Phenom II X6</a> and <a href="http://en.wikipedia.org/wiki/Gulftown" title="Gulftown">Intel Core i7 Extreme Edition 980X</a>), eight cores (octo-core CPUs, for example <a href="http://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors#.22Westmere-EX.22_.2832_nm.29" title="List of Intel Xeon microprocessors">Intel Xeon E7-2820</a> and <a href="http://en.wikipedia.org/wiki/List_of_AMD_FX_microprocessors" title="List of AMD FX microprocessors">AMD FX-8350</a>), ten cores (for example, <a href="http://en.wikipedia.org/wiki/List_of_Intel_Xeon_microprocessors#.22Westmere-EX.22_.2832_nm.29_Expandable" title="List of Intel Xeon microprocessors">Intel Xeon E7-2850</a>), or more.</p>
<p>A multi-core processor implements <a href="http://en.wikipedia.org/wiki/Multiprocessing" title="Multiprocessing">multiprocessing</a> in a single physical package. Designers may couple cores in a multi-core device tightly or loosely. For example, cores may or may not share <a href="http://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">caches</a>, and they may implement <a href="http://en.wikipedia.org/wiki/Message_passing" title="Message passing">message passing</a> or <a href="http://en.wikipedia.org/wiki/Shared_memory" title="Shared memory">shared memory</a> inter-core communication methods. Common <a href="http://en.wikipedia.org/wiki/Network_topology" title="Network topology">network topologies</a> to interconnect cores include <a href="http://en.wikipedia.org/wiki/Bus_topology" title="Bus topology" class="mw-redirect">bus</a>, ring, two-dimensional mesh, and <a href="http://en.wikipedia.org/wiki/Crossbar_switch" title="Crossbar switch">crossbar</a>. <i><a href="http://en.wikipedia.org/w/index.php?title=Homogeneous_computing&amp;action=edit&amp;redlink=1" class="new" title="Homogeneous computing (page does not exist)">Homogeneous</a></i> multi-core systems include only identical cores, <a href="http://en.wikipedia.org/wiki/Heterogeneous_computing" title="Heterogeneous computing">heterogeneous</a> multi-core systems have cores that are not identical. Just as with single-processor systems, cores in multi-core systems may implement architectures such as <a href="http://en.wikipedia.org/wiki/Superscalar" title="Superscalar">superscalar</a>, <a href="http://en.wikipedia.org/wiki/VLIW" title="VLIW" class="mw-redirect">VLIW</a>, <a href="http://en.wikipedia.org/wiki/Vector_processor" title="Vector processor">vector processing</a>, <a href="http://en.wikipedia.org/wiki/SIMD" title="SIMD">SIMD</a>, or <a href="http://en.wikipedia.org/wiki/Multithreading_(computer_hardware)" title="Multithreading (computer hardware)" class="mw-redirect">multithreading</a>.</p>
<p>Multi-core processors are widely used across many application domains including general-purpose, <a href="http://en.wikipedia.org/wiki/Embedded_processor" title="Embedded processor" class="mw-redirect">embedded</a>, <a href="http://en.wikipedia.org/wiki/Network_processor" title="Network processor">network</a>, <a href="http://en.wikipedia.org/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a> (DSP), and <a href="http://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">graphics</a>.</p>
<p>The improvement in performance gained by the use of a multi-core processor depends very much on the software algorithms used and their implementation. In particular, possible gains are limited by the fraction of the software that can be <a href="http://en.wikipedia.org/wiki/Parallel_processing" title="Parallel processing">run in parallel</a> simultaneously on multiple cores; this effect is described by <a href="http://en.wikipedia.org/wiki/Amdahl%27s_law" title="Amdahl's law">Amdahl's law</a>. In the best case, so-called <a href="http://en.wikipedia.org/wiki/Embarrassingly_parallel" title="Embarrassingly parallel">embarrassingly parallel</a> problems may realize speedup factors near the number of cores, or even more if the problem is split up enough to fit within each core's cache(s), avoiding use of much slower main system memory. Most applications, however, are not accelerated so much unless programmers invest a prohibitive amount of effort in re-factoring the whole problem.<sup id="cite_ref-5" class="reference"><a href="#cite_note-5"><span>[</span>5<span>]</span></a></sup> The parallelization of software is a significant ongoing topic of research.</p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Terminology"><span class="tocnumber">1</span> <span class="toctext">Terminology</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Development"><span class="tocnumber">2</span> <span class="toctext">Development</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Commercial_incentives"><span class="tocnumber">2.1</span> <span class="toctext">Commercial incentives</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Technical_factors"><span class="tocnumber">2.2</span> <span class="toctext">Technical factors</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Advantages"><span class="tocnumber">2.3</span> <span class="toctext">Advantages</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Disadvantages"><span class="tocnumber">2.4</span> <span class="toctext">Disadvantages</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-7"><a href="#Hardware"><span class="tocnumber">3</span> <span class="toctext">Hardware</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#Trends"><span class="tocnumber">3.1</span> <span class="toctext">Trends</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Architecture"><span class="tocnumber">3.2</span> <span class="toctext">Architecture</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="#Software_effects"><span class="tocnumber">4</span> <span class="toctext">Software effects</span></a>
<ul>
<li class="toclevel-2 tocsection-11"><a href="#Licensing"><span class="tocnumber">4.1</span> <span class="toctext">Licensing</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-12"><a href="#Embedded_applications"><span class="tocnumber">5</span> <span class="toctext">Embedded applications</span></a></li>
<li class="toclevel-1 tocsection-13"><a href="#Hardware_examples"><span class="tocnumber">6</span> <span class="toctext">Hardware examples</span></a>
<ul>
<li class="toclevel-2 tocsection-14"><a href="#Commercial"><span class="tocnumber">6.1</span> <span class="toctext">Commercial</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#Free"><span class="tocnumber">6.2</span> <span class="toctext">Free</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#Academic"><span class="tocnumber">6.3</span> <span class="toctext">Academic</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-17"><a href="#Notes"><span class="tocnumber">7</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#See_also"><span class="tocnumber">8</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-19"><a href="#References"><span class="tocnumber">9</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-20"><a href="#External_links"><span class="tocnumber">10</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="Terminology">Terminology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=1" title="Edit section: Terminology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The terms <i>multi-core</i> and <i>dual-core</i> most commonly refer to some sort of <a href="http://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">central processing unit</a> (CPU), but are sometimes also applied to <a href="http://en.wikipedia.org/wiki/Digital_signal_processor" title="Digital signal processor">digital signal processors</a> (DSP) and <a href="http://en.wikipedia.org/wiki/System-on-a-chip" title="System-on-a-chip" class="mw-redirect">system-on-a-chip</a> (SoC). The terms are generally used only to refer to multi-core microprocessors that are manufactured on the <i>same</i> integrated circuit <a href="http://en.wikipedia.org/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a>; separate microprocessor dies in the same package are generally referred to by another name, such as <i><a href="http://en.wikipedia.org/wiki/Multi-chip_module" title="Multi-chip module">multi-chip module</a></i>. This article uses the terms "multi-core" and "dual-core" for CPUs manufactured on the <i>same</i> integrated circuit, unless otherwise noted.</p>
<p>In contrast to multi-core systems, the term <i>multi-CPU</i> refers to multiple physically separate processing-units (which often contain special circuitry to facilitate communication between each other).</p>
<p>The terms <i>many-core</i> and <i>massively multi-core</i> are sometimes used to describe multi-core architectures with an especially high number of cores (tens or hundreds).<sup id="cite_ref-6" class="reference"><a href="#cite_note-6"><span>[</span>6<span>]</span></a></sup></p>
<p>Some systems use many <a href="http://en.wikipedia.org/wiki/Soft_microprocessor" title="Soft microprocessor">soft microprocessor</a> cores placed on a single <a href="http://en.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a>. Each "core" can be considered a "<a href="http://en.wikipedia.org/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">semiconductor intellectual property core</a>" as well as a CPU core<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (February 2011)">citation needed</span></a></i>]</sup>.</p>
<h2><span class="mw-headline" id="Development">Development</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=2" title="Edit section: Development">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>While manufacturing technology improves, reducing the size of individual gates, physical limits of <a href="http://en.wikipedia.org/wiki/Semiconductor" title="Semiconductor">semiconductor</a>-based <a href="http://en.wikipedia.org/wiki/Microelectronics" title="Microelectronics">microelectronics</a> have become a major design concern. These physical limitations can cause significant heat dissipation and data synchronization problems. Various other methods are used to improve CPU performance. Some <i><a href="http://en.wikipedia.org/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">instruction-level parallelism</a></i> (ILP) methods such as <a href="http://en.wikipedia.org/wiki/Superscalar" title="Superscalar">superscalar</a> <a href="http://en.wikipedia.org/wiki/Pipelining" title="Pipelining" class="mw-redirect">pipelining</a> are suitable for many applications, but are inefficient for others that contain difficult-to-predict code. Many applications are better suited to <i><a href="http://en.wikipedia.org/wiki/Thread_level_parallelism" title="Thread level parallelism" class="mw-redirect">thread level parallelism</a></i> (TLP) methods, and multiple independent CPUs are commonly used to increase a system's overall TLP. A combination of increased available space (due to refined manufacturing processes) and the demand for increased TLP led to the development of multi-core CPUs.</p>
<h3><span class="mw-headline" id="Commercial_incentives">Commercial incentives</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=3" title="Edit section: Commercial incentives">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Several business motives drive the development of multi-core architectures. For decades, it was possible to improve performance of a CPU by shrinking the area of the integrated circuit, which drove down the cost per device on the IC. Alternatively, for the same circuit area, more transistors could be used in the design, which increased functionality, especially for CISC architectures. <a href="http://en.wikipedia.org/wiki/Clock_rate" title="Clock rate">Clock rates</a> also increased by orders of magnitude in the decades of the late 20th century, from several megahertz in the 1980s to several gigahertz in the early 2000s.</p>
<p>As the rate of clock speed improvements slowed, increased use of parallel computing in the form of multi-core processors has been pursued to improve overall processing performance. Multiple cores were used on the same CPU chip, which could then lead to better sales of CPU chips with two or more cores. Intel has produced a 48-core processor for research in cloud computing; each core has an X86 architecture.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7"><span>[</span>7<span>]</span></a></sup> Intel has loaded Linux on each core.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8"><span>[</span>8<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Technical_factors">Technical factors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=4" title="Edit section: Technical factors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Since computer manufacturers have long implemented <a href="http://en.wikipedia.org/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">symmetric multiprocessing</a> (SMP) designs using discrete CPUs, the issues regarding implementing multi-core processor architecture and supporting it with software are well known.</p>
<p>Additionally:</p>
<ul>
<li>Using a proven processing-core design without architectural changes reduces design risk significantly.</li>
<li>For general-purpose processors, much of the motivation for multi-core processors comes from greatly diminished gains in processor performance from increasing the <a href="http://en.wikipedia.org/wiki/Frequency_scaling" title="Frequency scaling">operating frequency</a>. This is due to three primary factors:
<ol>
<li>The <i>memory wall</i>; the increasing gap between processor and memory speeds. This, in effect, pushes for cache sizes to be larger in order to mask the latency of memory. This helps only to the extent that memory bandwidth is not the bottleneck in performance.</li>
<li>The <i>ILP wall</i>; the increasing difficulty of finding enough <a href="http://en.wikipedia.org/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">parallelism in a single instruction stream</a> to keep a high-performance single-core processor busy.</li>
<li>The <i>power wall</i>; the trend of consuming exponentially increasing power with each factorial increase of operating frequency. This increase can be mitigated by "<a href="http://en.wikipedia.org/wiki/Die_shrink" title="Die shrink">shrinking</a>" the processor by using smaller traces for the same logic. The <i>power wall</i> poses manufacturing, system design and deployment problems that have not been justified in the face of the diminished gains in performance due to the <i>memory wall</i> and <i>ILP wall</i>.</li>
</ol>
</li>
</ul>
<p>In order to continue delivering regular performance improvements for general-purpose processors, manufacturers such as <a href="http://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a> and <a href="http://en.wikipedia.org/wiki/AMD" title="AMD" class="mw-redirect">AMD</a> have turned to multi-core designs, sacrificing lower manufacturing-costs for higher performance in some applications and systems. Multi-core architectures are being developed, but so are the alternatives. An especially strong contender for established markets is the further integration of peripheral functions into the chip.</p>
<h3><span class="mw-headline" id="Advantages">Advantages</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=5" title="Edit section: Advantages">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The proximity of multiple CPU cores on the same die allows the <a href="http://en.wikipedia.org/wiki/Cache_coherency" title="Cache coherency" class="mw-redirect">cache coherency</a> circuitry to operate at a much higher clock-rate than is possible if the signals have to travel off-chip. Combining equivalent CPUs on a single die significantly improves the performance of <a href="http://en.wikipedia.org/wiki/Cache_snooping" title="Cache snooping" class="mw-redirect">cache snoop</a> (alternative: <a href="http://en.wikipedia.org/wiki/Bus_snooping" title="Bus snooping" class="mw-redirect">Bus snooping</a>) operations. Put simply, this means that <a href="http://en.wikipedia.org/wiki/Discrete_signal" title="Discrete signal" class="mw-redirect">signals</a> between different CPUs travel shorter distances, and therefore those signals <a href="http://en.wikipedia.org/wiki/Degradation_(telecommunications)" title="Degradation (telecommunications)">degrade</a> less. These higher-quality signals allow more data to be sent in a given time period, since individual signals can be shorter and do not need to be repeated as often.</p>
<p>Assuming that the die can physically fit into the package, multi-core CPU designs require much less <a href="http://en.wikipedia.org/wiki/Printed_circuit_board" title="Printed circuit board">printed circuit board (PCB)</a> space than do multi-chip SMP designs. Also, a dual-core processor uses slightly less power than two coupled single-core processors, principally because of the decreased power required to drive signals external to the chip. Furthermore, the cores share some circuitry, like the L2 cache and the interface to the <a href="http://en.wikipedia.org/wiki/Front_side_bus" title="Front side bus" class="mw-redirect">front side bus (FSB)</a>. In terms of competing technologies for the available silicon die area, multi-core design can make use of proven CPU core library designs and produce a product with lower risk of design error than devising a new wider core-design. Also, adding more cache suffers from diminishing returns.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (January 2009)">citation needed</span></a></i>]</sup></p>
<p>Multi-core chips also allow higher performance at lower energy. This can be a big factor in mobile devices that operate on batteries. Since each and every core in multi-core is generally more energy-efficient, the chip becomes more efficient than having a single large monolithic core. This allows higher performance with less energy. The challenge of writing parallel code clearly offsets this benefit.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9"><span>[</span>9<span>]</span></a></sup></p>
<h3><span class="mw-headline" id="Disadvantages">Disadvantages</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=6" title="Edit section: Disadvantages">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Maximizing the usage of the computing resources provided by multi-core processors requires adjustments both to the <a href="http://en.wikipedia.org/wiki/Operating_system" title="Operating system">operating system</a> (OS) support and to existing application software. Also, the ability of multi-core processors to increase application performance depends on the use of multiple threads within applications. The situation is improving: for example the <a href="http://en.wikipedia.org/wiki/Valve_Corporation" title="Valve Corporation">Valve Corporation</a>'s <a href="http://en.wikipedia.org/wiki/Source_engine#Multiprocessor_optimizations" title="Source engine" class="mw-redirect">Source engine</a> offers multi-core support,<sup id="cite_ref-10" class="reference"><a href="#cite_note-10"><span>[</span>10<span>]</span></a></sup><sup id="cite_ref-11" class="reference"><a href="#cite_note-11"><span>[</span>11<span>]</span></a></sup> and <a href="http://en.wikipedia.org/wiki/Crytek" title="Crytek">Crytek</a> has developed similar technologies for <a href="http://en.wikipedia.org/wiki/CryEngine_2" title="CryEngine 2" class="mw-redirect">CryEngine 2</a>, which powers their game, <i><a href="http://en.wikipedia.org/wiki/Crysis" title="Crysis">Crysis</a></i>. <a href="http://en.wikipedia.org/wiki/Emergent_Game_Technologies" title="Emergent Game Technologies" class="mw-redirect">Emergent Game Technologies</a>' <a href="http://en.wikipedia.org/wiki/Gamebryo" title="Gamebryo">Gamebryo</a> engine includes their Floodgate technology,<sup id="cite_ref-12" class="reference"><a href="#cite_note-12"><span>[</span>12<span>]</span></a></sup> which simplifies multi-core development across game platforms. In addition, <a href="http://en.wikipedia.org/wiki/Apple_Inc." title="Apple Inc.">Apple Inc.</a>'s <a href="http://en.wikipedia.org/wiki/OS_X" title="OS X">OS X</a>, starting with <a href="http://en.wikipedia.org/wiki/Mac_OS_X_Snow_Leopard" title="Mac OS X Snow Leopard">Mac OS X Snow Leopard</a>, and <a href="http://en.wikipedia.org/wiki/IOS" title="IOS">iOS</a> starting with iOS 4, have a built-in multi-core facility called <a href="http://en.wikipedia.org/wiki/Grand_Central_Dispatch" title="Grand Central Dispatch">Grand Central Dispatch</a>.</p>
<p>Integration of a multi-core chip drives chip production yields down and they are more difficult to manage thermally than lower-density single-chip designs. Intel has partially countered this first problem by creating its quad-core designs by combining two dual-core on a single die with a unified cache, hence any two working dual-core dies can be used, as opposed to producing four cores on a single die and requiring all four to work to produce a quad-core. From an architectural point of view, ultimately, single CPU designs may make better use of the silicon surface area than multiprocessing cores, so a development commitment to this architecture may carry the risk of obsolescence. Finally, raw processing power is not the only constraint on system performance. Two processing cores sharing the same system bus and memory bandwidth limits the real-world performance advantage. It has been claimed<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Manual_of_Style/Words_to_watch#Unsupported_attributions" title="Wikipedia:Manual of Style/Words to watch"><span title="The material near this tag may use weasel words or too-vague attribution. (December 2007)">by whom?</span></a></i>]</sup> that if a single core is close to being memory-bandwidth limited, then going to dual-core might give 30% to 70% improvement; if memory bandwidth is not a problem, then a 90% improvement can be expected; however, <a href="http://en.wikipedia.org/wiki/Amdahl%27s_law" title="Amdahl's law">Amdahl's law</a> makes this claim dubious.<sup id="cite_ref-Enabling_Technology_of_Multi-core_Processing_for_Medical_Imaging_13-0" class="reference"><a href="#cite_note-Enabling_Technology_of_Multi-core_Processing_for_Medical_Imaging-13"><span>[</span>13<span>]</span></a></sup> It would be possible for an application that used two CPUs to end up running faster on one dual-core if communication between the CPUs was the limiting factor, which would count as more than 100% improvement.</p>
<h2><span class="mw-headline" id="Hardware">Hardware</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=7" title="Edit section: Hardware">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Trends">Trends</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=8" title="Edit section: Trends">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The general trend in processor development has moved from dual-, tri-, quad-, hex-, oct-core chips to ones with tens or even hundreds of cores.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (June 2013)">citation needed</span></a></i>]</sup> In addition, multi-core chips mixed with <a href="http://en.wikipedia.org/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">simultaneous multithreading</a>, memory-on-chip, and special-purpose <a href="http://en.wikipedia.org/wiki/Heterogeneous_computing" title="Heterogeneous computing">"heterogeneous"</a> cores promise further performance and efficiency gains, especially in processing multimedia, recognition and networking applications. There is also a trend of improving energy-efficiency by focusing on performance-per-watt with advanced fine-grain or ultra fine-grain <a href="http://en.wikipedia.org/wiki/Power_management" title="Power management">power management</a> and dynamic <a href="http://en.wikipedia.org/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">voltage</a> and <a href="http://en.wikipedia.org/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">frequency scaling</a> (i.e. <a href="http://en.wikipedia.org/wiki/Laptop" title="Laptop">laptop</a> computers and <a href="http://en.wikipedia.org/wiki/Portable_media_player" title="Portable media player">portable media players</a>).</p>
<h3><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=9" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The composition and balance of the cores in multi-core architecture show great variety. Some architectures use one core design repeated consistently ("homogeneous"), while others use a mixture of different cores, each optimized for a different, "<a href="http://en.wikipedia.org/wiki/Heterogeneous_computing" title="Heterogeneous computing">heterogeneous</a>" role.</p>
<p>The article "CPU designers debate multi-core future" by Rick Merritt, EE Times 2008,<sup id="cite_ref-14" class="reference"><a href="#cite_note-14"><span>[</span>14<span>]</span></a></sup> includes these comments:</p>
<blockquote class="templatequote">
<p>Chuck Moore [...] suggested computers should be more like cellphones, using a variety of specialty cores to run modular software scheduled by a high-level applications programming interface.</p>
<p>[...] Atsushi Hasegawa, a senior chief engineer at <a href="http://en.wikipedia.org/wiki/Renesas" title="Renesas" class="mw-redirect">Renesas</a>, generally agreed. He suggested the cellphone's use of many specialty cores working in concert is a good model for future multi-core designs.</p>
<p>[...] <a href="http://en.wikipedia.org/wiki/Anant_Agarwal" title="Anant Agarwal">Anant Agarwal</a>, founder and chief executive of startup <a href="http://en.wikipedia.org/wiki/Tilera" title="Tilera">Tilera</a>, took the opposing view. He said multi-core chips need to be homogeneous collections of general-purpose cores to keep the software model simple.</p>
</blockquote>
<h2><span class="mw-headline" id="Software_effects">Software effects</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=10" title="Edit section: Software effects">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>An outdated version of an anti-virus application may create a new thread for a scan process, while its <a href="http://en.wikipedia.org/wiki/Graphical_user_interface" title="Graphical user interface">GUI</a> thread waits for commands from the user (e.g. cancel the scan). In such cases, a multi-core architecture is of little benefit for the application itself due to the single thread doing all the heavy lifting and the inability to balance the work evenly across multiple cores. Programming truly multithreaded code often requires complex co-ordination of threads and can easily introduce subtle and difficult-to-find bugs due to the interweaving of processing on data shared between threads (<a href="http://en.wikipedia.org/wiki/Thread-safety" title="Thread-safety" class="mw-redirect">thread-safety</a>). Consequently, such code is much more difficult to debug than single-threaded code when it breaks. There has been a perceived lack of motivation for writing consumer-level threaded applications because of the relative rarity of consumer-level demand for maximum use of computer hardware. Although threaded applications incur little additional performance penalty on single-processor machines, the extra overhead of development has been difficult to justify due to the preponderance of single-processor machines. Also, serial tasks like decoding the <a href="http://en.wikipedia.org/wiki/Entropy_encoding" title="Entropy encoding">entropy encoding</a> algorithms used in <a href="http://en.wikipedia.org/wiki/Video_codec" title="Video codec">video codecs</a> are impossible to parallelize because each result generated is used to help create the next result of the entropy decoding algorithm.</p>
<p>Given the increasing emphasis on multi-core chip design, stemming from the grave thermal and power consumption problems posed by any further significant increase in processor clock speeds, the extent to which software can be multithreaded to take advantage of these new chips is likely to be the single greatest constraint on computer performance in the future. If developers are unable to design software to fully exploit the resources provided by multiple cores, then they will ultimately reach an insurmountable performance ceiling.</p>
<p>The telecommunications market had been one of the first that needed a new design of parallel datapath packet processing because there was a very quick adoption of these multiple-core processors for the datapath and the control plane. These MPUs are going to replace<sup id="cite_ref-15" class="reference"><a href="#cite_note-15"><span>[</span>15<span>]</span></a></sup> the traditional Network Processors that were based on proprietary micro- or pico-code.</p>
<p><a href="http://en.wikipedia.org/wiki/Parallel_programming" title="Parallel programming" class="mw-redirect">Parallel programming</a> techniques can benefit from multiple cores directly. Some existing <a href="http://en.wikipedia.org/wiki/Parallel_programming_model" title="Parallel programming model">parallel programming models</a> such as <a href="http://en.wikipedia.org/wiki/Cilk_Plus" title="Cilk Plus">Cilk Plus</a>, <a href="http://en.wikipedia.org/wiki/OpenMP" title="OpenMP">OpenMP</a>, <a href="http://en.wikipedia.org/wiki/OpenHMPP" title="OpenHMPP">OpenHMPP</a>, <a href="http://en.wikipedia.org/w/index.php?title=Fastflow_(computing)&amp;action=edit&amp;redlink=1" class="new" title="Fastflow (computing) (page does not exist)">FastFlow</a>, Skandium, <a href="http://en.wikipedia.org/wiki/Message_Passing_Interface" title="Message Passing Interface">MPI</a>, and <a href="http://en.wikipedia.org/wiki/Erlang_(programming_language)" title="Erlang (programming language)">Erlang</a> can be used on multi-core platforms. Intel introduced a new abstraction for C++ parallelism called <a href="http://en.wikipedia.org/wiki/Threading_Building_Blocks" title="Threading Building Blocks">TBB</a>. Other research efforts include the <a href="http://en.wikipedia.org/wiki/Sieve_C++_Parallel_Programming_System" title="Sieve C++ Parallel Programming System">Codeplay Sieve System</a>, Cray's <a href="http://en.wikipedia.org/wiki/Chapel_(programming_language)" title="Chapel (programming language)">Chapel</a>, Sun's <a href="http://en.wikipedia.org/wiki/Fortress_programming_language" title="Fortress programming language" class="mw-redirect">Fortress</a>, and IBM's <a href="http://en.wikipedia.org/wiki/X10_(programming_language)" title="X10 (programming language)">X10</a>.</p>
<p>Multi-core processing has also affected the ability of modern computational software development. Developers programming in newer languages might find that their modern languages do not support multi-core functionality. This then requires the use of <a href="http://en.wikipedia.org/wiki/List_of_numerical_libraries" title="List of numerical libraries">numerical libraries</a> to access code written in languages like <a href="http://en.wikipedia.org/wiki/C_(programming_language)" title="C (programming language)">C</a> and <a href="http://en.wikipedia.org/wiki/Fortran" title="Fortran">Fortran</a>, which perform math computations faster than newer languages like <a href="http://en.wikipedia.org/wiki/C_Sharp_(programming_language)" title="C Sharp (programming language)">C#</a>. Intel's MKL and AMD's <a href="http://en.wikipedia.org/wiki/ACML" title="ACML" class="mw-redirect">ACML</a> are written in these native languages and take advantage of multi-core processing. Balancing the application workload across processors can be problematic, especially if they have different performance characteristics. There are different conceptual models to deal with the problem, for example using a coordination language and program building blocks (programming libraries or higher-order functions). Each block can have a different native implementation for each processor type. Users simply program using these abstractions and an intelligent compiler chooses the best implementation based on the context.<sup id="cite_ref-16" class="reference"><a href="#cite_note-16"><span>[</span>16<span>]</span></a></sup></p>
<p>Managing <a href="http://en.wikipedia.org/wiki/Concurrent_computing" title="Concurrent computing">concurrency</a> acquires a central role in developing parallel applications. The basic steps in designing parallel applications are:</p>
<dl>
<dt>Partitioning&#160;</dt>
<dd>The partitioning stage of a design is intended to expose opportunities for parallel execution. Hence, the focus is on defining a large number of small tasks in order to yield what is termed a fine-grained decomposition of a problem.</dd>
</dl>
<dl>
<dt>Communication&#160;</dt>
<dd>The tasks generated by a partition are intended to execute concurrently but cannot, in general, execute independently. The computation to be performed in one task will typically require data associated with another task. Data must then be transferred between tasks so as to allow computation to proceed. This information flow is specified in the communication phase of a design.</dd>
</dl>
<dl>
<dt>Agglomeration&#160;</dt>
<dd>In the third stage, development moves from the abstract toward the concrete. Developers revisit decisions made in the partitioning and communication phases with a view to obtaining an algorithm that will execute efficiently on some class of parallel computer. In particular, developers consider whether it is useful to combine, or agglomerate, tasks identified by the partitioning phase, so as to provide a smaller number of tasks, each of greater size. They also determine whether it is worthwhile to replicate data and computation.</dd>
</dl>
<dl>
<dt>Mapping&#160;</dt>
<dd>In the fourth and final stage of the design of parallel algorithms, the developers specify where each task is to execute. This mapping problem does not arise on uniprocessors or on shared-memory computers that provide automatic task scheduling.</dd>
</dl>
<p>On the other hand, on the <a href="http://en.wikipedia.org/wiki/Server-side" title="Server-side">server side</a>, multi-core processors are ideal because they allow many users to connect to a site simultaneously and have independent <a href="http://en.wikipedia.org/wiki/Thread_(computer_science)" title="Thread (computer science)" class="mw-redirect">threads</a> of execution. This allows for Web servers and application servers that have much better <a href="http://en.wikipedia.org/wiki/Throughput" title="Throughput">throughput</a>.</p>
<h3><span class="mw-headline" id="Licensing">Licensing</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=11" title="Edit section: Licensing">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Some software may be licensed "per processor". This gives rise to an ambiguity, because a "processor" may be either a core or a combination of cores. Microsoft has stated that it would treat a socket as a single processor.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17"><span>[</span>17<span>]</span></a></sup> Oracle counts an AMD X2 or Intel dual-core CPU as a single processor but has other numbers for other types, especially for processors with more than two cores.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (April 2014)">citation needed</span></a></i>]</sup></p>
<h2><span class="mw-headline" id="Embedded_applications">Embedded applications</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=12" title="Edit section: Embedded applications">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><a href="http://en.wikipedia.org/wiki/Embedded_computing" title="Embedded computing" class="mw-redirect">Embedded computing</a> operates in an area of processor technology distinct from that of "mainstream" PCs. The same technological drivers towards multi-core apply here too. Indeed, in many cases the application is a "natural" fit for multi-core technologies, if the task can easily be partitioned between the different processors.</p>
<p>In addition, embedded software is typically developed for a specific hardware release, making issues of <a href="http://en.wikipedia.org/wiki/Software_portability" title="Software portability">software portability</a>, legacy code or supporting independent developers less critical than is the case for PC or enterprise computing. As a result, it is easier for developers to adopt new technologies and as a result there is a greater variety of multi-core processing architectures and suppliers.</p>
<p>As of 2010<sup class="plainlinks noprint asof-tag update" style="display:none;"><a class="external text" href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit">[update]</a></sup>, multi-core <a href="http://en.wikipedia.org/wiki/Network_processing" title="Network processing" class="mw-redirect">network processing</a> devices have become mainstream, with companies such as <a href="http://en.wikipedia.org/wiki/Freescale_Semiconductor" title="Freescale Semiconductor">Freescale Semiconductor</a>, <a href="http://en.wikipedia.org/wiki/Cavium_Networks" title="Cavium Networks" class="mw-redirect">Cavium Networks</a>, <a href="http://en.wikipedia.org/w/index.php?title=Wintegra&amp;action=edit&amp;redlink=1" class="new" title="Wintegra (page does not exist)">Wintegra</a> and <a href="http://en.wikipedia.org/wiki/Broadcom" title="Broadcom">Broadcom</a> all manufacturing products with eight processors. For the system developer, a key challenge is how to exploit all the cores in these devices to achieve maximum networking performance at the system level, despite the performance limitations inherent in an SMP operating system. To address this issue, companies such as <a href="http://en.wikipedia.org/wiki/6WIND" title="6WIND">6WIND</a> provide portable packet processing software designed so that the networking data plane runs in a fast path environment outside the OS, while retaining full compatibility with standard OS APIs.<sup id="cite_ref-18" class="reference"><a href="#cite_note-18"><span>[</span>18<span>]</span></a></sup></p>
<p>In <a href="http://en.wikipedia.org/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a> the same trend applies: <a href="http://en.wikipedia.org/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a> has the three-core TMS320C6488 and four-core TMS320C5441, <a href="http://en.wikipedia.org/wiki/Freescale" title="Freescale" class="mw-redirect">Freescale</a> the four-core MSC8144 and six-core MSC8156 (and both have stated they are working on eight-core successors). Newer entries include the Storm-1 family from <a rel="nofollow" class="external text" href="http://www.streamprocessors.com/">Stream Processors, Inc</a> with 40 and 80 general purpose ALUs per chip, all programmable in C as a SIMD engine and <a href="http://en.wikipedia.org/wiki/Picochip" title="Picochip" class="mw-redirect">Picochip</a> with three-hundred processors on a single die, focused on communication applications.</p>
<h2><span class="mw-headline" id="Hardware_examples">Hardware examples</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=13" title="Edit section: Hardware examples">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Commercial">Commercial</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=14" title="Edit section: Commercial">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li><a href="http://en.wikipedia.org/wiki/Adapteva" title="Adapteva">Adapteva</a> Epiphany, a many-core processor architecture which allows up to 4096 processors on-chip, although only a 16 core version has been commercially produced.</li>
<li><a href="http://en.wikipedia.org/w/index.php?title=Aeroflex_Gaisler&amp;action=edit&amp;redlink=1" class="new" title="Aeroflex Gaisler (page does not exist)">Aeroflex Gaisler</a> <a href="http://en.wikipedia.org/wiki/LEON#LEON3_processor_core" title="LEON">LEON3</a>, a multi-core <a href="http://en.wikipedia.org/wiki/SPARC" title="SPARC">SPARC</a> that also exists in a <a href="http://en.wikipedia.org/wiki/LEON#LEON3-FT_processor_core" title="LEON">fault-tolerant version</a>.</li>
<li><a href="http://en.wikipedia.org/wiki/Ageia" title="Ageia">Ageia</a> <a href="http://en.wikipedia.org/wiki/PhysX" title="PhysX">PhysX</a>, a multi-core <a href="http://en.wikipedia.org/wiki/Physics_processing_unit" title="Physics processing unit">physics processing unit</a>.</li>
<li><a href="http://en.wikipedia.org/wiki/Ambric" title="Ambric">Ambric</a> Am2045, a 336-core Massively Parallel Processor Array (MPPA)</li>
<li><a href="http://en.wikipedia.org/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a>
<ul>
<li><a href="http://en.wikipedia.org/wiki/AMD_Fusion" title="AMD Fusion" class="mw-redirect">A-Series</a>, dual-, triple-, and quad-core of Accelerated Processor Units (APU).</li>
<li><a href="http://en.wikipedia.org/wiki/Athlon_64" title="Athlon 64">Athlon 64</a>, <a href="http://en.wikipedia.org/wiki/Athlon_64_FX" title="Athlon 64 FX" class="mw-redirect">Athlon 64 FX</a> and <a href="http://en.wikipedia.org/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon 64 X2</a> family, dual-core desktop processors.</li>
<li><a href="http://en.wikipedia.org/wiki/Athlon_II" title="Athlon II">Athlon II</a>, dual-, triple-, and quad-core desktop processors.</li>
<li><a href="http://en.wikipedia.org/wiki/List_of_AMD_FX_microprocessors" title="List of AMD FX microprocessors">FX-Series</a>, quad-, 6-, and 8-core desktop processors.</li>
<li><a href="http://en.wikipedia.org/wiki/Opteron" title="Opteron">Opteron</a>, dual-, quad-, 6-, 8-, 12-, and 16-core server/workstation processors.</li>
<li><a href="http://en.wikipedia.org/wiki/Phenom_(processor)" title="Phenom (processor)" class="mw-redirect">Phenom</a>, dual-, triple-, and quad-core processors.</li>
<li><a href="http://en.wikipedia.org/wiki/Phenom_II" title="Phenom II">Phenom II</a>, dual-, triple-, quad-, and 6-core desktop processors.</li>
<li><a href="http://en.wikipedia.org/wiki/List_of_AMD_Sempron_microprocessors" title="List of AMD Sempron microprocessors">Sempron X2</a>, dual-core entry level processors.</li>
<li><a href="http://en.wikipedia.org/wiki/Turion_64_X2" title="Turion 64 X2" class="mw-redirect">Turion 64 X2</a>, dual-core laptop processors.</li>
<li><a href="http://en.wikipedia.org/wiki/Radeon" title="Radeon">Radeon</a> and <a href="http://en.wikipedia.org/wiki/AMD_FireStream" title="AMD FireStream">FireStream</a> multi-core <a href="http://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a>/<a href="http://en.wikipedia.org/wiki/GPGPU" title="GPGPU" class="mw-redirect">GPGPU</a> (10 cores, 16 5-issue wide <a href="http://en.wikipedia.org/wiki/Superscalar" title="Superscalar">superscalar</a> <a href="http://en.wikipedia.org/wiki/Stream_processing" title="Stream processing">stream processors</a> per core)</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Analog_Devices" title="Analog Devices">Analog Devices</a> <a href="http://en.wikipedia.org/wiki/Blackfin" title="Blackfin">Blackfin</a> BF561, a symmetrical dual-core processor</li>
<li><a href="http://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM</a> <a href="http://en.wikipedia.org/w/index.php?title=MPCore&amp;action=edit&amp;redlink=1" class="new" title="MPCore (page does not exist)">MPCore</a> is a fully synthesizable multi-core container for <a href="http://en.wikipedia.org/w/index.php?title=ARM11_MPCore&amp;action=edit&amp;redlink=1" class="new" title="ARM11 MPCore (page does not exist)">ARM11 MPCore</a> and <a href="http://en.wikipedia.org/wiki/ARM_Cortex-A9_MPCore" title="ARM Cortex-A9 MPCore">ARM Cortex-A9 MPCore</a> processor cores, intended for high-performance embedded and entertainment applications.</li>
<li><a href="http://en.wikipedia.org/wiki/ASOCS" title="ASOCS">ASOCS</a> ModemX, up to 128 cores, wireless applications.</li>
<li><a href="http://en.wikipedia.org/wiki/Azul_Systems" title="Azul Systems">Azul Systems</a>
<ul>
<li>Vega 1, a 24-core processor, released in 2005.</li>
<li>Vega 2, a 48-core processor, released in 2006.</li>
<li>Vega 3, a 54-core processor, released in 2008.</li>
</ul>
</li>
<li>Broadcom SiByte SB1250, SB1255 and SB1455.</li>
<li><a href="http://en.wikipedia.org/wiki/ClearSpeed" title="ClearSpeed">ClearSpeed</a>
<ul>
<li>CSX700, 192-core processor, released in 2008 (32/64-bit floating point; Integer ALU)</li>
</ul>
</li>
<li>Cradle Technologies CT3400 and CT3600, both multi-core DSPs.</li>
<li><a href="http://en.wikipedia.org/wiki/Cavium_Networks" title="Cavium Networks" class="mw-redirect">Cavium Networks</a> Octeon, a 32-core <a href="http://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture" class="mw-redirect">MIPS</a> <a href="http://en.wikipedia.org/wiki/Manycore_processing_unit" title="Manycore processing unit" class="mw-redirect">MPU</a>.</li>
<li><a href="http://en.wikipedia.org/wiki/Freescale_Semiconductor" title="Freescale Semiconductor">Freescale Semiconductor</a> QorIQ series processors, up to 8 cores, <a href="http://en.wikipedia.org/wiki/Power_Architecture" title="Power Architecture">Power Architecture</a> <a href="http://en.wikipedia.org/wiki/Manycore_processing_unit" title="Manycore processing unit" class="mw-redirect">MPU</a>.</li>
<li><a href="http://en.wikipedia.org/wiki/Hewlett-Packard" title="Hewlett-Packard">Hewlett-Packard</a> <a href="http://en.wikipedia.org/wiki/PA-8800" title="PA-8800" class="mw-redirect">PA-8800</a> and <a href="http://en.wikipedia.org/wiki/PA-8900" title="PA-8900" class="mw-redirect">PA-8900</a>, dual core <a href="http://en.wikipedia.org/wiki/PA-RISC" title="PA-RISC">PA-RISC</a> processors.</li>
<li><a href="http://en.wikipedia.org/wiki/IBM" title="IBM">IBM</a>
<ul>
<li><a href="http://en.wikipedia.org/wiki/POWER4" title="POWER4">POWER4</a>, a dual-core processor, released in 2001.</li>
<li><a href="http://en.wikipedia.org/wiki/POWER5" title="POWER5">POWER5</a>, a dual-core processor, released in 2004.</li>
<li><a href="http://en.wikipedia.org/wiki/POWER6" title="POWER6">POWER6</a>, a dual-core processor, released in 2007.</li>
<li><a href="http://en.wikipedia.org/wiki/POWER7" title="POWER7">POWER7</a>, a 4,6,8-core processor, released in 2010.</li>
<li><a href="http://en.wikipedia.org/wiki/POWER8" title="POWER8">POWER8</a>, a 12-core processor, released in 2013.</li>
<li><a href="http://en.wikipedia.org/wiki/PowerPC_970" title="PowerPC 970">PowerPC 970</a>MP, a dual-core processor, used in the Apple <a href="http://en.wikipedia.org/wiki/Power_Mac_G5" title="Power Mac G5">Power Mac G5</a>.</li>
<li><a href="http://en.wikipedia.org/wiki/Xenon_(processor)" title="Xenon (processor)">Xenon</a>, a triple-core, <a href="http://en.wikipedia.org/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">SMT</a>-capable, <a href="http://en.wikipedia.org/wiki/PowerPC" title="PowerPC">PowerPC</a> microprocessor used in the <a href="http://en.wikipedia.org/wiki/Microsoft" title="Microsoft">Microsoft</a> <a href="http://en.wikipedia.org/wiki/Xbox_360" title="Xbox 360">Xbox 360</a> game console.</li>
</ul>
</li>
<li>Kalray
<ul>
<li><a href="http://en.wikipedia.org/w/index.php?title=MPPA-256&amp;action=edit&amp;redlink=1" class="new" title="MPPA-256 (page does not exist)">MPPA-256</a>, 256-core processor, released 2012 (256 usable VLIW cores, Network-on-Chip (NoC), 32/64-bit IEEE 754 compliant FPU)</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Sony" title="Sony">Sony</a>/<a href="http://en.wikipedia.org/wiki/IBM" title="IBM">IBM</a>/<a href="http://en.wikipedia.org/wiki/Toshiba" title="Toshiba">Toshiba</a>'s <a href="http://en.wikipedia.org/wiki/Cell_(microprocessor)" title="Cell (microprocessor)">Cell</a> processor, a nine-core processor with one general purpose PowerPC core and eight specialized SPUs (Synergystic Processing Unit) optimized for vector operations used in the <a href="http://en.wikipedia.org/wiki/Sony" title="Sony">Sony</a> <a href="http://en.wikipedia.org/wiki/PlayStation_3" title="PlayStation 3">PlayStation 3</a></li>
<li><a href="http://en.wikipedia.org/wiki/Infineon" title="Infineon" class="mw-redirect">Infineon</a> Danube, a dual-core, MIPS-based, <a href="http://en.wikipedia.org/wiki/Home_gateway" title="Home gateway" class="mw-redirect">home gateway</a> processor.</li>
<li><a href="http://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a>
<ul>
<li><a href="http://en.wikipedia.org/wiki/Intel_Atom" title="Intel Atom" class="mw-redirect">Atom</a>, single and dual-core processors for netbook systems.</li>
<li><a href="http://en.wikipedia.org/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron Dual-Core</a>, the first dual-core processor for the budget/entry-level market.</li>
<li><a href="http://en.wikipedia.org/wiki/Core_Duo" title="Core Duo" class="mw-redirect">Core Duo</a>, a dual-core processor.</li>
<li><a href="http://en.wikipedia.org/wiki/Core_2_Duo" title="Core 2 Duo" class="mw-redirect">Core 2 Duo</a>, a dual-core processor.</li>
<li><a href="http://en.wikipedia.org/wiki/Core_2_Quad" title="Core 2 Quad" class="mw-redirect">Core 2 Quad</a>, 2 dual-core dies packaged in a multi-chip module.</li>
<li><a href="http://en.wikipedia.org/wiki/Core_i3" title="Core i3" class="mw-redirect">Core i3</a>, <a href="http://en.wikipedia.org/wiki/Core_i5" title="Core i5" class="mw-redirect">Core i5</a> and <a href="http://en.wikipedia.org/wiki/Core_i7" title="Core i7" class="mw-redirect">Core i7</a>, a family of multi-core processors, the successor of the <a href="http://en.wikipedia.org/wiki/Core_2_Duo" title="Core 2 Duo" class="mw-redirect">Core 2 Duo</a> and the <a href="http://en.wikipedia.org/wiki/Core_2_Quad" title="Core 2 Quad" class="mw-redirect">Core 2 Quad</a>.</li>
<li><a href="http://en.wikipedia.org/wiki/Itanium_2" title="Itanium 2" class="mw-redirect">Itanium 2</a>, a dual-core processor.</li>
<li><a href="http://en.wikipedia.org/wiki/Pentium_D" title="Pentium D">Pentium D</a>, 2 single-core dies packaged in a multi-chip module.</li>
<li><a href="http://en.wikipedia.org/wiki/Pentium_Extreme_Edition" title="Pentium Extreme Edition" class="mw-redirect">Pentium Extreme Edition</a>, 2 single-core dies packaged in a multi-chip module.</li>
<li><a href="http://en.wikipedia.org/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a>, a dual-core processor.</li>
<li><a href="http://en.wikipedia.org/wiki/Teraflops_Research_Chip" title="Teraflops Research Chip">Teraflops Research Chip</a> (Polaris), a 3.16&#160;GHz, 80-core processor prototype, which the company originally stated would be released by 2011.<sup id="cite_ref-19" class="reference"><a href="#cite_note-19"><span>[</span>19<span>]</span></a></sup></li>
<li><a href="http://en.wikipedia.org/wiki/Xeon" title="Xeon">Xeon</a> dual-, quad-, 6-, 8-, 10- and 15-core processors.<sup id="cite_ref-20" class="reference"><a href="#cite_note-20"><span>[</span>20<span>]</span></a></sup></li>
<li><a href="http://en.wikipedia.org/wiki/Intel_MIC#Xeon_Phi" title="Intel MIC" class="mw-redirect">Xeon Phi</a> 57-core, 60-core and 61-core processors.</li>
</ul>
</li>
<li>IntellaSys
<ul>
<li>SEAforth 40C18, a 40-core processor<sup id="cite_ref-21" class="reference"><a href="#cite_note-21"><span>[</span>21<span>]</span></a></sup></li>
<li>SEAforth24, a 24-core processor designed by <a href="http://en.wikipedia.org/wiki/Charles_H._Moore" title="Charles H. Moore">Charles H. Moore</a></li>
</ul>
</li>
<li>NetLogic Microsystems
<ul>
<li>XLP, a 32-core, quad-threaded MIPS64 processor</li>
<li>XLR, an eight-core, quad-threaded MIPS64 processor</li>
<li>XLS, an eight-core, quad-threaded MIPS64 processor</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Nvidia" title="Nvidia">Nvidia</a>
<ul>
<li><a href="http://en.wikipedia.org/wiki/GeForce_9_Series" title="GeForce 9 Series" class="mw-redirect">GeForce 9</a> multi-core <a href="http://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a> (8 cores, 16 <a href="http://en.wikipedia.org/wiki/Scalar_processor" title="Scalar processor">scalar</a> <a href="http://en.wikipedia.org/wiki/Stream_processing" title="Stream processing">stream processors</a> per core)</li>
<li><a href="http://en.wikipedia.org/wiki/GeForce_200_Series" title="GeForce 200 Series" class="mw-redirect">GeForce 200</a> multi-core <a href="http://en.wikipedia.org/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a> (10 cores, 24 <a href="http://en.wikipedia.org/wiki/Scalar_processor" title="Scalar processor">scalar</a> <a href="http://en.wikipedia.org/wiki/Stream_processing" title="Stream processing">stream processors</a> per core)</li>
<li><a href="http://en.wikipedia.org/wiki/Nvidia_Tesla" title="Nvidia Tesla">Tesla</a> multi-core <a href="http://en.wikipedia.org/wiki/GPGPU" title="GPGPU" class="mw-redirect">GPGPU</a> (10 cores, 24 <a href="http://en.wikipedia.org/wiki/Scalar_processor" title="Scalar processor">scalar</a> <a href="http://en.wikipedia.org/wiki/Stream_processing" title="Stream processing">stream processors</a> per core)</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Parallax,_Inc._(company)" title="Parallax, Inc. (company)">Parallax</a> <a href="http://en.wikipedia.org/wiki/Parallax_Propeller" title="Parallax Propeller">Propeller P8X32</a>, an eight-core microcontroller.</li>
<li><a href="http://en.wikipedia.org/wiki/PicoChip" title="PicoChip">picoChip</a> PC200 series 200–300 cores per device for DSP &amp; wireless</li>
<li><a href="http://en.wikipedia.org/wiki/Plurality_(company)" title="Plurality (company)">Plurality</a> HAL series tightly coupled 16-256 cores, L1 shared memory, hardware synchronized processor.</li>
<li>Rapport <a href="http://en.wikipedia.org/wiki/Kilocore" title="Kilocore">Kilocore</a> KC256, a 257-core microcontroller with a PowerPC core and 256 8-bit "processing elements".</li>
<li><a href="http://en.wikipedia.org/wiki/SiCortex" title="SiCortex">SiCortex</a> "SiCortex node" has six <a href="http://en.wikipedia.org/wiki/MIPS_architecture#MIPS_based_Supercomputers" title="MIPS architecture" class="mw-redirect">MIPS64</a> cores on a single chip.</li>
<li><a href="http://en.wikipedia.org/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>
<ul>
<li><a href="http://en.wikipedia.org/wiki/MAJC" title="MAJC">MAJC</a> 5200, two-core VLIW processor</li>
<li><a href="http://en.wikipedia.org/wiki/UltraSPARC_IV" title="UltraSPARC IV">UltraSPARC IV</a> and UltraSPARC IV+, dual-core processors.</li>
<li><a href="http://en.wikipedia.org/wiki/UltraSPARC_T1" title="UltraSPARC T1">UltraSPARC T1</a>, an eight-core, 32-thread processor.</li>
<li><a href="http://en.wikipedia.org/wiki/UltraSPARC_T2" title="UltraSPARC T2">UltraSPARC T2</a>, an eight-core, 64-concurrent-thread processor.</li>
<li><a href="http://en.wikipedia.org/wiki/UltraSPARC_T3" title="UltraSPARC T3" class="mw-redirect">UltraSPARC T3</a>, a sixteen-core, 128-concurrent-thread processor.</li>
<li><a href="http://en.wikipedia.org/wiki/SPARC_T4" title="SPARC T4">SPARC T4</a>, an eight-core, 64-concurrent-thread processor.</li>
<li><a href="http://en.wikipedia.org/wiki/SPARC_T5" title="SPARC T5">SPARC T5</a>, a sixteen-core, 128-concurrent-thread processor.</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a>
<ul>
<li><a href="http://en.wikipedia.org/wiki/Texas_Instruments_TMS320" title="Texas Instruments TMS320">TMS320C80 MVP</a>, a five-core multimedia video processor.</li>
<li>TMS320TMS320C66, 2,4,8 core dsp.</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/Tilera" title="Tilera">Tilera</a>
<ul>
<li><a href="http://en.wikipedia.org/wiki/TILE64" title="TILE64">TILE64</a>, a 64-core 32-bit processor</li>
<li><a href="http://en.wikipedia.org/wiki/TILE-Gx" title="TILE-Gx">TILE-Gx</a>, a 72-core 64-bit processor</li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/XMOS" title="XMOS">XMOS</a> <a href="http://en.wikipedia.org/wiki/Software_Defined_Silicon" title="Software Defined Silicon" class="mw-redirect">Software Defined Silicon</a> quad-core XS1-G4</li>
</ul>
<h3><span class="mw-headline" id="Free">Free</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=15" title="Edit section: Free">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li><a href="http://en.wikipedia.org/wiki/OpenSPARC" title="OpenSPARC">OpenSPARC</a></li>
</ul>
<h3><span class="mw-headline" id="Academic">Academic</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=16" title="Edit section: Academic">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li><a href="http://en.wikipedia.org/wiki/MIT" title="MIT" class="mw-redirect">MIT</a>, 16-core <a rel="nofollow" class="external text" href="http://groups.csail.mit.edu/cag/raw/">RAW</a> processor</li>
<li><a href="http://en.wikipedia.org/wiki/University_of_California,_Davis" title="University of California, Davis">University of California, Davis</a>, <a href="http://en.wikipedia.org/wiki/Asynchronous_array_of_simple_processors" title="Asynchronous array of simple processors">Asynchronous array of simple processors</a> (AsAP)
<ul>
<li>36-core 610&#160;MHz <a href="http://en.wikipedia.org/wiki/Asynchronous_array_of_simple_processors#AsAP_1_chip:_36_processors" title="Asynchronous array of simple processors">AsAP</a></li>
<li>167-core 1.2&#160;GHz <a href="http://en.wikipedia.org/wiki/Asynchronous_array_of_simple_processors#AsAP_2_chip:_167_processors" title="Asynchronous array of simple processors">AsAP2</a></li>
</ul>
</li>
<li><a href="http://en.wikipedia.org/wiki/University_of_Washington" title="University of Washington">University of Washington</a>, <a rel="nofollow" class="external text" href="http://wavescalar.cs.washington.edu/">Wavescalar</a> processor</li>
<li><a href="http://en.wikipedia.org/wiki/University_of_Texas,_Austin" title="University of Texas, Austin" class="mw-redirect">University of Texas, Austin</a>, <a href="http://en.wikipedia.org/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a> processor</li>
<li><a href="http://en.wikipedia.org/w/index.php?title=Link%C3%B6ping_University,_Sweden&amp;action=edit&amp;redlink=1" class="new" title="Linköping University, Sweden (page does not exist)">Linköping University, Sweden</a>, ePUMA processor</li>
</ul>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=17" title="Edit section: Notes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ol>
<li><span class="citation wikicite" id="endnote_DSP"><b><a href="#ref_DSP">^</a></b></span> <a href="http://en.wikipedia.org/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processors</a> (DSPs) have used multi-core architectures for much longer than high-end general-purpose processors. A typical example of a DSP-specific implementation would be a combination of a <a href="http://en.wikipedia.org/wiki/Reduced_instruction_set_computing" title="Reduced instruction set computing">RISC</a> CPU and a DSP <a href="http://en.wikipedia.org/wiki/Microprocessor" title="Microprocessor">MPU</a>. This allows for the design of products that require a general-purpose processor for user interfaces and a DSP for real-time data processing; this type of design is common in <a href="http://en.wikipedia.org/wiki/Mobile_phone" title="Mobile phone">mobile phones</a>. In other applications, a growing number of companies have developed multi-core DSPs with very large numbers of processors.</li>
<li><span class="citation wikicite" id="endnote_PMTandSMP"><b><a href="#ref_PMTandSMP">^</a></b></span> Two types of <a href="http://en.wikipedia.org/wiki/Operating_system" title="Operating system">operating systems</a> are able to use a dual-CPU multiprocessor: partitioned multiprocessing and <a href="http://en.wikipedia.org/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">symmetric multiprocessing</a> (SMP). In a partitioned architecture, each CPU boots into separate segments of physical memory and operate independently; in an SMP OS, processors work in a shared space, executing threads within the OS independently.</li>
</ol>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=18" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="div-col columns column-width" style="-moz-column-width: 25em; -webkit-column-width: 25em; column-width: 25em;">
<ul>
<li><a href="http://en.wikipedia.org/wiki/Race_condition" title="Race condition">Race condition</a></li>
<li><a href="http://en.wikipedia.org/wiki/Multicore_Association" title="Multicore Association">Multicore Association</a></li>
<li><a href="http://en.wikipedia.org/wiki/Hyper-threading" title="Hyper-threading">Hyper-threading</a></li>
<li><a href="http://en.wikipedia.org/wiki/Computer_multitasking" title="Computer multitasking">Multitasking</a></li>
<li><a href="http://en.wikipedia.org/wiki/PureMVC" title="PureMVC">PureMVC MultiCore</a> – a modular programming framework</li>
<li><a href="http://en.wikipedia.org/wiki/XMTC" title="XMTC">XMTC</a></li>
<li><a href="http://en.wikipedia.org/wiki/Parallel_Random_Access_Machine" title="Parallel Random Access Machine" class="mw-redirect">Parallel Random Access Machine</a></li>
<li><a href="http://en.wikipedia.org/wiki/Partitioned_global_address_space" title="Partitioned global address space">Partitioned global address space</a> (PGAS)</li>
<li><a href="http://en.wikipedia.org/wiki/Thread_(computer_science)" title="Thread (computer science)" class="mw-redirect">Thread</a></li>
<li><a href="http://en.wikipedia.org/wiki/CPU_shielding" title="CPU shielding">CPU shielding</a></li>
<li><a href="http://en.wikipedia.org/wiki/GPGPU" title="GPGPU" class="mw-redirect">GPGPU</a></li>
<li><a href="http://en.wikipedia.org/wiki/CUDA" title="CUDA">CUDA</a></li>
<li><a href="http://en.wikipedia.org/wiki/OpenCL" title="OpenCL">OpenCL</a> (Open Computing Language) – a framework for heterogeneous execution</li>
<li><a href="http://en.wikipedia.org/wiki/Ateji_PX" title="Ateji PX">Ateji PX</a> – an extension of the Java language for parallelism</li>
<li><a href="http://en.wikipedia.org/wiki/BMDFM" title="BMDFM">BMDFM</a> (Binary Modular Dataflow Machine) – Multi-core Runtime Environment</li>
</ul>
</div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=19" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><span class="citation web">Margaret Rouse (March 27, 2007). <a rel="nofollow" class="external text" href="http://searchdatacenter.techtarget.com/sDefinition/0,,sid80_gci1015740,00.html">"Definition: multi-core processor"</a>. TechTarget<span class="reference-accessdate">. Retrieved <span class="nowrap">March 6,</span> 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMulti-core+processor&amp;rft.aulast=Margaret+Rouse&amp;rft.au=Margaret+Rouse&amp;rft.btitle=Definition%3A+multi-core+processor&amp;rft.date=March+27%2C+2007&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fsearchdatacenter.techtarget.com%2FsDefinition%2F0%2C%2Csid80_gci1015740%2C00.html&amp;rft.pub=TechTarget&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.csa.com/discoveryguides/multicore/review.pdf">CSA Organization</a></span></li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://www.datasheetarchive.com/dl/Scans-055/DSAIH000103824.pdf">"Rockwell R65C00/21 Dual CMOS Microcomputer and R65C29 Dual CMOS Microprocessor"</a>. <a href="http://en.wikipedia.org/wiki/Rockwell_International" title="Rockwell International">Rockwell International</a>. October 1984.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMulti-core+processor&amp;rft.btitle=Rockwell+R65C00%2F21+Dual+CMOS+Microcomputer+and+R65C29+Dual+CMOS+Microprocessor&amp;rft.date=October+1984&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.datasheetarchive.com%2Fdl%2FScans-055%2FDSAIH000103824.pdf&amp;rft.pub=Rockwell+International&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><span class="citation web"><a rel="nofollow" class="external text" href="http://bitsaversorg/pdf/rockwell/_dataBooks/1985_Rockwell_Data_Book.pdf">"Rockwell 1985 Data Book"</a>. Rockwell International Semiconductor Products Division. January 1985.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMulti-core+processor&amp;rft.btitle=Rockwell+1985+Data+Book&amp;rft.date=January+1985&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fbitsaversorg%2Fpdf%2Frockwell%2F_dataBooks%2F1985_Rockwell_Data_Book.pdf&amp;rft.pub=Rockwell+International+Semiconductor+Products+Division&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><span class="citation web">Aater Suleman (May 20, 2011). <a rel="nofollow" class="external text" href="http://www.futurechips.org/tips-for-power-coders/parallel-programming.html">"What makes parallel programming hard?"</a>. FutureChips<span class="reference-accessdate">. Retrieved <span class="nowrap">March 6,</span> 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMulti-core+processor&amp;rft.au=Aater+Suleman&amp;rft.aulast=Aater+Suleman&amp;rft.btitle=What+makes+parallel+programming+hard%3F&amp;rft.date=May+20%2C+2011&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.futurechips.org%2Ftips-for-power-coders%2Fparallel-programming.html&amp;rft.pub=FutureChips&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://books.google.com/books?id=pSxa_anfiG0C&amp;pg=PA3&amp;dq=several+tens">Programming Many-Core Chips. By András Vajda</a>, page 3</span></li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><span class="citation web">Ryan Shrout (December 2, 2009). <a rel="nofollow" class="external text" href="http://www.pcper.com/article.php?aid=825">"Intel Shows 48-core x86 Processor as Single-chip Cloud Computer"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">March 6,</span> 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMulti-core+processor&amp;rft.aulast=Ryan+Shrout&amp;rft.au=Ryan+Shrout&amp;rft.btitle=Intel+Shows+48-core+x86+Processor+as+Single-chip+Cloud+Computer&amp;rft.date=December+2%2C+2009&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.pcper.com%2Farticle.php%3Faid%3D825&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><span class="citation news"><a rel="nofollow" class="external text" href="http://news.bbc.co.uk/2/hi/technology/8392392.stm">"Intel unveils 48-core cloud computing silicon chip"</a>. BBC. December 3, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">March 6,</span> 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMulti-core+processor&amp;rft.btitle=Intel+unveils+48-core+cloud+computing+silicon+chip&amp;rft.date=December+3%2C+2009&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fnews.bbc.co.uk%2F2%2Fhi%2Ftechnology%2F8392392.stm&amp;rft.pub=BBC&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><span class="citation web">Aater Suleman (May 19, 2011). <a rel="nofollow" class="external text" href="http://www.futurechips.org/chip-design-for-all/a-multicore-save-energy.html">"Q &amp; A: Do multicores save energy? Not really."</a><span class="reference-accessdate">. Retrieved <span class="nowrap">March 6,</span> 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMulti-core+processor&amp;rft.au=Aater+Suleman&amp;rft.aulast=Aater+Suleman&amp;rft.btitle=Q+%26+A%3A+Do+multicores+save+energy%3F+Not+really.&amp;rft.date=May+19%2C+2011&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.futurechips.org%2Fchip-design-for-all%2Fa-multicore-save-energy.html&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.bit-tech.net/gaming/2006/11/02/Multi_core_in_the_Source_Engin/1.html">Multi-core in the Source Engine</a></span></li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.theregister.co.uk/2005/04/22/amd_dual-core_games/">AMD: dual-core not for gamers... yet</a></span></li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.emergent.net/index.php/homepage/products-and-services/floodgate">Gamebryo's Floodgate page</a></span></li>
<li id="cite_note-Enabling_Technology_of_Multi-core_Processing_for_Medical_Imaging-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-Enabling_Technology_of_Multi-core_Processing_for_Medical_Imaging_13-0">^</a></b></span> <span class="reference-text"><span class="citation web">Ni, Jun. <a rel="nofollow" class="external text" href="http://www.uiowa.edu/mihpclab/presentations/staffPresentations/2009_12_22_Multi-core Programming for Medical Imaging.pdf">"Multi-core Programming for Medical Imaging"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">17 February</span> 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMulti-core+processor&amp;rft.aufirst=Jun&amp;rft.aulast=Ni&amp;rft.au=Ni%2C+Jun&amp;rft.btitle=Multi-core+Programming+for+Medical+Imaging&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fwww.uiowa.edu%2Fmihpclab%2Fpresentations%2FstaffPresentations%2F2009_12_22_Multi-core%2520Programming%2520for%2520Medical%2520Imaging.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><span class="citation web">Rick Merritt (February 6, 2008). <a rel="nofollow" class="external text" href="http://eetimes.com/electronics-news/4076123/CPU-designers-debate-multi-core-future">"CPU designers debate multi-core future"</a>. <a href="http://en.wikipedia.org/wiki/EE_Times" title="EE Times">EE Times</a><span class="reference-accessdate">. Retrieved <span class="nowrap">March 6,</span> 2013</span>.</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMulti-core+processor&amp;rft.aulast=Rick+Merritt&amp;rft.au=Rick+Merritt&amp;rft.btitle=CPU+designers+debate+multi-core+future&amp;rft.date=February+6%2C+2008&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Feetimes.com%2Felectronics-news%2F4076123%2FCPU-designers-debate-multi-core-future&amp;rft.pub=EE+Times&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://multicorepacketprocessing.com/">Multicore packet processing Forum</a></span></li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><span id="CITEREFJohn_Darlinton.2C_Moustafa_Ghanem.2C_Yike_Guo.2C_Hing_Wing_To1996" class="citation">John Darlinton, Moustafa Ghanem, Yike Guo, Hing Wing To (1996), <a rel="nofollow" class="external text" href="http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.37.4309">"Guided Resource Organisation in Heterogeneous Parallel Computing"</a>, <i>Journal of High Performance Computing</i> <b>4</b> (1): 13–23</span><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AMulti-core+processor&amp;rft.atitle=Guided+Resource+Organisation+in+Heterogeneous+Parallel+Computing&amp;rft.au=John+Darlinton%2C+Moustafa+Ghanem%2C+Yike+Guo%2C+Hing+Wing+To&amp;rft.aulast=John+Darlinton%2C+Moustafa+Ghanem%2C+Yike+Guo%2C+Hing+Wing+To&amp;rft.date=1996&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fciteseerx.ist.psu.edu%2Fviewdoc%2Fsummary%3Fdoi%3D10.1.1.37.4309&amp;rft.issue=1&amp;rft.jtitle=Journal+of+High+Performance+Computing&amp;rft.pages=13-23&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.volume=4" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.microsoft.com/licensing/highlights/multicore.mspx">Multicore Processor Licensing</a><sup class="noprint Inline-Template"><span style="white-space: nowrap;">[<i><a href="http://en.wikipedia.org/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;since April 2014">dead link</span></a></i>]</span></sup></span></li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.6wind.com/products-services/6windgate-software">Maximizing network stack performance</a></span></li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://techfreep.com/intel-80-cores-by-2011.htm">80-core prototype from Intel</a></span></li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://techreport.com/news/26056/intel-releases-15-core-xeon-e7-v2-processor">15 core Xeon</a></span></li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.embedded.com/products/integratedcircuits/210603674">"40-core processor with Forth-based IDE tools unveiled"</a></span></li>
</ol>
</div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit&amp;section=20" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><a rel="nofollow" class="external text" href="http://embedded-computing.com/embedded-moves-multicore">Embedded moves to multicore</a></li>
<li><a rel="nofollow" class="external text" href="http://www.multicorezone.com/">Multicore News blog</a></li>
<li><a rel="nofollow" class="external text" href="http://spectrum.ieee.org/nov08/6912">IEEE: Multicore Is Bad News For Supercomputers</a></li>
</ul>


<!-- 
NewPP limit report
Parsed by mw1190
CPU time usage: 0.325 seconds
Real time usage: 0.383 seconds
Preprocessor visited node count: 2191/1000000
Preprocessor generated node count: 0/1500000
Post‐expand include size: 30312/2097152 bytes
Template argument size: 4020/2097152 bytes
Highest expansion depth: 12/40
Expensive parser function count: 7/500
Lua time usage: 0.066/10.000 seconds
Lua memory usage: 2.74 MB/50 MB
-->

<!-- 
Transclusion expansion time report (%,ms,calls,template)
100.00%  222.071      1 - -total
 44.52%   98.870      1 - Template:Reflist
 32.58%   72.341      4 - Template:Citation_needed
 24.95%   55.410      6 - Template:Fix
 22.13%   49.151     11 - Template:Category_handler
 19.42%   43.119      8 - Template:Cite_web
  7.59%   16.858      1 - Template:As_of
  5.96%   13.246      1 - Template:DMCA
  4.97%   11.026      1 - Template:Dated_maintenance_category
  4.08%    9.050      6 - Template:Fix/category
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:3503207-0!*!0!!en!4!* and timestamp 20141218083652 and revision id 638616961
 -->
<noscript><img src="http://en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>									<div class="printfooter">
						Retrieved from "<a dir="ltr" href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;oldid=638616961">http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;oldid=638616961</a>"					</div>
													<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="http://en.wikipedia.org/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="http://en.wikipedia.org/wiki/Category:Computer_architecture" title="Category:Computer architecture">Computer architecture</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Digital_signal_processing" title="Category:Digital signal processing">Digital signal processing</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Microprocessors" title="Category:Microprocessors">Microprocessors</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Parallel_computing" title="Category:Parallel computing">Parallel computing</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Flynn%27s_taxonomy" title="Category:Flynn&#039;s taxonomy">Flynn's taxonomy</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="http://en.wikipedia.org/wiki/Category:All_articles_with_dead_external_links" title="Category:All articles with dead external links">All articles with dead external links</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_with_dead_external_links_from_April_2014" title="Category:Articles with dead external links from April 2014">Articles with dead external links from April 2014</a></li><li><a href="http://en.wikipedia.org/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_with_unsourced_statements_from_February_2011" title="Category:Articles with unsourced statements from February 2011">Articles with unsourced statements from February 2011</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_with_unsourced_statements_from_January_2009" title="Category:Articles with unsourced statements from January 2009">Articles with unsourced statements from January 2009</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_with_specifically_marked_weasel-worded_phrases_from_December_2007" title="Category:Articles with specifically marked weasel-worded phrases from December 2007">Articles with specifically marked weasel-worded phrases from December 2007</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_with_unsourced_statements_from_June_2013" title="Category:Articles with unsourced statements from June 2013">Articles with unsourced statements from June 2013</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_with_unsourced_statements_from_April_2014" title="Category:Articles with unsourced statements from April 2014">Articles with unsourced statements from April 2014</a></li><li><a href="http://en.wikipedia.org/wiki/Category:Articles_containing_potentially_dated_statements_from_2010" title="Category:Articles containing potentially dated statements from 2010">Articles containing potentially dated statements from 2010</a></li><li><a href="http://en.wikipedia.org/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li></ul></div></div>												<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>

			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-createaccount"><a href="http://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=Multi-core+processor&amp;type=signup" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="http://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=Multi-core+processor" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
															<li  id="ca-nstab-main" class="selected"><span><a href="http://en.wikipedia.org/wiki/Multi-core_processor"  title="View the content page [c]" accesskey="c">Article</a></span></li>
															<li  id="ca-talk"><span><a href="http://en.wikipedia.org/wiki/Talk:Multi-core_processor"  title="Discussion about the content page [t]" accesskey="t">Talk</a></span></li>
													</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<h3 id="p-variants-label"><span>Variants</span><a href="#"></a></h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
															<li id="ca-view" class="selected"><span><a href="http://en.wikipedia.org/wiki/Multi-core_processor" >Read</a></span></li>
															<li id="ca-edit"><span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=edit"  title="You can edit this page. Please use the preview button before saving [e]" accesskey="e">Edit</a></span></li>
															<li id="ca-history" class="collapsible"><span><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=history"  title="Past versions of this page [h]" accesskey="h">View history</a></span></li>
													</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<h3 id="p-cactions-label"><span>More</span><a href="#"></a></h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>

						<form action="http://en.wikipedia.org/w/index.php" id="searchform">
														<div id="simpleSearch">
															<input type="search" name="search" placeholder="Search" title="Search Wikipedia [f]" accesskey="f" id="searchInput" /><input type="hidden" value="Special:Search" name="title" /><input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton" /><input type="submit" name="go" value="Go" title="Go to a page with this exact name if one exists" id="searchButton" class="searchButton" />								</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="http://en.wikipedia.org/wiki/Main_Page"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>
			<h3 id='p-navigation-label'>Navigation</h3>

			<div class="body">
									<ul>
													<li id="n-mainpage-description"><a href="http://en.wikipedia.org/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
													<li id="n-contents"><a href="http://en.wikipedia.org/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
													<li id="n-featuredcontent"><a href="http://en.wikipedia.org/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li>
													<li id="n-currentevents"><a href="http://en.wikipedia.org/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
													<li id="n-randompage"><a href="http://en.wikipedia.org/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
													<li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li>
													<li id="n-shoplink"><a href="http://shop.wikimedia.org/" title="Visit the Wikimedia Shop">Wikimedia Shop</a></li>
											</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-interaction' aria-labelledby='p-interaction-label'>
			<h3 id='p-interaction-label'>Interaction</h3>

			<div class="body">
									<ul>
													<li id="n-help"><a href="http://en.wikipedia.org/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
													<li id="n-aboutsite"><a href="http://en.wikipedia.org/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
													<li id="n-portal"><a href="http://en.wikipedia.org/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
													<li id="n-recentchanges"><a href="http://en.wikipedia.org/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
													<li id="n-contactpage"><a href="http://en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact page</a></li>
											</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>
			<h3 id='p-tb-label'>Tools</h3>

			<div class="body">
									<ul>
													<li id="t-whatlinkshere"><a href="http://en.wikipedia.org/wiki/Special:WhatLinksHere/Multi-core_processor" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
													<li id="t-recentchangeslinked"><a href="http://en.wikipedia.org/wiki/Special:RecentChangesLinked/Multi-core_processor" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
													<li id="t-upload"><a href="http://en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li>
													<li id="t-specialpages"><a href="http://en.wikipedia.org/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li>
													<li id="t-permalink"><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;oldid=638616961" title="Permanent link to this revision of the page">Permanent link</a></li>
													<li id="t-info"><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;action=info" title="More information about this page">Page information</a></li>
													<li id="t-wikibase"><a href="http://www.wikidata.org/wiki/Q555032" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li>
						<li id="t-cite"><a href="http://en.wikipedia.org/w/index.php?title=Special:CiteThisPage&amp;page=Multi-core_processor&amp;id=638616961" title="Information on how to cite this page">Cite this page</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>
			<h3 id='p-coll-print_export-label'>Print/export</h3>

			<div class="body">
									<ul>
													<li id="coll-create_a_book"><a href="http://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Multi-core+processor">Create a book</a></li>
													<li id="coll-download-as-rdf2latex"><a href="http://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=Multi-core+processor&amp;oldid=638616961&amp;writer=rdf2latex">Download as PDF</a></li>
													<li id="t-print"><a href="http://en.wikipedia.org/w/index.php?title=Multi-core_processor&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>
											</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-lang' aria-labelledby='p-lang-label'>
			<h3 id='p-lang-label'>Languages</h3>

			<div class="body">
									<ul>
													<li class="interlanguage-link interwiki-ar"><a href="http://ar.wikipedia.org/wiki/معالج_متعدد_اللب" title="معالج متعدد اللب – Arabic" lang="ar" hreflang="ar">العربية</a></li>
													<li class="interlanguage-link interwiki-de"><a href="http://de.wikipedia.org/wiki/Mehrkernprozessor" title="Mehrkernprozessor – German" lang="de" hreflang="de">Deutsch</a></li>
													<li class="interlanguage-link interwiki-et"><a href="http://et.wikipedia.org/wiki/Mitmetuumaline_protsessor" title="Mitmetuumaline protsessor – Estonian" lang="et" hreflang="et">Eesti</a></li>
													<li class="interlanguage-link interwiki-es"><a href="http://es.wikipedia.org/wiki/Procesador_multinúcleo" title="Procesador multinúcleo – Spanish" lang="es" hreflang="es">Español</a></li>
													<li class="interlanguage-link interwiki-fa"><a href="http://fa.wikipedia.org/wiki/پردازنده_چندهسته‌ای" title="پردازنده چندهسته‌ای – Persian" lang="fa" hreflang="fa">فارسی</a></li>
													<li class="interlanguage-link interwiki-fr"><a href="http://fr.wikipedia.org/wiki/Microprocesseur_multi-cœur" title="Microprocesseur multi-cœur – French" lang="fr" hreflang="fr">Français</a></li>
													<li class="interlanguage-link interwiki-ko"><a href="http://ko.wikipedia.org/wiki/멀티_코어" title="멀티 코어 – Korean" lang="ko" hreflang="ko">한국어</a></li>
													<li class="interlanguage-link interwiki-it"><a href="http://it.wikipedia.org/wiki/Multi_core" title="Multi core – Italian" lang="it" hreflang="it">Italiano</a></li>
													<li class="interlanguage-link interwiki-kk"><a href="http://kk.wikipedia.org/wiki/Көп-дәнді_өңдеуіш" title="Көп-дәнді өңдеуіш – Kazakh" lang="kk" hreflang="kk">Қазақша</a></li>
													<li class="interlanguage-link interwiki-nl"><a href="http://nl.wikipedia.org/wiki/Multikernprocessor" title="Multikernprocessor – Dutch" lang="nl" hreflang="nl">Nederlands</a></li>
													<li class="interlanguage-link interwiki-ja"><a href="http://ja.wikipedia.org/wiki/マルチコア" title="マルチコア – Japanese" lang="ja" hreflang="ja">日本語</a></li>
													<li class="interlanguage-link interwiki-no"><a href="http://no.wikipedia.org/wiki/Multi-core" title="Multi-core – Norwegian (bokmål)" lang="no" hreflang="no">Norsk bokmål</a></li>
													<li class="interlanguage-link interwiki-pl"><a href="http://pl.wikipedia.org/wiki/Procesor_wielordzeniowy" title="Procesor wielordzeniowy – Polish" lang="pl" hreflang="pl">Polski</a></li>
													<li class="interlanguage-link interwiki-pt"><a href="http://pt.wikipedia.org/wiki/Multinúcleo" title="Multinúcleo – Portuguese" lang="pt" hreflang="pt">Português</a></li>
													<li class="interlanguage-link interwiki-ro"><a href="http://ro.wikipedia.org/wiki/Chip_multiprocessor" title="Chip multiprocessor – Romanian" lang="ro" hreflang="ro">Română</a></li>
													<li class="interlanguage-link interwiki-ru"><a href="http://ru.wikipedia.org/wiki/Многоядерный_процессор" title="Многоядерный процессор – Russian" lang="ru" hreflang="ru">Русский</a></li>
													<li class="interlanguage-link interwiki-simple"><a href="http://simple.wikipedia.org/wiki/Multi-core_processor" title="Multi-core processor – Simple English" lang="simple" hreflang="simple">Simple English</a></li>
													<li class="interlanguage-link interwiki-sr"><a href="http://sr.wikipedia.org/wiki/Вишејезгарни_процесор" title="Вишејезгарни процесор – Serbian" lang="sr" hreflang="sr">Српски / srpski</a></li>
													<li class="interlanguage-link interwiki-th"><a href="http://th.wikipedia.org/wiki/มัลติคอร์" title="มัลติคอร์ – Thai" lang="th" hreflang="th">ไทย</a></li>
													<li class="interlanguage-link interwiki-tr"><a href="http://tr.wikipedia.org/wiki/Çok_çekirdekli_işlemci" title="Çok çekirdekli işlemci – Turkish" lang="tr" hreflang="tr">Türkçe</a></li>
													<li class="interlanguage-link interwiki-uk"><a href="http://uk.wikipedia.org/wiki/Багатоядерний_процесор" title="Багатоядерний процесор – Ukrainian" lang="uk" hreflang="uk">Українська</a></li>
													<li class="interlanguage-link interwiki-vi"><a href="http://vi.wikipedia.org/wiki/CPU_đa_nhân" title="CPU đa nhân – Vietnamese" lang="vi" hreflang="vi">Tiếng Việt</a></li>
													<li class="interlanguage-link interwiki-zh"><a href="http://zh.wikipedia.org/wiki/多核心處理器" title="多核心處理器 – Chinese" lang="zh" hreflang="zh">中文</a></li>
													<li class="uls-p-lang-dummy"><a href="#"></a></li>
											</ul>
				<div class='after-portlet after-portlet-lang'><span class="wb-langlinks-edit wb-langlinks-link"><a action="http://en.wikipedia.org/wiki/edit" href="http://www.wikidata.org/wiki/Q555032#sitelinks-wikipedia" text="Edit links" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>			</div>
		</div>
				</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 18 December 2014 at 08:36.<br /></li>
											<li id="footer-info-copyright">Text is available under the <a rel="license" href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="http://wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="http://wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="http://www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="http://en.wikipedia.org/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
											<li id="footer-places-disclaimer"><a href="http://en.wikipedia.org/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-contact"><a href="http://en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
											<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
											<li id="footer-places-mobileview"><a href="http://en.m.wikipedia.org/w/index.php?title=Multi-core_processor&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
											<li id="footer-copyrightico">
															<a href="http://wikimediafoundation.org/"><img src="http://bits.wikimedia.org/images/wikimedia-button.png" srcset="//bits.wikimedia.org/images/wikimedia-button-1.5x.png 1.5x, //bits.wikimedia.org/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a>
													</li>
											<li id="footer-poweredbyico">
															<a href="http://www.mediawiki.org/"><img src="http://bits.wikimedia.org/static-1.25wmf12/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" width="88" height="31" /></a>
													</li>
									</ul>
						<div style="clear:both"></div>
		</div>
		<script>/*<![CDATA[*/window.jQuery && jQuery.ready();/*]]>*/</script><script>if(window.mw){
mw.loader.state({"ext.globalCssJs.site":"ready","ext.globalCssJs.user":"ready","site":"loading","user":"ready","user.groups":"ready"});
}</script>
<script>if(window.mw){
mw.loader.load(["ext.cite","mediawiki.toc","mediawiki.action.view.postEdit","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.DRN-wizard","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.switcher","ext.gadget.featured-articles-links","mmv.bootstrap.autostart","ext.eventLogging.subscriber","ext.wikimediaEvents","ext.wikimediaEvents.statsd","ext.navigationTiming","schema.UniversalLanguageSelector","ext.uls.eventlogger","ext.uls.interlanguage"],null,true);
}</script>
<script>if(window.mw){
document.write("\u003Cscript src=\"//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false\u0026amp;lang=en\u0026amp;modules=site\u0026amp;only=scripts\u0026amp;skin=vector\u0026amp;*\"\u003E\u003C/script\u003E");
}</script>
<script>if(window.mw){
mw.config.set({"wgBackendResponseTime":123,"wgHostname":"mw1077"});
}</script>
	</body>

<!-- Mirrored from en.wikipedia.org/wiki/Multi-core_processor by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 19 Dec 2014 14:46:49 GMT -->
</html>
