// Seed: 1244725600
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input tri1 module_0,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    output tri0 id_8,
    output wire id_9,
    input tri0 id_10,
    output wire id_11,
    input wor id_12
);
  assign id_9 = id_1;
endmodule
module module_1 (
    input  wor id_0,
    output tri id_1
    , id_3
);
  assign id_1 = id_3;
  wire id_4;
  wire id_5;
  module_0(
      id_3, id_3, id_3, id_0, id_0, id_3, id_3, id_0, id_1, id_3, id_3, id_1, id_0
  );
endmodule
