Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/18.0/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.0/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  phase_to_amplitude.vo
Sim SDF file          :  phase_to_amplitude__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File phase_to_amplitude_run_msim_gate_verilog.do already exists - backing up current file as phase_to_amplitude_run_msim_gate_verilog.do.bak8
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # ERROR: No extended dataflow license exists
ModelSim-Altera Info: # do phase_to_amplitude_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {phase_to_amplitude.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 11:05:00 on Jul 05,2023
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." phase_to_amplitude.vo 
ModelSim-Altera Info: # -- Compiling module phase_to_amplitude
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	phase_to_amplitude
ModelSim-Altera Info: # End time: 11:05:00 on Jul 05,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.0/my_designs/cordic_2 {C:/intelFPGA_lite/18.0/my_designs/cordic_2/tb.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 11:05:01 on Jul 05,2023
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.0/my_designs/cordic_2" C:/intelFPGA_lite/18.0/my_designs/cordic_2/tb.v 
ModelSim-Altera Info: # -- Compiling module tb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	tb
ModelSim-Altera Info: # End time: 11:05:01 on Jul 05,2023, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  tb
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" tb 
ModelSim-Altera Info: # Start time: 11:05:02 on Jul 05,2023
ModelSim-Altera Info: # Loading work.tb
ModelSim-Altera Info: # Loading work.phase_to_amplitude
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena
ModelSim-Altera Info: # Loading altera_ver.dffeas
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb
ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # Starting simCLK_100MHZ started
ModelSim-Altera Info: # angle =                    60, 2aaaaaaa
ModelSim-Altera Info: # Simulation has finished** Note: $stop    : C:/intelFPGA_lite/18.0/my_designs/cordic_2/tb.v(48)
ModelSim-Altera Info: #    Time: 1510 ns  Iteration: 0  Instance: /tb
ModelSim-Altera Info: # Break in Module tb at C:/intelFPGA_lite/18.0/my_designs/cordic_2/tb.v line 48
ModelSim-Altera Info: # End time: 11:12:42 on Jul 05,2023, Elapsed time: 0:07:40
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
