

================================================================
== Vitis HLS Report for 'sha_stream'
================================================================
* Date:           Thu Aug  7 00:38:44 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.810 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    16814|   132031|  0.135 ms|  1.056 ms|  16815|  132032|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160  |sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1  |    16386|    16386|   0.131 ms|   0.131 ms|  16386|  16386|       no|
        |grp_sha_update_fu_168                                              |sha_update                                              |        3|    57395|  24.000 ns|   0.459 ms|      3|  57395|       no|
        |grp_local_memset_fu_185                                            |local_memset                                            |        3|       19|  24.000 ns|   0.152 us|      3|     19|       no|
        |grp_sha_transform_fu_195                                           |sha_transform                                           |      395|      395|   3.160 us|   3.160 us|    395|    395|       no|
        |grp_sha_stream_Pipeline_sha_stream_label2_fu_203                   |sha_stream_Pipeline_sha_stream_label2                   |        7|        7|  56.000 ns|  56.000 ns|      7|      7|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- sha_stream_label0  |       12|   114796|  6 ~ 57398|          -|          -|     2|        no|
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      69|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     -|     2668|    5282|    0|
|Memory               |        8|     -|       64|      66|    0|
|Multiplexer          |        -|     -|        -|     507|    -|
|Register             |        -|     -|      178|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        8|     0|     2910|    5924|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |grp_local_memset_fu_185                                            |local_memset                                            |        0|   0|    66|   211|    0|
    |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160  |sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1  |        0|   0|    48|   208|    0|
    |grp_sha_stream_Pipeline_sha_stream_label2_fu_203                   |sha_stream_Pipeline_sha_stream_label2                   |        0|   0|     9|    58|    0|
    |grp_sha_transform_fu_195                                           |sha_transform                                           |        0|   0|  1155|  1932|    0|
    |grp_sha_update_fu_168                                              |sha_update                                              |        0|   0|  1390|  2873|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |        0|   0|  2668|  5282|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |local_indata_U     |local_indata_RAM_AUTO_1R1W     |        8|   0|   0|    0|  16384|    8|     1|       131072|
    |sha_info_data_U    |sha_info_data_RAM_AUTO_1R1W    |        0|  32|  33|    0|     16|   32|     1|          512|
    |sha_info_digest_U  |sha_info_digest_RAM_AUTO_1R1W  |        0|  32|  33|    0|      5|   32|     1|          160|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                               |        8|  64|  66|    0|  16405|   72|     3|       131744|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln216_fu_237_p2               |         +|   0|  0|   9|           2|           1|
    |count_1_fu_283_p2                 |         +|   0|  0|  14|           7|           1|
    |sub_ln186_fu_300_p2               |         -|   0|  0|  14|           6|           7|
    |ap_block_state13_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln181_fu_294_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln216_fu_231_p2              |      icmp|   0|  0|  10|           2|           3|
    |xor_ln182_fu_307_p2               |       xor|   0|  0|   6|           6|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  69|          31|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  91|         19|    1|         19|
    |grp_local_memset_fu_185_e  |  14|          3|    4|         12|
    |grp_local_memset_fu_185_n  |  20|          4|    7|         28|
    |j_fu_104                   |   9|          2|    2|          4|
    |local_indata_address0      |  14|          3|   14|         42|
    |local_indata_ce0           |  14|          3|    1|          3|
    |local_indata_ce1           |   9|          2|    1|          2|
    |local_indata_we0           |   9|          2|    1|          2|
    |sha_info_count_hi          |   9|          2|   32|         64|
    |sha_info_count_lo          |   9|          2|   32|         64|
    |sha_info_data_address0     |  31|          6|    4|         24|
    |sha_info_data_ce0          |  26|          5|    1|          5|
    |sha_info_data_d0           |  26|          5|   32|        160|
    |sha_info_data_we0          |  20|          4|    1|          4|
    |sha_info_digest_address0   |  37|          7|    3|         21|
    |sha_info_digest_address1   |  26|          5|    3|         15|
    |sha_info_digest_ce0        |  26|          5|    1|          5|
    |sha_info_digest_ce1        |  20|          4|    1|          4|
    |sha_info_digest_d0         |  31|          6|   32|        192|
    |sha_info_digest_d1         |  26|          5|   32|        160|
    |sha_info_digest_we0        |  20|          4|    1|          4|
    |sha_info_digest_we1        |  20|          4|    1|          4|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 507|        102|  207|        838|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  18|   0|   18|          0|
    |count_reg_342                                                                   |   6|   0|    6|          0|
    |grp_local_memset_fu_185_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160_ap_start_reg  |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_sha_stream_label2_fu_203_ap_start_reg                   |   1|   0|    1|          0|
    |grp_sha_transform_fu_195_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_sha_update_fu_168_ap_start_reg                                              |   1|   0|    1|          0|
    |i_reg_348                                                                       |  32|   0|   32|          0|
    |icmp_ln181_reg_361                                                              |   1|   0|    1|          0|
    |j_fu_104                                                                        |   2|   0|    2|          0|
    |lo_bit_count_reg_337                                                            |  32|   0|   32|          0|
    |sha_info_count_hi                                                               |  32|   0|   32|          0|
    |sha_info_count_lo                                                               |  32|   0|   32|          0|
    |sub_ln186_reg_365                                                               |   7|   0|    7|          0|
    |trunc_ln174_reg_356                                                             |   4|   0|    4|          0|
    |trunc_ln216_reg_327                                                             |   1|   0|    1|          0|
    |zext_ln182_reg_370                                                              |   6|   0|    7|          1|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 178|   0|  179|          1|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|indata_address0   |  out|   14|   ap_memory|        indata|         array|
|indata_ce0        |  out|    1|   ap_memory|        indata|         array|
|indata_q0         |   in|    8|   ap_memory|        indata|         array|
|in_i_address0     |  out|    1|   ap_memory|          in_i|         array|
|in_i_ce0          |  out|    1|   ap_memory|          in_i|         array|
|in_i_q0           |   in|   32|   ap_memory|          in_i|         array|
|outdata_address0  |  out|    3|   ap_memory|       outdata|         array|
|outdata_ce0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_we0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_d0        |  out|   32|   ap_memory|       outdata|         array|
+------------------+-----+-----+------------+--------------+--------------+

