// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Rocca_S_hw_v2_Rocca_S_hw_v2,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.665078,HLS_SYN_LAT=876,HLS_SYN_TPT=none,HLS_SYN_MEM=24,HLS_SYN_DSP=0,HLS_SYN_FF=9064,HLS_SYN_LUT=113111,HLS_VERSION=2022_2}" *)

module Rocca_S_hw_v2 (
        ap_clk,
        ap_rst_n,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY,
        input_r_TKEEP,
        input_r_TSTRB,
        input_r_TLAST,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY,
        output_r_TKEEP,
        output_r_TSTRB,
        output_r_TLAST
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_state8 = 19'd128;
parameter    ap_ST_fsm_state9 = 19'd256;
parameter    ap_ST_fsm_state10 = 19'd512;
parameter    ap_ST_fsm_state11 = 19'd1024;
parameter    ap_ST_fsm_state12 = 19'd2048;
parameter    ap_ST_fsm_state13 = 19'd4096;
parameter    ap_ST_fsm_state14 = 19'd8192;
parameter    ap_ST_fsm_state15 = 19'd16384;
parameter    ap_ST_fsm_state16 = 19'd32768;
parameter    ap_ST_fsm_state17 = 19'd65536;
parameter    ap_ST_fsm_state18 = 19'd131072;
parameter    ap_ST_fsm_state19 = 19'd262144;

input   ap_clk;
input   ap_rst_n;
input  [511:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;
input  [63:0] input_r_TKEEP;
input  [63:0] input_r_TSTRB;
input  [0:0] input_r_TLAST;
output  [511:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;
output  [63:0] output_r_TKEEP;
output  [63:0] output_r_TSTRB;
output  [0:0] output_r_TLAST;

 reg    ap_rst_n_inv;
reg   [5:0] hw_AD_address0;
reg    hw_AD_ce0;
reg    hw_AD_we0;
wire   [127:0] hw_AD_q0;
reg    hw_AD_ce1;
wire   [127:0] hw_AD_q1;
reg   [7:0] hw_M_0_address0;
reg    hw_M_0_ce0;
reg    hw_M_0_we0;
wire   [127:0] hw_M_0_q0;
reg   [7:0] hw_M_1_address0;
reg    hw_M_1_ce0;
reg    hw_M_1_we0;
wire   [127:0] hw_M_1_q0;
reg   [127:0] hw_S_0;
reg   [127:0] hw_S_1;
reg   [127:0] hw_S_2;
reg   [127:0] hw_S_3;
reg   [127:0] hw_S_4;
reg   [127:0] hw_S_5;
reg   [127:0] hw_S_6;
reg   [7:0] hw_C_0_address0;
reg    hw_C_0_ce0;
reg    hw_C_0_we0;
wire   [127:0] hw_C_0_q0;
reg   [7:0] hw_C_1_address0;
reg    hw_C_1_ce0;
reg    hw_C_1_we0;
wire   [127:0] hw_C_1_q0;
reg    input_r_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
reg    output_r_TDATA_blk_n;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state18;
reg   [0:0] icmp_ln451_reg_943;
wire    ap_CS_fsm_state19;
wire   [127:0] val_fu_416_p1;
reg   [127:0] val_reg_845;
reg   [127:0] val_2_reg_850;
reg   [127:0] val_4_reg_855;
reg   [127:0] val_6_reg_860;
wire   [127:0] grp_convert_endian_128_hw_fu_229_ap_return;
reg   [127:0] val_1_reg_865;
wire   [7:0] trunc_ln322_fu_462_p1;
reg   [7:0] trunc_ln322_reg_871;
wire   [127:0] grp_convert_endian_128_hw_fu_234_ap_return;
reg   [127:0] val_3_reg_877;
wire   [7:0] trunc_ln322_1_fu_466_p1;
reg   [7:0] trunc_ln322_1_reg_883;
wire   [127:0] val_5_convert_endian_128_hw_fu_239_ap_return;
reg   [127:0] val_5_reg_889;
wire   [127:0] val_7_convert_endian_128_hw_fu_244_ap_return;
reg   [127:0] val_7_reg_897;
reg   [511:0] tmp_data_V_2_reg_905;
wire   [127:0] val_9_convert_endian_128_hw_fu_249_ap_return;
reg   [127:0] val_9_reg_910;
reg   [120:0] trunc_ln1_reg_915;
wire    ap_CS_fsm_state3;
wire   [127:0] xor_ln266_fu_518_p2;
reg   [127:0] xor_ln266_reg_921;
reg   [120:0] trunc_ln2_reg_929;
wire    ap_CS_fsm_state6;
wire   [511:0] p_Result_s_fu_714_p5;
reg   [511:0] p_Result_s_reg_937;
wire   [0:0] icmp_ln451_fu_727_p2;
wire   [0:0] local_stream_last_V_fu_732_p2;
wire    grp_convert_endian_128_hw_fu_229_ap_ready;
reg   [127:0] grp_convert_endian_128_hw_fu_229_val_r;
wire    grp_convert_endian_128_hw_fu_234_ap_ready;
reg   [127:0] grp_convert_endian_128_hw_fu_234_val_r;
wire    val_5_convert_endian_128_hw_fu_239_ap_ready;
wire    val_7_convert_endian_128_hw_fu_244_ap_ready;
wire    val_9_convert_endian_128_hw_fu_249_ap_ready;
wire   [127:0] val_9_convert_endian_128_hw_fu_249_val_r;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_ready;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_input_r_TREADY;
wire   [511:0] grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_temp_V_13_out;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_temp_V_13_out_ap_vld;
wire   [5:0] grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_hw_AD_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_hw_AD_ce0;
wire    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_hw_AD_we0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_hw_AD_d0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_grp_convert_endian_128_hw_fu_229_p_din1;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_ready;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_xor_i_i_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_xor_i_i_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call_i_i_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call_i_i_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call2_i_i_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call2_i_i_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call4_i_i_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call4_i_i_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call6_i_i_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call6_i_i_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call8_i_i_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call8_i_i_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call10_i_i_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call10_i_i_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_5;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_5_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_6;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_6_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_1_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_1_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_0_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_0_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_2_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_2_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_3_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_3_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_4_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_4_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_grp_hw_AES_fu_955_p_din1;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_grp_hw_AES_fu_955_p_din2;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_grp_hw_AES_fu_960_p_din1;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_grp_hw_AES_fu_960_p_din2;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_tmp_13_hw_AES_fu_965_p_din1;
wire  signed [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_tmp_13_hw_AES_fu_965_p_din2;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_tmp_s_hw_AES_fu_970_p_din1;
wire  signed [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_tmp_s_hw_AES_fu_970_p_din2;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_ready;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_input_r_TREADY;
wire   [511:0] grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_temp_V_14_out;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_temp_V_14_out_ap_vld;
wire   [7:0] grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_0_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_0_ce0;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_0_we0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_0_d0;
wire   [7:0] grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_1_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_1_ce0;
wire    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_1_we0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_1_d0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_grp_convert_endian_128_hw_fu_229_p_din1;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_ready;
wire   [5:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_AD_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_AD_ce0;
wire   [5:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_AD_address1;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_AD_ce1;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_6_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_6_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_1_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_1_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_0_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_0_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_2_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_2_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_3_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_3_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_4_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_4_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_5_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_5_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_grp_hw_AES_fu_955_p_din1;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_grp_hw_AES_fu_955_p_din2;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_grp_hw_AES_fu_960_p_din1;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_grp_hw_AES_fu_960_p_din2;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_tmp_13_hw_AES_fu_965_p_din1;
wire  signed [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_tmp_13_hw_AES_fu_965_p_din2;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_tmp_s_hw_AES_fu_970_p_din1;
wire  signed [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_tmp_s_hw_AES_fu_970_p_din2;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_ready;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_3_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_3_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_5_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_5_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_0_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_0_o_ap_vld;
wire   [7:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_M_0_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_M_0_ce0;
wire   [7:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_0_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_0_ce0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_0_we0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_0_d0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_4_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_4_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_6_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_6_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_2_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_2_o_ap_vld;
wire   [7:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_M_1_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_M_1_ce0;
wire   [7:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_1_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_1_ce0;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_1_we0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_1_d0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_1_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_1_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_grp_hw_AES_fu_955_p_din1;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_grp_hw_AES_fu_955_p_din2;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_grp_hw_AES_fu_960_p_din1;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_grp_hw_AES_fu_960_p_din2;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_tmp_13_hw_AES_fu_965_p_din1;
wire  signed [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_tmp_13_hw_AES_fu_965_p_din2;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_tmp_s_hw_AES_fu_970_p_din1;
wire  signed [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_tmp_s_hw_AES_fu_970_p_din2;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_ready;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_xor_i_i719_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_xor_i_i719_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call_i_i720_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call_i_i720_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call2_i_i721_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call2_i_i721_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call4_i_i722_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call4_i_i722_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call6_i_i723_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call6_i_i723_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call8_i_i724_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call8_i_i724_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call10_i_i725_phi_out;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call10_i_i725_phi_out_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_6_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_6_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_1_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_1_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_0_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_0_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_2_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_2_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_3_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_3_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_4_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_4_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_5_o;
wire    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_5_o_ap_vld;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_grp_hw_AES_fu_955_p_din1;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_grp_hw_AES_fu_955_p_din2;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_grp_hw_AES_fu_960_p_din1;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_grp_hw_AES_fu_960_p_din2;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_tmp_13_hw_AES_fu_965_p_din1;
wire  signed [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_tmp_13_hw_AES_fu_965_p_din2;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_tmp_s_hw_AES_fu_970_p_din1;
wire  signed [127:0] grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_tmp_s_hw_AES_fu_970_p_din2;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_start;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_done;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_idle;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_ready;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TREADY;
wire   [511:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TDATA;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TVALID;
wire   [63:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TKEEP;
wire   [63:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TSTRB;
wire   [0:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TLAST;
wire   [511:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_temp_V_15_out;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_temp_V_15_out_ap_vld;
wire   [7:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_hw_C_0_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_hw_C_0_ce0;
wire   [7:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_hw_C_1_address0;
wire    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_hw_C_1_ce0;
wire   [127:0] grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_grp_convert_endian_128_hw_fu_229_p_din1;
wire    grp_hw_AES_fu_955_ap_ready;
reg   [127:0] grp_hw_AES_fu_955_state;
reg   [127:0] grp_hw_AES_fu_955_key;
wire   [127:0] grp_hw_AES_fu_955_ap_return;
wire    grp_hw_AES_fu_960_ap_ready;
reg   [127:0] grp_hw_AES_fu_960_state;
reg   [127:0] grp_hw_AES_fu_960_key;
wire   [127:0] grp_hw_AES_fu_960_ap_return;
wire    tmp_13_hw_AES_fu_965_ap_ready;
reg   [127:0] tmp_13_hw_AES_fu_965_state;
reg   [127:0] tmp_13_hw_AES_fu_965_key;
wire   [127:0] tmp_13_hw_AES_fu_965_ap_return;
wire    tmp_s_hw_AES_fu_970_ap_ready;
reg   [127:0] tmp_s_hw_AES_fu_970_state;
reg   [127:0] tmp_s_hw_AES_fu_970_key;
wire   [127:0] tmp_s_hw_AES_fu_970_ap_return;
wire   [127:0] xor_ln317_2_fu_686_p2;
wire   [127:0] xor_ln318_1_fu_699_p2;
reg    grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_start_reg;
reg    grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_start_reg;
reg   [18:0] ap_NS_fsm;
wire    ap_NS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_start_reg;
wire    ap_NS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_start_reg;
wire    ap_NS_fsm_state16;
wire    ap_CS_fsm_state17;
wire   [127:0] xor_ln276_fu_544_p2;
wire    ap_CS_fsm_state5;
wire   [127:0] xor_ln277_fu_555_p2;
wire   [127:0] xor_ln278_fu_566_p2;
wire   [127:0] xor_ln279_fu_577_p2;
wire   [127:0] xor_ln280_fu_588_p2;
wire   [127:0] xor_ln281_fu_599_p2;
wire   [127:0] xor_ln282_fu_610_p2;
reg    ap_block_state18;
reg    ap_block_state18_io;
wire   [7:0] sub_ln380_fu_493_p2;
wire   [127:0] zext_ln380_fu_498_p1;
wire   [127:0] add_ln380_fu_502_p2;
wire   [7:0] sub_ln403_fu_625_p2;
wire   [127:0] zext_ln403_fu_630_p1;
wire   [127:0] add_ln403_fu_634_p2;
wire   [127:0] xor_ln317_1_fu_680_p2;
wire   [127:0] xor_ln317_fu_674_p2;
wire   [127:0] xor_ln318_fu_693_p2;
wire   [255:0] tmp_fu_706_p3;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_block_state4_on_subcall_done;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    regslice_both_output_r_V_data_V_U_apdone_blk;
reg    ap_block_state19;
reg    ap_block_state19_io;
wire    regslice_both_input_r_V_data_V_U_apdone_blk;
wire   [511:0] input_r_TDATA_int_regslice;
wire    input_r_TVALID_int_regslice;
reg    input_r_TREADY_int_regslice;
wire    regslice_both_input_r_V_data_V_U_ack_in;
wire    regslice_both_input_r_V_keep_V_U_apdone_blk;
wire   [63:0] input_r_TKEEP_int_regslice;
wire    regslice_both_input_r_V_keep_V_U_vld_out;
wire    regslice_both_input_r_V_keep_V_U_ack_in;
wire    regslice_both_input_r_V_strb_V_U_apdone_blk;
wire   [63:0] input_r_TSTRB_int_regslice;
wire    regslice_both_input_r_V_strb_V_U_vld_out;
wire    regslice_both_input_r_V_strb_V_U_ack_in;
wire    regslice_both_input_r_V_last_V_U_apdone_blk;
wire   [0:0] input_r_TLAST_int_regslice;
wire    regslice_both_input_r_V_last_V_U_vld_out;
wire    regslice_both_input_r_V_last_V_U_ack_in;
reg   [511:0] output_r_TDATA_int_regslice;
reg    output_r_TVALID_int_regslice;
wire    output_r_TREADY_int_regslice;
wire    regslice_both_output_r_V_data_V_U_vld_out;
wire    regslice_both_output_r_V_keep_V_U_apdone_blk;
reg   [63:0] output_r_TKEEP_int_regslice;
wire    regslice_both_output_r_V_keep_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_keep_V_U_vld_out;
wire    regslice_both_output_r_V_strb_V_U_apdone_blk;
reg   [63:0] output_r_TSTRB_int_regslice;
wire    regslice_both_output_r_V_strb_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_strb_V_U_vld_out;
wire    regslice_both_output_r_V_last_V_U_apdone_blk;
reg   [0:0] output_r_TLAST_int_regslice;
wire    regslice_both_output_r_V_last_V_U_ack_in_dummy;
wire    regslice_both_output_r_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 hw_S_0 = 128'd0;
#0 hw_S_1 = 128'd0;
#0 hw_S_2 = 128'd0;
#0 hw_S_3 = 128'd0;
#0 hw_S_4 = 128'd0;
#0 hw_S_5 = 128'd0;
#0 hw_S_6 = 128'd0;
#0 ap_CS_fsm = 19'd1;
#0 grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_start_reg = 1'b0;
#0 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_start_reg = 1'b0;
#0 grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_start_reg = 1'b0;
#0 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_start_reg = 1'b0;
#0 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_start_reg = 1'b0;
#0 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_start_reg = 1'b0;
#0 grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_start_reg = 1'b0;
end

Rocca_S_hw_v2_hw_AD_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
hw_AD_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hw_AD_address0),
    .ce0(hw_AD_ce0),
    .we0(hw_AD_we0),
    .d0(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_hw_AD_d0),
    .q0(hw_AD_q0),
    .address1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_AD_address1),
    .ce1(hw_AD_ce1),
    .q1(hw_AD_q1)
);

Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 250 ),
    .AddressWidth( 8 ))
hw_M_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hw_M_0_address0),
    .ce0(hw_M_0_ce0),
    .we0(hw_M_0_we0),
    .d0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_0_d0),
    .q0(hw_M_0_q0)
);

Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 250 ),
    .AddressWidth( 8 ))
hw_M_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hw_M_1_address0),
    .ce0(hw_M_1_ce0),
    .we0(hw_M_1_we0),
    .d0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_1_d0),
    .q0(hw_M_1_q0)
);

Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 250 ),
    .AddressWidth( 8 ))
hw_C_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hw_C_0_address0),
    .ce0(hw_C_0_ce0),
    .we0(hw_C_0_we0),
    .d0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_0_d0),
    .q0(hw_C_0_q0)
);

Rocca_S_hw_v2_hw_M_0_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 250 ),
    .AddressWidth( 8 ))
hw_C_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hw_C_1_address0),
    .ce0(hw_C_1_ce0),
    .we0(hw_C_1_we0),
    .d0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_1_d0),
    .q0(hw_C_1_q0)
);

Rocca_S_hw_v2_convert_endian_128_hw grp_convert_endian_128_hw_fu_229(
    .ap_ready(grp_convert_endian_128_hw_fu_229_ap_ready),
    .val_r(grp_convert_endian_128_hw_fu_229_val_r),
    .ap_return(grp_convert_endian_128_hw_fu_229_ap_return)
);

Rocca_S_hw_v2_convert_endian_128_hw grp_convert_endian_128_hw_fu_234(
    .ap_ready(grp_convert_endian_128_hw_fu_234_ap_ready),
    .val_r(grp_convert_endian_128_hw_fu_234_val_r),
    .ap_return(grp_convert_endian_128_hw_fu_234_ap_return)
);

Rocca_S_hw_v2_convert_endian_128_hw val_5_convert_endian_128_hw_fu_239(
    .ap_ready(val_5_convert_endian_128_hw_fu_239_ap_ready),
    .val_r(val_4_reg_855),
    .ap_return(val_5_convert_endian_128_hw_fu_239_ap_return)
);

Rocca_S_hw_v2_convert_endian_128_hw val_7_convert_endian_128_hw_fu_244(
    .ap_ready(val_7_convert_endian_128_hw_fu_244_ap_ready),
    .val_r(val_6_reg_860),
    .ap_return(val_7_convert_endian_128_hw_fu_244_ap_return)
);

Rocca_S_hw_v2_convert_endian_128_hw val_9_convert_endian_128_hw_fu_249(
    .ap_ready(val_9_convert_endian_128_hw_fu_249_ap_ready),
    .val_r(val_9_convert_endian_128_hw_fu_249_val_r),
    .ap_return(val_9_convert_endian_128_hw_fu_249_ap_return)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_ad_reading grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_ready),
    .input_r_TVALID(input_r_TVALID_int_regslice),
    .tmp_data_V_4(tmp_data_V_2_reg_905),
    .trunc_ln1(trunc_ln1_reg_915),
    .input_r_TDATA(input_r_TDATA_int_regslice),
    .input_r_TREADY(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_input_r_TREADY),
    .input_r_TKEEP(input_r_TKEEP_int_regslice),
    .input_r_TSTRB(input_r_TSTRB_int_regslice),
    .input_r_TLAST(input_r_TLAST_int_regslice),
    .temp_V_13_out(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_temp_V_13_out),
    .temp_V_13_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_temp_V_13_out_ap_vld),
    .hw_AD_address0(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_hw_AD_address0),
    .hw_AD_ce0(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_hw_AD_ce0),
    .hw_AD_we0(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_hw_AD_we0),
    .hw_AD_d0(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_hw_AD_d0),
    .grp_convert_endian_128_hw_fu_229_p_din1(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_grp_convert_endian_128_hw_fu_229_p_din1),
    .grp_convert_endian_128_hw_fu_229_p_dout0(grp_convert_endian_128_hw_fu_229_ap_return),
    .grp_convert_endian_128_hw_fu_229_p_ready(grp_convert_endian_128_hw_fu_229_ap_ready)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_ready),
    .xor_ln266(xor_ln266_reg_921),
    .xor_i_i_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_xor_i_i_phi_out),
    .xor_i_i_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_xor_i_i_phi_out_ap_vld),
    .call_i_i_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call_i_i_phi_out),
    .call_i_i_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call_i_i_phi_out_ap_vld),
    .call2_i_i_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call2_i_i_phi_out),
    .call2_i_i_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call2_i_i_phi_out_ap_vld),
    .call4_i_i_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call4_i_i_phi_out),
    .call4_i_i_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call4_i_i_phi_out_ap_vld),
    .call6_i_i_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call6_i_i_phi_out),
    .call6_i_i_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call6_i_i_phi_out_ap_vld),
    .call8_i_i_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call8_i_i_phi_out),
    .call8_i_i_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call8_i_i_phi_out_ap_vld),
    .call10_i_i_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call10_i_i_phi_out),
    .call10_i_i_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call10_i_i_phi_out_ap_vld),
    .hw_S_5(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_5),
    .hw_S_5_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_5_ap_vld),
    .hw_S_6(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_6),
    .hw_S_6_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_6_ap_vld),
    .hw_S_1_i(hw_S_1),
    .hw_S_1_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_1_o),
    .hw_S_1_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_1_o_ap_vld),
    .hw_S_0_i(hw_S_0),
    .hw_S_0_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_0_o),
    .hw_S_0_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_0_o_ap_vld),
    .hw_S_2_i(hw_S_2),
    .hw_S_2_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_2_o),
    .hw_S_2_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_2_o_ap_vld),
    .hw_S_3_i(hw_S_3),
    .hw_S_3_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_3_o),
    .hw_S_3_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_3_o_ap_vld),
    .hw_S_4_i(hw_S_4),
    .hw_S_4_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_4_o),
    .hw_S_4_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_4_o_ap_vld),
    .grp_hw_AES_fu_955_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_grp_hw_AES_fu_955_p_din1),
    .grp_hw_AES_fu_955_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_grp_hw_AES_fu_955_p_din2),
    .grp_hw_AES_fu_955_p_dout0(grp_hw_AES_fu_955_ap_return),
    .grp_hw_AES_fu_955_p_ready(grp_hw_AES_fu_955_ap_ready),
    .grp_hw_AES_fu_960_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_grp_hw_AES_fu_960_p_din1),
    .grp_hw_AES_fu_960_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_grp_hw_AES_fu_960_p_din2),
    .grp_hw_AES_fu_960_p_dout0(grp_hw_AES_fu_960_ap_return),
    .grp_hw_AES_fu_960_p_ready(grp_hw_AES_fu_960_ap_ready),
    .tmp_13_hw_AES_fu_965_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_tmp_13_hw_AES_fu_965_p_din1),
    .tmp_13_hw_AES_fu_965_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_tmp_13_hw_AES_fu_965_p_din2),
    .tmp_13_hw_AES_fu_965_p_dout0(tmp_13_hw_AES_fu_965_ap_return),
    .tmp_13_hw_AES_fu_965_p_ready(tmp_13_hw_AES_fu_965_ap_ready),
    .tmp_s_hw_AES_fu_970_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_tmp_s_hw_AES_fu_970_p_din1),
    .tmp_s_hw_AES_fu_970_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_tmp_s_hw_AES_fu_970_p_din2),
    .tmp_s_hw_AES_fu_970_p_dout0(tmp_s_hw_AES_fu_970_ap_return),
    .tmp_s_hw_AES_fu_970_p_ready(tmp_s_hw_AES_fu_970_ap_ready)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_message_reading grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_ready),
    .input_r_TVALID(input_r_TVALID_int_regslice),
    .temp_V_13_reload(grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_temp_V_13_out),
    .trunc_ln2(trunc_ln2_reg_929),
    .input_r_TDATA(input_r_TDATA_int_regslice),
    .input_r_TREADY(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_input_r_TREADY),
    .input_r_TKEEP(input_r_TKEEP_int_regslice),
    .input_r_TSTRB(input_r_TSTRB_int_regslice),
    .input_r_TLAST(input_r_TLAST_int_regslice),
    .temp_V_14_out(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_temp_V_14_out),
    .temp_V_14_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_temp_V_14_out_ap_vld),
    .hw_M_0_address0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_0_address0),
    .hw_M_0_ce0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_0_ce0),
    .hw_M_0_we0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_0_we0),
    .hw_M_0_d0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_0_d0),
    .hw_M_1_address0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_1_address0),
    .hw_M_1_ce0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_1_ce0),
    .hw_M_1_we0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_1_we0),
    .hw_M_1_d0(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_1_d0),
    .grp_convert_endian_128_hw_fu_229_p_din1(grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_grp_convert_endian_128_hw_fu_229_p_din1),
    .grp_convert_endian_128_hw_fu_229_p_dout0(grp_convert_endian_128_hw_fu_229_ap_return),
    .grp_convert_endian_128_hw_fu_229_p_ready(grp_convert_endian_128_hw_fu_229_ap_ready)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_ready),
    .trunc_ln1(trunc_ln1_reg_915),
    .hw_AD_address0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_AD_address0),
    .hw_AD_ce0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_AD_ce0),
    .hw_AD_q0(hw_AD_q0),
    .hw_AD_address1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_AD_address1),
    .hw_AD_ce1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_AD_ce1),
    .hw_AD_q1(hw_AD_q1),
    .hw_S_6_i(hw_S_6),
    .hw_S_6_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_6_o),
    .hw_S_6_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_6_o_ap_vld),
    .hw_S_1_i(hw_S_1),
    .hw_S_1_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_1_o),
    .hw_S_1_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_1_o_ap_vld),
    .hw_S_0_i(hw_S_0),
    .hw_S_0_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_0_o),
    .hw_S_0_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_0_o_ap_vld),
    .hw_S_2_i(hw_S_2),
    .hw_S_2_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_2_o),
    .hw_S_2_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_2_o_ap_vld),
    .hw_S_3_i(hw_S_3),
    .hw_S_3_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_3_o),
    .hw_S_3_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_3_o_ap_vld),
    .hw_S_4_i(hw_S_4),
    .hw_S_4_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_4_o),
    .hw_S_4_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_4_o_ap_vld),
    .hw_S_5_i(hw_S_5),
    .hw_S_5_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_5_o),
    .hw_S_5_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_5_o_ap_vld),
    .grp_hw_AES_fu_955_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_grp_hw_AES_fu_955_p_din1),
    .grp_hw_AES_fu_955_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_grp_hw_AES_fu_955_p_din2),
    .grp_hw_AES_fu_955_p_dout0(grp_hw_AES_fu_955_ap_return),
    .grp_hw_AES_fu_955_p_ready(grp_hw_AES_fu_955_ap_ready),
    .grp_hw_AES_fu_960_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_grp_hw_AES_fu_960_p_din1),
    .grp_hw_AES_fu_960_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_grp_hw_AES_fu_960_p_din2),
    .grp_hw_AES_fu_960_p_dout0(grp_hw_AES_fu_960_ap_return),
    .grp_hw_AES_fu_960_p_ready(grp_hw_AES_fu_960_ap_ready),
    .tmp_13_hw_AES_fu_965_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_tmp_13_hw_AES_fu_965_p_din1),
    .tmp_13_hw_AES_fu_965_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_tmp_13_hw_AES_fu_965_p_din2),
    .tmp_13_hw_AES_fu_965_p_dout0(tmp_13_hw_AES_fu_965_ap_return),
    .tmp_13_hw_AES_fu_965_p_ready(tmp_13_hw_AES_fu_965_ap_ready),
    .tmp_s_hw_AES_fu_970_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_tmp_s_hw_AES_fu_970_p_din1),
    .tmp_s_hw_AES_fu_970_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_tmp_s_hw_AES_fu_970_p_din2),
    .tmp_s_hw_AES_fu_970_p_dout0(tmp_s_hw_AES_fu_970_ap_return),
    .tmp_s_hw_AES_fu_970_p_ready(tmp_s_hw_AES_fu_970_ap_ready)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_ready),
    .trunc_ln2(trunc_ln2_reg_929),
    .hw_S_3_i(hw_S_3),
    .hw_S_3_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_3_o),
    .hw_S_3_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_3_o_ap_vld),
    .hw_S_5_i(hw_S_5),
    .hw_S_5_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_5_o),
    .hw_S_5_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_5_o_ap_vld),
    .hw_S_0_i(hw_S_0),
    .hw_S_0_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_0_o),
    .hw_S_0_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_0_o_ap_vld),
    .hw_M_0_address0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_M_0_address0),
    .hw_M_0_ce0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_M_0_ce0),
    .hw_M_0_q0(hw_M_0_q0),
    .hw_C_0_address0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_0_address0),
    .hw_C_0_ce0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_0_ce0),
    .hw_C_0_we0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_0_we0),
    .hw_C_0_d0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_0_d0),
    .hw_S_4_i(hw_S_4),
    .hw_S_4_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_4_o),
    .hw_S_4_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_4_o_ap_vld),
    .hw_S_6_i(hw_S_6),
    .hw_S_6_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_6_o),
    .hw_S_6_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_6_o_ap_vld),
    .hw_S_2_i(hw_S_2),
    .hw_S_2_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_2_o),
    .hw_S_2_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_2_o_ap_vld),
    .hw_M_1_address0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_M_1_address0),
    .hw_M_1_ce0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_M_1_ce0),
    .hw_M_1_q0(hw_M_1_q0),
    .hw_C_1_address0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_1_address0),
    .hw_C_1_ce0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_1_ce0),
    .hw_C_1_we0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_1_we0),
    .hw_C_1_d0(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_1_d0),
    .hw_S_1_i(hw_S_1),
    .hw_S_1_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_1_o),
    .hw_S_1_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_1_o_ap_vld),
    .grp_hw_AES_fu_955_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_grp_hw_AES_fu_955_p_din1),
    .grp_hw_AES_fu_955_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_grp_hw_AES_fu_955_p_din2),
    .grp_hw_AES_fu_955_p_dout0(grp_hw_AES_fu_955_ap_return),
    .grp_hw_AES_fu_955_p_ready(grp_hw_AES_fu_955_ap_ready),
    .grp_hw_AES_fu_960_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_grp_hw_AES_fu_960_p_din1),
    .grp_hw_AES_fu_960_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_grp_hw_AES_fu_960_p_din2),
    .grp_hw_AES_fu_960_p_dout0(grp_hw_AES_fu_960_ap_return),
    .grp_hw_AES_fu_960_p_ready(grp_hw_AES_fu_960_ap_ready),
    .tmp_13_hw_AES_fu_965_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_tmp_13_hw_AES_fu_965_p_din1),
    .tmp_13_hw_AES_fu_965_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_tmp_13_hw_AES_fu_965_p_din2),
    .tmp_13_hw_AES_fu_965_p_dout0(tmp_13_hw_AES_fu_965_ap_return),
    .tmp_13_hw_AES_fu_965_p_ready(tmp_13_hw_AES_fu_965_ap_ready),
    .tmp_s_hw_AES_fu_970_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_tmp_s_hw_AES_fu_970_p_din1),
    .tmp_s_hw_AES_fu_970_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_tmp_s_hw_AES_fu_970_p_din2),
    .tmp_s_hw_AES_fu_970_p_dout0(tmp_s_hw_AES_fu_970_ap_return),
    .tmp_s_hw_AES_fu_970_p_ready(tmp_s_hw_AES_fu_970_ap_ready)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1 grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_ready),
    .val_1(val_1_reg_865),
    .trunc_ln(trunc_ln322_reg_871),
    .val_3(val_3_reg_877),
    .trunc_ln322_1(trunc_ln322_1_reg_883),
    .xor_i_i719_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_xor_i_i719_phi_out),
    .xor_i_i719_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_xor_i_i719_phi_out_ap_vld),
    .call_i_i720_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call_i_i720_phi_out),
    .call_i_i720_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call_i_i720_phi_out_ap_vld),
    .call2_i_i721_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call2_i_i721_phi_out),
    .call2_i_i721_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call2_i_i721_phi_out_ap_vld),
    .call4_i_i722_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call4_i_i722_phi_out),
    .call4_i_i722_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call4_i_i722_phi_out_ap_vld),
    .call6_i_i723_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call6_i_i723_phi_out),
    .call6_i_i723_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call6_i_i723_phi_out_ap_vld),
    .call8_i_i724_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call8_i_i724_phi_out),
    .call8_i_i724_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call8_i_i724_phi_out_ap_vld),
    .call10_i_i725_phi_out(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call10_i_i725_phi_out),
    .call10_i_i725_phi_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call10_i_i725_phi_out_ap_vld),
    .hw_S_6_i(hw_S_6),
    .hw_S_6_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_6_o),
    .hw_S_6_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_6_o_ap_vld),
    .hw_S_1_i(hw_S_1),
    .hw_S_1_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_1_o),
    .hw_S_1_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_1_o_ap_vld),
    .hw_S_0_i(hw_S_0),
    .hw_S_0_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_0_o),
    .hw_S_0_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_0_o_ap_vld),
    .hw_S_2_i(hw_S_2),
    .hw_S_2_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_2_o),
    .hw_S_2_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_2_o_ap_vld),
    .hw_S_3_i(hw_S_3),
    .hw_S_3_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_3_o),
    .hw_S_3_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_3_o_ap_vld),
    .hw_S_4_i(hw_S_4),
    .hw_S_4_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_4_o),
    .hw_S_4_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_4_o_ap_vld),
    .hw_S_5_i(hw_S_5),
    .hw_S_5_o(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_5_o),
    .hw_S_5_o_ap_vld(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_5_o_ap_vld),
    .grp_hw_AES_fu_955_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_grp_hw_AES_fu_955_p_din1),
    .grp_hw_AES_fu_955_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_grp_hw_AES_fu_955_p_din2),
    .grp_hw_AES_fu_955_p_dout0(grp_hw_AES_fu_955_ap_return),
    .grp_hw_AES_fu_955_p_ready(grp_hw_AES_fu_955_ap_ready),
    .grp_hw_AES_fu_960_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_grp_hw_AES_fu_960_p_din1),
    .grp_hw_AES_fu_960_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_grp_hw_AES_fu_960_p_din2),
    .grp_hw_AES_fu_960_p_dout0(grp_hw_AES_fu_960_ap_return),
    .grp_hw_AES_fu_960_p_ready(grp_hw_AES_fu_960_ap_ready),
    .tmp_13_hw_AES_fu_965_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_tmp_13_hw_AES_fu_965_p_din1),
    .tmp_13_hw_AES_fu_965_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_tmp_13_hw_AES_fu_965_p_din2),
    .tmp_13_hw_AES_fu_965_p_dout0(tmp_13_hw_AES_fu_965_ap_return),
    .tmp_13_hw_AES_fu_965_p_ready(tmp_13_hw_AES_fu_965_ap_ready),
    .tmp_s_hw_AES_fu_970_p_din1(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_tmp_s_hw_AES_fu_970_p_din1),
    .tmp_s_hw_AES_fu_970_p_din2(grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_tmp_s_hw_AES_fu_970_p_din2),
    .tmp_s_hw_AES_fu_970_p_dout0(tmp_s_hw_AES_fu_970_ap_return),
    .tmp_s_hw_AES_fu_970_p_ready(tmp_s_hw_AES_fu_970_ap_ready)
);

Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_cipher_writing grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_start),
    .ap_done(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_done),
    .ap_idle(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_idle),
    .ap_ready(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_ready),
    .output_r_TREADY(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TREADY),
    .p_Result_s(p_Result_s_reg_937),
    .trunc_ln2(trunc_ln2_reg_929),
    .output_r_TDATA(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TDATA),
    .output_r_TVALID(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TVALID),
    .output_r_TKEEP(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TKEEP),
    .output_r_TSTRB(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TSTRB),
    .output_r_TLAST(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TLAST),
    .temp_V_15_out(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_temp_V_15_out),
    .temp_V_15_out_ap_vld(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_temp_V_15_out_ap_vld),
    .hw_C_0_address0(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_hw_C_0_address0),
    .hw_C_0_ce0(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_hw_C_0_ce0),
    .hw_C_0_q0(hw_C_0_q0),
    .hw_C_1_address0(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_hw_C_1_address0),
    .hw_C_1_ce0(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_hw_C_1_ce0),
    .hw_C_1_q0(hw_C_1_q0),
    .grp_convert_endian_128_hw_fu_229_p_din1(grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_grp_convert_endian_128_hw_fu_229_p_din1),
    .grp_convert_endian_128_hw_fu_229_p_dout0(grp_convert_endian_128_hw_fu_229_ap_return),
    .grp_convert_endian_128_hw_fu_229_p_ready(grp_convert_endian_128_hw_fu_229_ap_ready)
);

Rocca_S_hw_v2_hw_AES grp_hw_AES_fu_955(
    .ap_ready(grp_hw_AES_fu_955_ap_ready),
    .state(grp_hw_AES_fu_955_state),
    .key(grp_hw_AES_fu_955_key),
    .ap_return(grp_hw_AES_fu_955_ap_return)
);

Rocca_S_hw_v2_hw_AES grp_hw_AES_fu_960(
    .ap_ready(grp_hw_AES_fu_960_ap_ready),
    .state(grp_hw_AES_fu_960_state),
    .key(grp_hw_AES_fu_960_key),
    .ap_return(grp_hw_AES_fu_960_ap_return)
);

Rocca_S_hw_v2_hw_AES tmp_13_hw_AES_fu_965(
    .ap_ready(tmp_13_hw_AES_fu_965_ap_ready),
    .state(tmp_13_hw_AES_fu_965_state),
    .key(tmp_13_hw_AES_fu_965_key),
    .ap_return(tmp_13_hw_AES_fu_965_ap_return)
);

Rocca_S_hw_v2_hw_AES tmp_s_hw_AES_fu_970(
    .ap_ready(tmp_s_hw_AES_fu_970_ap_ready),
    .state(tmp_s_hw_AES_fu_970_state),
    .key(tmp_s_hw_AES_fu_970_key),
    .ap_return(tmp_s_hw_AES_fu_970_ap_return)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 512 ))
regslice_both_input_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TDATA),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_data_V_U_ack_in),
    .data_out(input_r_TDATA_int_regslice),
    .vld_out(input_r_TVALID_int_regslice),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_data_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 64 ))
regslice_both_input_r_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TKEEP),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_keep_V_U_ack_in),
    .data_out(input_r_TKEEP_int_regslice),
    .vld_out(regslice_both_input_r_V_keep_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_keep_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 64 ))
regslice_both_input_r_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TSTRB),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_strb_V_U_ack_in),
    .data_out(input_r_TSTRB_int_regslice),
    .vld_out(regslice_both_input_r_V_strb_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_strb_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_r_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TLAST),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_V_last_V_U_ack_in),
    .data_out(input_r_TLAST_int_regslice),
    .vld_out(regslice_both_input_r_V_last_V_U_vld_out),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_V_last_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 512 ))
regslice_both_output_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TDATA_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(output_r_TREADY_int_regslice),
    .data_out(output_r_TDATA),
    .vld_out(regslice_both_output_r_V_data_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_data_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 64 ))
regslice_both_output_r_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TKEEP_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_keep_V_U_ack_in_dummy),
    .data_out(output_r_TKEEP),
    .vld_out(regslice_both_output_r_V_keep_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_keep_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 64 ))
regslice_both_output_r_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TSTRB_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_strb_V_U_ack_in_dummy),
    .data_out(output_r_TSTRB),
    .vld_out(regslice_both_output_r_V_strb_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_strb_V_U_apdone_blk)
);

Rocca_S_hw_v2_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_r_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TLAST_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(regslice_both_output_r_V_last_V_U_ack_in_dummy),
    .data_out(output_r_TLAST),
    .vld_out(regslice_both_output_r_V_last_V_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state8) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state10) & (1'b1 == ap_CS_fsm_state9))) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state16) & (1'b1 == ap_CS_fsm_state15))) begin
            grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_start_reg <= 1'b1;
        end else if ((grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_ready == 1'b1)) begin
            grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (input_r_TVALID_int_regslice == 1'b1))) begin
        hw_S_0 <= val_7_convert_endian_128_hw_fu_244_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        hw_S_0 <= xor_ln276_fu_544_p2;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        hw_S_0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_0_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        hw_S_0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_0_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        hw_S_0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_0_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hw_S_0 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (input_r_TVALID_int_regslice == 1'b1))) begin
        hw_S_1 <= val_9_convert_endian_128_hw_fu_249_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        hw_S_1 <= xor_ln277_fu_555_p2;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        hw_S_1 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_1_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        hw_S_1 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_1_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        hw_S_1 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_1_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hw_S_1 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (input_r_TVALID_int_regslice == 1'b1))) begin
        hw_S_2 <= 128'd273021011432458527481211614312130382402;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        hw_S_2 <= xor_ln278_fu_566_p2;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        hw_S_2 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_2_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        hw_S_2 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_2_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        hw_S_2 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_2_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hw_S_2 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (input_r_TVALID_int_regslice == 1'b1))) begin
        hw_S_3 <= val_5_convert_endian_128_hw_fu_239_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        hw_S_3 <= xor_ln279_fu_577_p2;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        hw_S_3 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_3_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        hw_S_3 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_3_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        hw_S_3 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_3_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hw_S_3 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (input_r_TVALID_int_regslice == 1'b1))) begin
        hw_S_4 <= 128'd251034765181462616400357244701264036021;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        hw_S_4 <= xor_ln280_fu_588_p2;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        hw_S_4 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_4_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        hw_S_4 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_4_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        hw_S_4 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_4_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hw_S_4 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_4_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        hw_S_5 <= xor_ln281_fu_599_p2;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        hw_S_5 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_5_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        hw_S_5 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_5_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        hw_S_5 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_5_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hw_S_5 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        hw_S_6 <= xor_ln282_fu_610_p2;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        hw_S_6 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_hw_S_6_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        hw_S_6 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_S_6_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        hw_S_6 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_S_6_o;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hw_S_6 <= grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_hw_S_6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        icmp_ln451_reg_943 <= icmp_ln451_fu_727_p2;
        p_Result_s_reg_937 <= p_Result_s_fu_714_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_data_V_2_reg_905 <= input_r_TDATA_int_regslice;
        trunc_ln322_1_reg_883 <= trunc_ln322_1_fu_466_p1;
        trunc_ln322_reg_871 <= trunc_ln322_fu_462_p1;
        val_1_reg_865 <= grp_convert_endian_128_hw_fu_229_ap_return;
        val_3_reg_877 <= grp_convert_endian_128_hw_fu_234_ap_return;
        val_5_reg_889 <= val_5_convert_endian_128_hw_fu_239_ap_return;
        val_7_reg_897 <= val_7_convert_endian_128_hw_fu_244_ap_return;
        val_9_reg_910 <= val_9_convert_endian_128_hw_fu_249_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        trunc_ln1_reg_915 <= {{add_ln380_fu_502_p2[127:7]}};
        xor_ln266_reg_921 <= xor_ln266_fu_518_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        trunc_ln2_reg_929 <= {{add_ln403_fu_634_p2[127:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        val_2_reg_850 <= {{input_r_TDATA_int_regslice[255:128]}};
        val_4_reg_855 <= {{input_r_TDATA_int_regslice[383:256]}};
        val_6_reg_860 <= {{input_r_TDATA_int_regslice[511:384]}};
        val_reg_845 <= val_fu_416_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state18_io) | ((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0)))) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_output_r_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state19_io) | ((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0)))) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((input_r_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((input_r_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_convert_endian_128_hw_fu_229_val_r = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_grp_convert_endian_128_hw_fu_229_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_convert_endian_128_hw_fu_229_val_r = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_grp_convert_endian_128_hw_fu_229_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_convert_endian_128_hw_fu_229_val_r = grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_grp_convert_endian_128_hw_fu_229_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_convert_endian_128_hw_fu_229_val_r = xor_ln317_2_fu_686_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_convert_endian_128_hw_fu_229_val_r = val_reg_845;
    end else begin
        grp_convert_endian_128_hw_fu_229_val_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_convert_endian_128_hw_fu_234_val_r = xor_ln318_1_fu_699_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_convert_endian_128_hw_fu_234_val_r = val_2_reg_850;
    end else begin
        grp_convert_endian_128_hw_fu_234_val_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_hw_AES_fu_955_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_grp_hw_AES_fu_955_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_hw_AES_fu_955_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_grp_hw_AES_fu_955_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_hw_AES_fu_955_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_grp_hw_AES_fu_955_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_hw_AES_fu_955_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_grp_hw_AES_fu_955_p_din2;
    end else begin
        grp_hw_AES_fu_955_key = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_hw_AES_fu_955_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_grp_hw_AES_fu_955_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_hw_AES_fu_955_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_grp_hw_AES_fu_955_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_hw_AES_fu_955_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_grp_hw_AES_fu_955_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_hw_AES_fu_955_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_grp_hw_AES_fu_955_p_din1;
    end else begin
        grp_hw_AES_fu_955_state = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_hw_AES_fu_960_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_grp_hw_AES_fu_960_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_hw_AES_fu_960_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_grp_hw_AES_fu_960_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_hw_AES_fu_960_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_grp_hw_AES_fu_960_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_hw_AES_fu_960_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_grp_hw_AES_fu_960_p_din2;
    end else begin
        grp_hw_AES_fu_960_key = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_hw_AES_fu_960_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_grp_hw_AES_fu_960_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_hw_AES_fu_960_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_grp_hw_AES_fu_960_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_hw_AES_fu_960_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_grp_hw_AES_fu_960_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_hw_AES_fu_960_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_grp_hw_AES_fu_960_p_din1;
    end else begin
        grp_hw_AES_fu_960_state = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        hw_AD_address0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_AD_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hw_AD_address0 = grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_hw_AD_address0;
    end else begin
        hw_AD_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        hw_AD_ce0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_AD_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hw_AD_ce0 = grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_hw_AD_ce0;
    end else begin
        hw_AD_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        hw_AD_ce1 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_hw_AD_ce1;
    end else begin
        hw_AD_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        hw_AD_we0 = grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_hw_AD_we0;
    end else begin
        hw_AD_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        hw_C_0_address0 = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_hw_C_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_C_0_address0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_0_address0;
    end else begin
        hw_C_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        hw_C_0_ce0 = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_hw_C_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_C_0_ce0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_0_ce0;
    end else begin
        hw_C_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_C_0_we0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_0_we0;
    end else begin
        hw_C_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        hw_C_1_address0 = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_hw_C_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_C_1_address0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_1_address0;
    end else begin
        hw_C_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        hw_C_1_ce0 = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_hw_C_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_C_1_ce0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_1_ce0;
    end else begin
        hw_C_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_C_1_we0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_C_1_we0;
    end else begin
        hw_C_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_M_0_address0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_M_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hw_M_0_address0 = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_0_address0;
    end else begin
        hw_M_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_M_0_ce0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_M_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hw_M_0_ce0 = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_0_ce0;
    end else begin
        hw_M_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hw_M_0_we0 = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_0_we0;
    end else begin
        hw_M_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_M_1_address0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_M_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hw_M_1_address0 = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_1_address0;
    end else begin
        hw_M_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        hw_M_1_ce0 = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_hw_M_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        hw_M_1_ce0 = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_1_ce0;
    end else begin
        hw_M_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hw_M_1_we0 = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_hw_M_1_we0;
    end else begin
        hw_M_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        input_r_TDATA_blk_n = input_r_TVALID_int_regslice;
    end else begin
        input_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (input_r_TVALID_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (input_r_TVALID_int_regslice == 1'b1)))) begin
        input_r_TREADY_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_r_TREADY_int_regslice = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_input_r_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_r_TREADY_int_regslice = grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_input_r_TREADY;
    end else begin
        input_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state19) & (icmp_ln451_reg_943 == 1'd1)) | ((1'b1 == ap_CS_fsm_state18) & (icmp_ln451_reg_943 == 1'd1)))) begin
        output_r_TDATA_blk_n = output_r_TREADY_int_regslice;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln451_reg_943 == 1'd1))) begin
        output_r_TDATA_int_regslice = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_temp_V_15_out;
    end else if (((1'b1 == ap_CS_fsm_state14) & (output_r_TREADY_int_regslice == 1'b1))) begin
        output_r_TDATA_int_regslice = p_Result_s_fu_714_p5;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        output_r_TDATA_int_regslice = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TDATA;
    end else begin
        output_r_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & (output_r_TREADY_int_regslice == 1'b1)) | (~((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln451_reg_943 == 1'd1)))) begin
        output_r_TKEEP_int_regslice = 64'd18446744073709551615;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        output_r_TKEEP_int_regslice = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TKEEP;
    end else begin
        output_r_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln451_reg_943 == 1'd1))) begin
        output_r_TLAST_int_regslice = 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (output_r_TREADY_int_regslice == 1'b1))) begin
        output_r_TLAST_int_regslice = local_stream_last_V_fu_732_p2;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        output_r_TLAST_int_regslice = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TLAST;
    end else begin
        output_r_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & (output_r_TREADY_int_regslice == 1'b1)) | (~((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln451_reg_943 == 1'd1)))) begin
        output_r_TSTRB_int_regslice = 64'd18446744073709551615;
    end else if (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        output_r_TSTRB_int_regslice = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TSTRB;
    end else begin
        output_r_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & (output_r_TREADY_int_regslice == 1'b1)) | (~((1'b1 == ap_block_state18_io) | ((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state18) & (icmp_ln451_reg_943 == 1'd1)))) begin
        output_r_TVALID_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        output_r_TVALID_int_regslice = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TVALID;
    end else begin
        output_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_13_hw_AES_fu_965_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_tmp_13_hw_AES_fu_965_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_13_hw_AES_fu_965_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_tmp_13_hw_AES_fu_965_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_13_hw_AES_fu_965_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_tmp_13_hw_AES_fu_965_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_13_hw_AES_fu_965_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_tmp_13_hw_AES_fu_965_p_din2;
    end else begin
        tmp_13_hw_AES_fu_965_key = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_13_hw_AES_fu_965_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_tmp_13_hw_AES_fu_965_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_13_hw_AES_fu_965_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_tmp_13_hw_AES_fu_965_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_13_hw_AES_fu_965_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_tmp_13_hw_AES_fu_965_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_13_hw_AES_fu_965_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_tmp_13_hw_AES_fu_965_p_din1;
    end else begin
        tmp_13_hw_AES_fu_965_state = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_s_hw_AES_fu_970_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_tmp_s_hw_AES_fu_970_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_s_hw_AES_fu_970_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_tmp_s_hw_AES_fu_970_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_s_hw_AES_fu_970_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_tmp_s_hw_AES_fu_970_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_s_hw_AES_fu_970_key = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_tmp_s_hw_AES_fu_970_p_din2;
    end else begin
        tmp_s_hw_AES_fu_970_key = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_s_hw_AES_fu_970_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_tmp_s_hw_AES_fu_970_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_s_hw_AES_fu_970_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_tmp_s_hw_AES_fu_970_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_s_hw_AES_fu_970_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_tmp_s_hw_AES_fu_970_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_s_hw_AES_fu_970_state = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_tmp_s_hw_AES_fu_970_p_din1;
    end else begin
        tmp_s_hw_AES_fu_970_state = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (input_r_TVALID_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (input_r_TVALID_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (output_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (output_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if ((~((1'b1 == ap_block_state18_io) | ((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if ((~((regslice_both_output_r_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state19_io) | ((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0))) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln380_fu_502_p2 = (zext_ln380_fu_498_p1 + val_1_reg_865);

assign add_ln403_fu_634_p2 = (zext_ln403_fu_630_p1 + val_3_reg_877);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state10 = ap_NS_fsm[32'd9];

assign ap_NS_fsm_state16 = ap_NS_fsm[32'd15];

assign ap_NS_fsm_state8 = ap_NS_fsm[32'd7];

always @ (*) begin
    ap_block_state18 = ((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state18_io = ((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state19 = ((regslice_both_output_r_V_data_V_U_apdone_blk == 1'b1) | ((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state19_io = ((icmp_ln451_reg_943 == 1'd1) & (output_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_done == 1'b0) | (grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_start = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_ap_start_reg;

assign grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_start = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_288_1_fu_316_ap_start_reg;

assign grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_start = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1_fu_337_ap_start_reg;

assign grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_start = grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_ap_start_reg;

assign grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_start = grp_Rocca_S_hw_v2_Pipeline_ad_reading_fu_254_ap_start_reg;

assign grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_start = grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_ap_start_reg;

assign grp_Rocca_S_hw_v2_Pipeline_cipher_writing_fu_393_output_r_TREADY = (output_r_TREADY_int_regslice & ap_CS_fsm_state17);

assign grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_start = grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_ap_start_reg;

assign icmp_ln451_fu_727_p2 = ((trunc_ln2_reg_929 != 121'd0) ? 1'b1 : 1'b0);

assign input_r_TREADY = regslice_both_input_r_V_data_V_U_ack_in;

assign local_stream_last_V_fu_732_p2 = (icmp_ln451_fu_727_p2 ^ 1'd1);

assign output_r_TVALID = regslice_both_output_r_V_data_V_U_vld_out;

assign p_Result_s_fu_714_p5 = {{grp_Rocca_S_hw_v2_Pipeline_message_reading_fu_297_temp_V_14_out[511:256]}, {tmp_fu_706_p3}};

assign sub_ln380_fu_493_p2 = (8'd0 - trunc_ln322_reg_871);

assign sub_ln403_fu_625_p2 = (8'd0 - trunc_ln322_1_reg_883);

assign tmp_fu_706_p3 = {{grp_convert_endian_128_hw_fu_234_ap_return}, {grp_convert_endian_128_hw_fu_229_ap_return}};

assign trunc_ln322_1_fu_466_p1 = grp_convert_endian_128_hw_fu_234_ap_return[7:0];

assign trunc_ln322_fu_462_p1 = grp_convert_endian_128_hw_fu_229_ap_return[7:0];

assign val_9_convert_endian_128_hw_fu_249_val_r = input_r_TDATA_int_regslice[127:0];

assign val_fu_416_p1 = input_r_TDATA_int_regslice[127:0];

assign xor_ln266_fu_518_p2 = (val_9_reg_910 ^ val_7_reg_897);

assign xor_ln276_fu_544_p2 = (val_5_reg_889 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_xor_i_i_phi_out);

assign xor_ln277_fu_555_p2 = (val_5_reg_889 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call_i_i_phi_out);

assign xor_ln278_fu_566_p2 = (val_7_reg_897 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call2_i_i_phi_out);

assign xor_ln279_fu_577_p2 = (val_5_reg_889 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call4_i_i_phi_out);

assign xor_ln280_fu_588_p2 = (val_5_reg_889 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call6_i_i_phi_out);

assign xor_ln281_fu_599_p2 = (val_7_reg_897 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call8_i_i_phi_out);

assign xor_ln282_fu_610_p2 = (val_7_reg_897 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1_fu_271_call10_i_i_phi_out);

assign xor_ln317_1_fu_680_p2 = (grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_xor_i_i719_phi_out ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call_i_i720_phi_out);

assign xor_ln317_2_fu_686_p2 = (xor_ln317_fu_674_p2 ^ xor_ln317_1_fu_680_p2);

assign xor_ln317_fu_674_p2 = (grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call4_i_i722_phi_out ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call2_i_i721_phi_out);

assign xor_ln318_1_fu_699_p2 = (xor_ln318_fu_693_p2 ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call8_i_i724_phi_out);

assign xor_ln318_fu_693_p2 = (grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call6_i_i723_phi_out ^ grp_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_311_1_fu_364_call10_i_i725_phi_out);

assign zext_ln380_fu_498_p1 = sub_ln380_fu_493_p2;

assign zext_ln403_fu_630_p1 = sub_ln403_fu_625_p2;


reg find_kernel_block = 0;
// synthesis translate_off
`include "Rocca_S_hw_v2_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //Rocca_S_hw_v2

