#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 16 16:47:43 2024
# Process ID: 9896
# Current directory: C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7980 C:\Users\jakob\Desktop\P7---Bsc\Code\VHDL\ADCResampler\ADCResampler.xpr
# Log file: C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/vivado.log
# Journal file: C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler\vivado.jou
# Running On        :DESKTOP-26ONRPF
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-7300HQ CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :4
# Host memory       :8469 MB
# Swap memory       :7247 MB
# Total Virtual     :15717 MB
# Available Virtual :4855 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.xpr
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/imports/new/pulse_width_gen.vhd]
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {441.867} \
  CONFIG.CLKOUT1_PHASE_ERROR {668.310} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {62.500} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.NUM_OUT_CLKS {1} \
] [get_ips clk_wiz_0]
close [ open C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/new/MASTER.vhd w ]
add_files C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/new/MASTER.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/new/DAC_PRESCALER.vhd w ]
add_files C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/new/DAC_PRESCALER.vhd
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
export_ip_user_files -of_objects [get_files C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
set_property CONFIG.PINC1 {1000000000000000000000000000000000000} [get_ips dds_compiler_0]
generate_target all [get_files  C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_0] }
export_ip_user_files -of_objects [get_files C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -sync -force -quiet
reset_run dds_compiler_0_synth_1
launch_runs dds_compiler_0_synth_1 -jobs 4
wait_on_run dds_compiler_0_synth_1
wait_on_run dds_compiler_0_synth_1
export_simulation -of_objects [get_files C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.ip_user_files -ipstatic_source_dir C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.cache/compile_simlib/modelsim} {questa=C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.cache/compile_simlib/questa} {riviera=C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.cache/compile_simlib/riviera} {activehdl=C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {441.867} \
  CONFIG.CLKOUT1_PHASE_ERROR {668.310} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {62.500} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.NUM_OUT_CLKS {1} \
] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_1
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {833.33} \
  CONFIG.CLKOUT1_JITTER {441.867} \
  CONFIG.CLKOUT1_PHASE_ERROR {668.310} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {62.500} \
  CONFIG.MMCM_CLKIN1_PERIOD {83.333} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
  CONFIG.PRIM_IN_FREQ {12.000} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files c:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files c:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCResampler/ADCResampler.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
