{
  "design_info": {
    "tool_version": "Vivado v.2023.2 (lin64)",
    "date": "2025-07-30T16:43:15",
    "name": "main",
    "device": "xczu3eg-sbva484",
    "speed_grade": "-1",
    "state": "Routed"
  },
  "timing_summary": {
    "setup": {
      "wns": -0.317,
      "tns": -0.346,
      "failing_endpoints": 2,
      "total_endpoints": 129
    },
    "hold": {
      "wns": -1.163,
      "tns": -36.059,
      "failing_endpoints": 33,
      "total_endpoints": 129
    },
    "pulse_width": {
      "wns": 3.225,
      "tns": 0.0,
      "failing_endpoints": 0,
      "total_endpoints": 65
    }
  },
  "clocks": [
    {
      "name": "clk",
      "period": 7.000,
      "waveform": [
        0.000,
        3.500
      ],
      "frequency_mhz": 142.857
    }
  ],
  "critical_paths": [
    {
      "path_id": 1,
      "path_type": "setup",
      "path_group": "clk",
      "slack": -0.317,
      "status": "VIOLATED",
      "source": {
        "name": "a[23]",
        "type": "input_port",
        "clock": "clk"
      },
      "destination": {
        "name": "alu/adder/pipeline/single_stage.data_out_reg[29]/D",
        "type": "register",
        "cell_type": "FDRE",
        "clock": "clk"
      },
      "timing_requirement": 7.000,
      "data_path_delay": 8.214,
      "delay_breakdown": {
        "logic_delay": 1.948,
        "logic_delay_percentage": 23.716,
        "route_delay": 6.266,
        "route_delay_percentage": 76.285
      },
      "logic_levels": {
        "total": 18,
        "breakdown": {
          "CARRY8": 5,
          "LUT3": 1,
          "LUT5": 3,
          "LUT6": 9
        }
      },
      "input_delay": 0.500,
      "clock_path_skew": 1.405,
      "clock_uncertainty": 0.035,
      "data_path": [
        {
          "step_type": "clock_edge",
          "transition": "r",
          "resource": "clk",
          "incremental_delay": 0.000,
          "path_delay": 0.000
        },
        {
          "step_type": "input_delay",
          "resource": "a[23]",
          "incremental_delay": 0.500,
          "path_delay": 0.500,
          "transition": "r",
          "net_name": "alu/adder/a[23]",
          "fan_out": 40
        },
        {
          "location": "SLICE_X22Y14",
          "step_type": "cell",
          "component_type": "LUT6",
          "resource": "alu/adder/i__carry_i_136/O",
          "component_detail": "Prop_F6LUT_SLICEL_I0_O",
          "logic_delay": 0.177,
          "path_delay_before_routing": 0.677,
          "transition": "r",
          "net_name": "alu/adder/i__carry_i_136_n_0",
          "routing_delay": 0.270,
          "path_delay_after_routing": 0.947,
          "fan_out": 3
        },
        {
          "location": "SLICE_X22Y14",
          "step_type": "cell",
          "component_type": "LUT5",
          "resource": "alu/adder/i__carry_i_183/O",
          "component_detail": "Prop_D6LUT_SLICEL_I0_O",
          "logic_delay": 0.174,
          "path_delay_before_routing": 1.121,
          "transition": "r",
          "net_name": "alu/adder/i__carry_i_183_n_0",
          "routing_delay": 0.104,
          "path_delay_after_routing": 1.225,
          "fan_out": 1
        },
        {
          "location": "SLICE_X22Y14",
          "step_type": "cell",
          "component_type": "LUT6",
          "resource": "alu/adder/i__carry_i_135/O",
          "component_detail": "Prop_G6LUT_SLICEL_I3_O",
          "logic_delay": 0.114,
          "path_delay_before_routing": 1.339,
          "transition": "f",
          "net_name": "alu/adder/i__carry_i_135_n_0",
          "routing_delay": 0.504,
          "path_delay_after_routing": 1.843,
          "fan_out": 39
        },
        {
          "location": "SLICE_X24Y6",
          "step_type": "cell",
          "component_type": "LUT6",
          "resource": "alu/adder/pipeline/single_stage.data_out[29]_i_1/O",
          "component_detail": "Prop_C6LUT_SLICEM_I5_O",
          "logic_delay": 0.098,
          "path_delay_before_routing": 8.637,
          "transition": "r",
          "net_name": "alu/adder/pipeline/sum_next[29]",
          "routing_delay": 0.077,
          "path_delay_after_routing": 8.714,
          "fan_out": 1
        },
        {
          "location": "SLICE_X24Y6",
          "step_type": "endpoint",
          "resource": "alu/adder/pipeline/single_stage.data_out_reg[29]/D",
          "component_type": "FDRE"
        }
      ],
      "required_time_calculation": [
        {
          "step_type": "clock_edge",
          "transition": "r",
          "resource": "clk",
          "incremental_delay": 7.000,
          "path_delay": 7.000
        },
        {
          "step_type": "net",
          "resource": "clk",
          "net_name": "clk",
          "incremental_delay": 0.000,
          "path_delay": 7.000,
          "fan_out": 64
        },
        {
          "step_type": "net",
          "resource": "alu/adder/pipeline/clk",
          "net_name": "alu/adder/pipeline/clk",
          "incremental_delay": 1.405,
          "path_delay": 8.405
        },
        {
          "location": "SLICE_X24Y6",
          "step_type": "endpoint",
          "resource": "alu/adder/pipeline/single_stage.data_out_reg[29]/C",
          "component_type": "FDRE"
        },
        {
          "step_type": "clock_pessimism",
          "incremental_delay": 0.000,
          "path_delay": 8.405
        },
        {
          "step_type": "clock_uncertainty",
          "incremental_delay": -0.035,
          "path_delay": 8.370
        },
        {
          "location": "SLICE_X24Y6",
          "step_type": "setup_requirement",
          "resource": "alu/adder/pipeline/single_stage.data_out_reg[29]",
          "component_detail": "Setup_CFF_SLICEM_C_D",
          "incremental_delay": 0.027,
          "path_delay": 8.397
        }
      ],
      "arrival_time": 8.714,
      "required_time": 8.397
    }
  ]
}