{"vcs1":{"timestamp_begin":1683312594.628469662, "rt":0.49, "ut":0.25, "st":0.11}}
{"vcselab":{"timestamp_begin":1683312595.176735792, "rt":0.40, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1683312595.631824129, "rt":0.22, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683312594.300274314}
{"VCS_COMP_START_TIME": 1683312594.300274314}
{"VCS_COMP_END_TIME": 1683312595.918837202}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341500}}
{"stitch_vcselab": {"peak_mem": 238984}}
