{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 17:08:27 2022 " "Info: Processing started: Wed Nov 16 17:08:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s71.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s71.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s71 " "Info: Found entity 1: s71" {  } { { "s71.bdf" "" { Schematic "E:/lab7/s71.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v71_revcnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v71_revcnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 v71_revcnt " "Info: Found entity 1: v71_revcnt" {  } { { "v71_revcnt.v" "" { Text "E:/lab7/v71_revcnt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v72_24cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v72_24cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 v72_24cnt " "Info: Found entity 1: v72_24cnt" {  } { { "v72_24cnt.v" "" { Text "E:/lab7/v72_24cnt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv72.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv72.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv72 " "Info: Found entity 1: sv72" {  } { { "sv72.bdf" "" { Schematic "E:/lab7/sv72.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s73_cdiv1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s73_cdiv1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s73_cdiv1 " "Info: Found entity 1: s73_cdiv1" {  } { { "s73_cdiv1.bdf" "" { Schematic "E:/lab7/s73_cdiv1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v73_cdiv1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v73_cdiv1.v" { { "Info" "ISGN_ENTITY_NAME" "1 v73_cdiv1 " "Info: Found entity 1: v73_cdiv1" {  } { { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv73_cdiv1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv73_cdiv1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv73_cdiv1 " "Info: Found entity 1: sv73_cdiv1" {  } { { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sv73_cdiv1 " "Info: Elaborating entity \"sv73_cdiv1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s73_cdiv1 s73_cdiv1:inst " "Info: Elaborating entity \"s73_cdiv1\" for hierarchy \"s73_cdiv1:inst\"" {  } { { "sv73_cdiv1.bdf" "inst" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 176 480 608 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4count s73_cdiv1:inst\|4count:inst " "Info: Elaborating entity \"4count\" for hierarchy \"s73_cdiv1:inst\|4count:inst\"" {  } { { "s73_cdiv1.bdf" "inst" { Schematic "E:/lab7/s73_cdiv1.bdf" { { 184 688 808 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "s73_cdiv1:inst\|4count:inst " "Info: Elaborated megafunction instantiation \"s73_cdiv1:inst\|4count:inst\"" {  } { { "s73_cdiv1.bdf" "" { Schematic "E:/lab7/s73_cdiv1.bdf" { { 184 688 808 376 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v73_cdiv1 v73_cdiv1:inst1 " "Info: Elaborating entity \"v73_cdiv1\" for hierarchy \"v73_cdiv1:inst1\"" {  } { { "sv73_cdiv1.bdf" "inst1" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 488 608 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 v73_cdiv1.v(9) " "Warning (10230): Verilog HDL assignment warning at v73_cdiv1.v(9): truncated value with size 32 to match size of target (4)" {  } { { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Info: Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab7 " "Warning: Ignored assignments for entity \"lab7\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity lab7 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity lab7 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab7 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab7 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "s71 " "Warning: Ignored assignments for entity \"s71\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity s71 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity s71 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity s71 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity s71 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 17:08:31 2022 " "Info: Processing ended: Wed Nov 16 17:08:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
