  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM 
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffva676-3-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/in.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/in.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/out.golden.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/GBM/test_func.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=GBM' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xcku5p-ffva676-3-e' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(13)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'package.output.file=/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Jan 12 21:46:38 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/hls_data.json outdir=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip srcdir=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip/misc
INFO: Copied 209 verilog file(s) to C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip/hdl/verilog
INFO: Copied 209 vhdl file(s) to C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip/drivers
Generating 6 subcores in C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip/hdl/ip.tmp:
impl/misc/GBM_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
impl/misc/GBM_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl
impl/misc/GBM_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
impl/misc/GBM_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl
impl/misc/GBM_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl
impl/misc/GBM_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 630.961 ; gain = 201.984
INFO: Using COE_DIR=C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip/hdl/verilog
INFO: Generating GBM_dadd_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/GBM_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'GBM_dadd_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GBM_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GBM_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: Done generating GBM_dadd_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/GBM_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: Generating GBM_dadddsub_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/GBM_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'GBM_dadddsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GBM_dadddsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GBM_dadddsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: Done generating GBM_dadddsub_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/GBM_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: Generating GBM_ddiv_64ns_64ns_64_22_no_dsp_1_ip via file impl/misc/GBM_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'GBM_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GBM_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GBM_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: Done generating GBM_ddiv_64ns_64ns_64_22_no_dsp_1_ip via file impl/misc/GBM_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
INFO: Generating GBM_dexp_64ns_64ns_64_12_full_dsp_1_ip via file impl/misc/GBM_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'GBM_dexp_64ns_64ns_64_12_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GBM_dexp_64ns_64ns_64_12_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GBM_dexp_64ns_64ns_64_12_full_dsp_1_ip'...
INFO: Done generating GBM_dexp_64ns_64ns_64_12_full_dsp_1_ip via file impl/misc/GBM_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl
INFO: Generating GBM_dmul_64ns_64ns_64_5_max_dsp_1_ip via file impl/misc/GBM_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'GBM_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GBM_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GBM_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: Done generating GBM_dmul_64ns_64ns_64_5_max_dsp_1_ip via file impl/misc/GBM_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl
INFO: Generating GBM_dsqrt_64ns_64ns_64_21_no_dsp_1_ip via file impl/misc/GBM_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'GBM_dsqrt_64ns_64ns_64_21_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GBM_dsqrt_64ns_64ns_64_21_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GBM_dsqrt_64ns_64ns_64_21_no_dsp_1_ip'...
INFO: Done generating GBM_dsqrt_64ns_64ns_64_21_no_dsp_1_ip via file impl/misc/GBM_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip/hdl/vhdl/GBM.vhd (GBM)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem_0
INFO: Add axi4full interface m_axi_gmem_1
INFO: Add axi4full interface m_axi_gmem_2
INFO: Add axi4full interface m_axi_gmem_3
INFO: Add axi4full interface m_axi_gmem_4
INFO: Add axi4full interface m_axi_gmem_5
INFO: Add axi4full interface m_axi_gmem_6
INFO: Add axi4full interface m_axi_gmem_7
INFO: Add axi4full interface m_axi_gmem_8
INFO: Add axi4full interface m_axi_gmem_9
INFO: Add axi4full interface m_axi_gmem_10
INFO: Add axi4full interface m_axi_gmem_11
INFO: Add axi4full interface m_axi_gmem_12
INFO: Add axi4full interface m_axi_gmem_13
INFO: Add axi4full interface m_axi_gmem_14
INFO: Add axi4full interface m_axi_gmem_15
INFO: Add axi4full interface m_axi_gmem_16
INFO: Add axi4full interface m_axi_gmem_17
INFO: Add axi4full interface m_axi_gmem_18
INFO: Add axi4full interface m_axi_gmem_19
INFO: Add axi4full interface m_axi_gmem_20
INFO: Add axi4full interface m_axi_gmem_21
INFO: Add axi4full interface m_axi_gmem_22
INFO: Add axi4full interface m_axi_gmem_23
INFO: Add axi4full interface m_axi_gmem_24
INFO: Add axi4full interface m_axi_gmem_25
INFO: Add axi4full interface m_axi_gmem_26
INFO: Add axi4full interface m_axi_gmem_27
INFO: Add axi4full interface m_axi_gmem_28
INFO: Add axi4full interface m_axi_gmem_29
INFO: Add axi4full interface m_axi_gmem_30
INFO: Add axi4full interface m_axi_gmem_31
INFO: Add axi4full interface m_axi_gmem_32
INFO: Add axi4full interface m_axi_gmem_33
INFO: Add axi4full interface m_axi_gmem_34
INFO: Add axi4full interface m_axi_gmem_35
INFO: Add axi4full interface m_axi_gmem_36
INFO: Add axi4full interface m_axi_gmem_37
INFO: Add axi4full interface m_axi_gmem_38
INFO: Add axi4full interface m_axi_gmem_39
INFO: Add axi4full interface m_axi_gmem_40
INFO: Add axi4full interface m_axi_gmem_41
INFO: Add axi4full interface m_axi_gmem_42
INFO: Add axi4full interface m_axi_gmem_43
INFO: Add axi4full interface m_axi_gmem_44
INFO: Add axi4full interface m_axi_gmem_45
INFO: Add axi4full interface m_axi_gmem_46
INFO: Add axi4full interface m_axi_gmem_47
INFO: Add axi4full interface m_axi_gmem_48
INFO: Add axi4full interface m_axi_gmem_49
INFO: Add axi4full interface m_axi_gmem_50
INFO: Add axi4full interface m_axi_gmem_51
INFO: Add axi4full interface m_axi_gmem_52
INFO: Add axi4full interface m_axi_gmem_53
INFO: Add axi4full interface m_axi_gmem_54
INFO: Add axi4full interface m_axi_gmem_55
INFO: Add axi4full interface m_axi_gmem_56
INFO: Add axi4full interface m_axi_gmem_57
INFO: Add axi4full interface m_axi_gmem_58
INFO: Add axi4full interface m_axi_gmem_59
INFO: Add axi4full interface m_axi_gmem_60
INFO: Add axi4full interface m_axi_gmem_61
INFO: Add axi4full interface m_axi_gmem_62
INFO: Add axi4full interface m_axi_gmem_63
INFO: Add axi4full interface m_axi_gmem_64
INFO: Add axi4full interface m_axi_gmem_65
INFO: Add axi4full interface m_axi_gmem_66
INFO: Add axi4full interface m_axi_gmem_67
INFO: Add axi4full interface m_axi_gmem_68
INFO: Add axi4full interface m_axi_gmem_69
INFO: Add axi4full interface m_axi_gmem_70
INFO: Add axi4full interface m_axi_gmem_71
INFO: Add axi4full interface m_axi_gmem_72
INFO: Add axi4full interface m_axi_gmem_73
INFO: Add axi4full interface m_axi_gmem_74
INFO: Add axi4full interface m_axi_gmem_75
INFO: Add axi4full interface m_axi_gmem_76
INFO: Add axi4full interface m_axi_gmem_77
INFO: Add axi4full interface m_axi_gmem_78
INFO: Add axi4full interface m_axi_gmem_79
INFO: Add axi4full interface m_axi_gmem_80
INFO: Add axi4full interface m_axi_gmem_81
INFO: Add axi4full interface m_axi_gmem_82
INFO: Add axi4full interface m_axi_gmem_83
INFO: Add axi4full interface m_axi_gmem_84
INFO: Add axi4full interface m_axi_gmem_85
INFO: Add axi4full interface m_axi_gmem_86
INFO: Add axi4full interface m_axi_gmem_87
INFO: Add axi4full interface m_axi_gmem_88
INFO: Add axi4full interface m_axi_gmem_89
INFO: Add axi4full interface m_axi_gmem_90
INFO: Add axi4full interface m_axi_gmem_91
INFO: Add axi4full interface m_axi_gmem_92
INFO: Add axi4full interface m_axi_gmem_93
INFO: Add axi4full interface m_axi_gmem_94
INFO: Add axi4full interface m_axi_gmem_95
INFO: Add axi4full interface m_axi_gmem_96
INFO: Add axi4full interface m_axi_gmem_97
INFO: Add axi4full interface m_axi_gmem_98
INFO: Add axi4full interface m_axi_gmem_99
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip/component.xml
Generating XO file: output.xo in directory C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/../../..
Running: package_xo -xo_path C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/../../../output.xo -kernel_xml C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/kernel.xml -kernel_name GBM -ip_directory C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip -kernel_files C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/../../../../test_optimized.c -hls_directory C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/misc/hls_files -kernel_json C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/hls_data.json
INFO: Created IP archive C:/Users/steve/thesis-monte-carlo/GBM/FPGA/gbm/GBM/hls/impl/ip/xilinx_com_hls_GBM_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sun Jan 12 21:54:02 2025...
INFO: [HLS 200-802] Generated output file C:/Users/steve/thesis-monte-carlo/GBM/FPGA/output.xo
INFO: [HLS 200-112] Total CPU user time: 402 seconds. Total CPU system time: 48 seconds. Total elapsed time: 902.662 seconds; peak allocated memory: 801.344 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 15m 6s
