library ieee;
use ieee.std_logic_1164.all;

entity controller is
port(
		N, t1, t2 : in bit;
		b1, b2, rt1, rt2 : out bit
);
end controller;

architecture main of controller is

	signal s1, s0, n1, n0: bit;
	
begin

s1 <= '0';
s0 <= '0';
n1 <= '0';
n0 <= '0';



end architecture main;