                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.0 #6037 (May 26 2011) (Linux)
                              4 ; This file was generated Thu Oct 18 21:21:51 2018
                              5 ;--------------------------------------------------------
                              6 	.module txdetect_cal
                              7 	.optsdcc -mmcs51 --model-small
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl _get_txdata
                             13 	.globl _set_txdata
                             14 	.globl _TF2
                             15 	.globl _TI
                             16 	.globl _RI
                             17 	.globl _EX12
                             18 	.globl _EX11
                             19 	.globl _EX10
                             20 	.globl _EX9
                             21 	.globl _EX8
                             22 	.globl _ES1
                             23 	.globl _PS1
                             24 	.globl _EX6
                             25 	.globl _EX5
                             26 	.globl _EX4
                             27 	.globl _EX3
                             28 	.globl _EX2
                             29 	.globl _EX7
                             30 	.globl _EA
                             31 	.globl _WDT
                             32 	.globl _ET2
                             33 	.globl _ES
                             34 	.globl _ET1
                             35 	.globl _EX1
                             36 	.globl _ET0
                             37 	.globl _EX0
                             38 	.globl _TF1
                             39 	.globl _TR1
                             40 	.globl _TF0
                             41 	.globl _TR0
                             42 	.globl _IE1
                             43 	.globl _IT1
                             44 	.globl _IE0
                             45 	.globl _IT0
                             46 	.globl _P3_7
                             47 	.globl _P3_6
                             48 	.globl _P3_5
                             49 	.globl _P3_4
                             50 	.globl _P3_3
                             51 	.globl _P3_2
                             52 	.globl _P3_1
                             53 	.globl _P3_0
                             54 	.globl _P2_7
                             55 	.globl _P2_6
                             56 	.globl _P2_5
                             57 	.globl _P2_4
                             58 	.globl _P2_3
                             59 	.globl _P2_2
                             60 	.globl _P2_1
                             61 	.globl _P2_0
                             62 	.globl _P1_7
                             63 	.globl _P1_6
                             64 	.globl _P1_5
                             65 	.globl _P1_4
                             66 	.globl _P1_3
                             67 	.globl _P1_2
                             68 	.globl _P1_1
                             69 	.globl _P1_0
                             70 	.globl _P0_7
                             71 	.globl _P0_6
                             72 	.globl _P0_5
                             73 	.globl _P0_4
                             74 	.globl _P0_3
                             75 	.globl _P0_2
                             76 	.globl _P0_1
                             77 	.globl _P0_0
                             78 	.globl _DMAC
                             79 	.globl _DMATA
                             80 	.globl _DMASA
                             81 	.globl _TMR2
                             82 	.globl _TMR1
                             83 	.globl _TMR0
                             84 	.globl _SRST
                             85 	.globl _B
                             86 	.globl _EIE
                             87 	.globl _ACC
                             88 	.globl _ADCON
                             89 	.globl _PSW
                             90 	.globl _TH2
                             91 	.globl _TL2
                             92 	.globl _RCAP2H
                             93 	.globl _RCAP2L
                             94 	.globl _T2CON
                             95 	.globl _CCEN
                             96 	.globl _IRCON
                             97 	.globl _S0RELH
                             98 	.globl _IP1
                             99 	.globl _IEN1
                            100 	.globl _DMAM1
                            101 	.globl _DMAM0
                            102 	.globl _DMASEL
                            103 	.globl _DMAC2
                            104 	.globl _DMAC1
                            105 	.globl _DMAC0
                            106 	.globl _P3
                            107 	.globl _S0RELL
                            108 	.globl _IP0
                            109 	.globl _IEN0
                            110 	.globl _DMAT2
                            111 	.globl _DMAT1
                            112 	.globl _DMAT0
                            113 	.globl _DMAS2
                            114 	.globl _DMAS1
                            115 	.globl _DMAS0
                            116 	.globl _P2
                            117 	.globl _IEN2
                            118 	.globl _SBUF
                            119 	.globl _SCON
                            120 	.globl _PSBANK
                            121 	.globl _DPS
                            122 	.globl _P1
                            123 	.globl _CKCON
                            124 	.globl _TH1
                            125 	.globl _TH0
                            126 	.globl _TL1
                            127 	.globl _TL0
                            128 	.globl _TMOD
                            129 	.globl _TCON
                            130 	.globl _PCON
                            131 	.globl _WDTREL
                            132 	.globl _DPH
                            133 	.globl _DPL
                            134 	.globl _P0
                            135 	.globl _sq_thrs_ratio_tb
                            136 	.globl _train_save_tb
                            137 	.globl _tx_tb
                            138 	.globl _UPHY_ANAREG_REV_0
                            139 	.globl _dfe_sm_save
                            140 	.globl _dfe_sm_dc
                            141 	.globl _dfe_sm
                            142 	.globl _cds28
                            143 	.globl _lnx_calx_align90_gm
                            144 	.globl _lnx_calx_align90_dac
                            145 	.globl _lnx_calx_align90_dummy_clk
                            146 	.globl _lnx_calx_eom_dpher
                            147 	.globl _lnx_calx_vdda_dll_eom_sel
                            148 	.globl _lnx_calx_dll_eom_gmsel
                            149 	.globl _lnx_calx_vdda_dll_sel
                            150 	.globl _lnx_calx_dll_gmsel
                            151 	.globl _lnx_calx_rxdcc_dll_hg
                            152 	.globl _lnx_calx_rxdcc_dll
                            153 	.globl _lnx_calx_txdcc_hg
                            154 	.globl _lnx_calx_txdcc
                            155 	.globl _lnx_calx_txdcc_pdiv_hg
                            156 	.globl _lnx_calx_txdcc_pdiv
                            157 	.globl _lnx_spdoft_tx_preset_index_lane
                            158 	.globl _lnx_cal_sellv_rxeomclk
                            159 	.globl _lnx_cal_sellv_rxsampler
                            160 	.globl _lnx_cal_sellv_txpre
                            161 	.globl _lnx_cal_sellv_rxdataclk
                            162 	.globl _lnx_cal_sellv_txclk
                            163 	.globl _lnx_cal_sellv_txdata
                            164 	.globl _lnx_cal_align90_gm
                            165 	.globl _lnx_cal_align90_dac
                            166 	.globl _lnx_cal_align90_dummy_clk
                            167 	.globl _lnx_cal_eom_dpher
                            168 	.globl _lnx_cal_vdda_dll_eom_sel
                            169 	.globl _lnx_cal_dll_eom_gmsel
                            170 	.globl _lnx_cal_vdda_dll_sel
                            171 	.globl _lnx_cal_dll_gmsel
                            172 	.globl _lnx_cal_rxdcc_eom_hg
                            173 	.globl _lnx_cal_rxdcc_eom
                            174 	.globl _lnx_cal_rxdcc_data_hg
                            175 	.globl _lnx_cal_rxdcc_data
                            176 	.globl _lnx_cal_rxdcc_dll_hg
                            177 	.globl _lnx_cal_rxdcc_dll
                            178 	.globl _lnx_cal_txdcc_hg
                            179 	.globl _lnx_cal_txdcc
                            180 	.globl _lnx_cal_txdcc_pdiv_hg
                            181 	.globl _lnx_cal_txdcc_pdiv
                            182 	.globl _cmx_cal_sllp_dac_fine_ring
                            183 	.globl _cmx_cal_pll_sllp_dac_coarse_ring
                            184 	.globl _cmx_cal_pll_speed_ring
                            185 	.globl _cmx_cal_plldcc
                            186 	.globl _cmx_cal_lccap_lsb
                            187 	.globl _cmx_cal_lccap_msb
                            188 	.globl _cmx_cal_lcvco_dac_msb
                            189 	.globl _cmx_cal_lcvco_dac_lsb
                            190 	.globl _cmx_cal_lcvco_dac
                            191 	.globl _local_tx_preset_tb
                            192 	.globl _train_g0_index
                            193 	.globl _train_g1_index
                            194 	.globl _train_gn1_index
                            195 	.globl _phase_save
                            196 	.globl _txffe_save
                            197 	.globl _rc_save
                            198 	.globl _phy_mode_lane_table
                            199 	.globl _speedtable
                            200 	.globl _min_gen
                            201 	.globl _max_gen
                            202 	.globl _phy_mode_cmn_table
                            203 	.globl _ring_speedtable
                            204 	.globl _lc_speedtable
                            205 	.globl _TXTRAIN_IF_REG0
                            206 	.globl _CDS_READ_MISC1
                            207 	.globl _CDS_READ_MISC0
                            208 	.globl _DFE_READ_F0D_RIGHT_ODD
                            209 	.globl _DFE_READ_F0D_RIGHT_EVEN
                            210 	.globl _DFE_READ_F0D_LEFT_ODD
                            211 	.globl _DFE_READ_F0D_LEFT_EVEN
                            212 	.globl _DFE_READ_F0D_ODD
                            213 	.globl _DFE_READ_F0D_EVEN
                            214 	.globl _DFE_READ_F0B_ODD
                            215 	.globl _DFE_READ_F0B_EVEN
                            216 	.globl _DFE_READ_F0A_ODD
                            217 	.globl _DFE_READ_F0A_EVEN
                            218 	.globl _DFE_READ_ODD_REG8
                            219 	.globl _DFE_READ_EVEN_REG8
                            220 	.globl _DFE_READ_ODD_REG7
                            221 	.globl _DFE_READ_ODD_REG6
                            222 	.globl _DFE_READ_ODD_REG5
                            223 	.globl _DFE_READ_ODD_REG4
                            224 	.globl _DFE_READ_ODD_REG3
                            225 	.globl _DFE_READ_ODD_REG2
                            226 	.globl _DFE_READ_ODD_REG1
                            227 	.globl _DFE_READ_ODD_REG0
                            228 	.globl _DFE_READ_EVEN_REG7
                            229 	.globl _DFE_READ_EVEN_REG6
                            230 	.globl _DFE_READ_EVEN_REG5
                            231 	.globl _DFE_READ_EVEN_REG4
                            232 	.globl _DFE_READ_EVEN_REG3
                            233 	.globl _DFE_READ_EVEN_REG2
                            234 	.globl _DFE_READ_EVEN_REG1
                            235 	.globl _DFE_READ_EVEN_REG0
                            236 	.globl _TX_TRAIN_IF_REG8
                            237 	.globl _TX_TRAIN_CTRL_LANE
                            238 	.globl _TX_TRAIN_IF_REG7
                            239 	.globl _TX_TRAIN_IF_REG6
                            240 	.globl _TX_TRAIN_IF_REG5
                            241 	.globl _TX_TRAIN_IF_REG4
                            242 	.globl _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE
                            243 	.globl _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE
                            244 	.globl _TRX_TRAIN_IF_INTERRUPT_LANE
                            245 	.globl _TX_AMP_CTRL_REG0
                            246 	.globl _TX_DRV_RD_OUT_REG0
                            247 	.globl _LINK_TRAIN_MODE0
                            248 	.globl _TX_EMPH_CTRL_REG0
                            249 	.globl _TX_TRAIN_DEFAULT_REG5
                            250 	.globl _TX_TRAIN_DEFAULT_REG4
                            251 	.globl _TX_TRAIN_DEFAULT_REG3
                            252 	.globl _TX_TRAIN_DEFAULT_REG2
                            253 	.globl _TX_TRAIN_DEFAULT_REG1
                            254 	.globl _TX_TRAIN_DEFAULT_REG0
                            255 	.globl _TX_TRAIN_DRIVER_REG2
                            256 	.globl _TX_TRAIN_DRIVER_REG1
                            257 	.globl _TX_TRAIN_DRIVER_REG0
                            258 	.globl _TX_TRAIN_PATTTERN_REG0
                            259 	.globl _TX_TRAIN_IF_REG3
                            260 	.globl _TX_TRAIN_IF_REG2
                            261 	.globl _TX_TRAIN_IF_REG1
                            262 	.globl _TX_TRAIN_IF_REG0
                            263 	.globl _DME_DEC_REG1
                            264 	.globl _DME_DEC_REG0
                            265 	.globl _DME_ENC_REG2
                            266 	.globl _DME_ENC_REG1
                            267 	.globl _DME_ENC_REG0
                            268 	.globl _END_XDAT_CMN
                            269 	.globl _MCU_INFO_13
                            270 	.globl _MCU_INFO_12
                            271 	.globl _MCU_INFO_5
                            272 	.globl _MCU_INFO_4
                            273 	.globl _SYNC_INFO
                            274 	.globl _CDS_EYE_CLK_THR
                            275 	.globl _TX_SAVE_4
                            276 	.globl _TX_SAVE_3
                            277 	.globl _TX_SAVE_2
                            278 	.globl _TX_SAVE_1
                            279 	.globl _TX_SAVE_0
                            280 	.globl _ETH_PRESET1_TB
                            281 	.globl _ETH_PRESET0_TB
                            282 	.globl _SAS_PRESET2_TB
                            283 	.globl _SAS_PRESET1_TB
                            284 	.globl _SAS_PRESET0_TB
                            285 	.globl _G_SELLV_RXSAMPLER
                            286 	.globl _G_SELLV_RXDATACLK
                            287 	.globl _G_SELLV_RXEOMCLK
                            288 	.globl _G_SELLV_TXPRE
                            289 	.globl _G_SELLV_TXDATA
                            290 	.globl _G_SELLV_TXCLK
                            291 	.globl _TIMER_SEL3
                            292 	.globl _TIMER_SEL2
                            293 	.globl _TIMER_SEL1
                            294 	.globl _MCU_CONFIG1
                            295 	.globl _LOOP_CNTS
                            296 	.globl _CAL_DATA1
                            297 	.globl _MCU_CONFIG
                            298 	.globl _CAL_STATUS_READ
                            299 	.globl _CAL_TIME_OUT_AND_DIS
                            300 	.globl _CON_CAL_STEP_SIZE5
                            301 	.globl _CON_CAL_STEP_SIZE4
                            302 	.globl _CON_CAL_STEP_SIZE3
                            303 	.globl _CON_CAL_STEP_SIZE2
                            304 	.globl _CON_CAL_STEP_SIZE1
                            305 	.globl _CONTROL_CONFIG9
                            306 	.globl _CONTROL_CONFIG8
                            307 	.globl _TRAIN_IF_CONFIG
                            308 	.globl _CAL_DATA0
                            309 	.globl _CONTROL_CONFIG7
                            310 	.globl _CONTROL_CONFIG6
                            311 	.globl _CONTROL_CONFIG5
                            312 	.globl _CONTROL_CONFIG4
                            313 	.globl _CONTROL_CONFIG3
                            314 	.globl _CONTROL_CONFIG2
                            315 	.globl _CONTROL_CONFIG1
                            316 	.globl _CONTROL_CONFIG0
                            317 	.globl _FW_REV
                            318 	.globl _CID_REG1
                            319 	.globl _CID_REG0
                            320 	.globl _CMN_MCU_REG
                            321 	.globl _SET_LANE_ISR
                            322 	.globl _CMN_ISR_MASK_1
                            323 	.globl _CMN_ISR_1
                            324 	.globl _CMN_MCU_TIMER3_CONTROL
                            325 	.globl _CMN_MCU_TIMER2_CONTROL
                            326 	.globl _CMN_MCU_TIMER1_CONTROL
                            327 	.globl _CMN_MCU_TIMER0_CONTROL
                            328 	.globl _CMN_MCU_TIMER_CTRL_5_LANE
                            329 	.globl _CMN_MCU_TIMER_CTRL_4_LANE
                            330 	.globl _CMN_MCU_TIMER_CTRL_3_LANE
                            331 	.globl _CMN_MCU_TIMER_CTRL_2_LANE
                            332 	.globl _CMN_MCU_TIMER_CONTROL
                            333 	.globl _CMN_CACHE_DEBUG1
                            334 	.globl _CMN_MCU_GPIO
                            335 	.globl _CMN_ISR_CLEAR_2
                            336 	.globl _CMN_ISR_MASK_2
                            337 	.globl _CMN_ISR_2
                            338 	.globl _MCU_INT_ADDR
                            339 	.globl _CMN_CACHE_DEBUG0
                            340 	.globl _MCU_SDT_CMN
                            341 	.globl _XDATA_MEM_CHECKSUM_CMN_2
                            342 	.globl _XDATA_MEM_CHECKSUM_CMN_1
                            343 	.globl _XDATA_MEM_CHECKSUM_CMN_0
                            344 	.globl _TEST5
                            345 	.globl _PM_CMN_REG2
                            346 	.globl _INPUT_CMN_PIN_REG3
                            347 	.globl __FIELDNAME_
                            348 	.globl _CMN_CALIBRATION
                            349 	.globl _OUTPUT_CMN_PIN_REG0
                            350 	.globl _SPD_CMN_REG1
                            351 	.globl _CLKGEN_CMN_REG1
                            352 	.globl _PLLCAL_REG1
                            353 	.globl _PLLCAL_REG0
                            354 	.globl _ANA_TSEN_CONTROL
                            355 	.globl _INPUT_CMN_PIN_REG2
                            356 	.globl _INPUT_CMN_PIN_REG1
                            357 	.globl _INPUT_CMN_PIN_REG0
                            358 	.globl _PM_CMN_REG1
                            359 	.globl _SYSTEM
                            360 	.globl _TEST4
                            361 	.globl _TEST3
                            362 	.globl _TEST2
                            363 	.globl _TEST1
                            364 	.globl _TEST0
                            365 	.globl _MCU_SYNC2
                            366 	.globl _MCU_SYNC1
                            367 	.globl _MEM_IRQ_CLEAR
                            368 	.globl _APB_CONTROL_REG
                            369 	.globl _ANA_IF_CMN_REG0
                            370 	.globl _MEM_IRQ_MASK
                            371 	.globl _MEM_IRQ
                            372 	.globl _ANA_IF_CMN_REG1
                            373 	.globl _MEM_CMN_ECC_ERR_ADDRESS0
                            374 	.globl _MCU_INFO_3
                            375 	.globl _MCU_INFO_2
                            376 	.globl _MCU_INFO_1
                            377 	.globl _MCU_INFO_0
                            378 	.globl _MEMORY_CONTROL_4
                            379 	.globl _MEMORY_CONTROL_3
                            380 	.globl _MEMORY_CONTROL_2
                            381 	.globl _MEMORY_CONTROL_1
                            382 	.globl _MEMORY_CONTROL_0
                            383 	.globl _MCU_DEBUG1
                            384 	.globl _MCU_DEBUG0
                            385 	.globl _MCU_CONTROL_4
                            386 	.globl _MCU_CONTROL_3
                            387 	.globl _MCU_CONTROL_2
                            388 	.globl _MCU_CONTROL_1
                            389 	.globl _MCU_CONTROL_0
                            390 	.globl _GLOB_L1_SUBSTATES_CFG
                            391 	.globl _GLOB_PIPE_REVISION
                            392 	.globl _GLOB_BIST_DATA_HI
                            393 	.globl _GLOB_BIST_SEQR_CFG
                            394 	.globl _GLOB_BIST_RESULT
                            395 	.globl _GLOB_BIST_MASK
                            396 	.globl _GLOB_BIST_START
                            397 	.globl _GLOB_BIST_LANE_TYPE
                            398 	.globl _GLOB_BIST_CTRL
                            399 	.globl _GLOB_DP_BAL_CFG4
                            400 	.globl _GLOB_DP_BAL_CFG2
                            401 	.globl _GLOB_DP_BAL_CFG0
                            402 	.globl _GLOB_PM_DP_CTRL
                            403 	.globl _GLOB_COUNTER_HI
                            404 	.globl _GLOB_COUNTER_CTRL
                            405 	.globl _GLOB_PM_CFG0
                            406 	.globl _GLOB_DP_SAL_CFG5
                            407 	.globl _GLOB_DP_SAL_CFG3
                            408 	.globl _GLOB_DP_SAL_CFG1
                            409 	.globl _GLOB_DP_SAL_CFG
                            410 	.globl _GLOB_MISC_CTRL
                            411 	.globl _GLOB_CLK_SRC_HI
                            412 	.globl _GLOB_CLK_SRC_LO
                            413 	.globl _GLOB_RST_CLK_CTRL
                            414 	.globl _DFE_STATIC_REG6
                            415 	.globl _DFE_STATIC_REG5
                            416 	.globl _DFE_STATIC_REG4
                            417 	.globl _DFE_STATIC_REG3
                            418 	.globl _DFE_STATIC_REG1
                            419 	.globl _DFE_STATIC_REG0
                            420 	.globl _RX_CMN_0
                            421 	.globl _SRIS_REG1
                            422 	.globl _SRIS_REG0
                            423 	.globl _DTX_PHY_ALIGN_REG2
                            424 	.globl _DTX_PHY_ALIGN_REG1
                            425 	.globl _DTX_PHY_ALIGN_REG0
                            426 	.globl _DTX_REG4
                            427 	.globl _DTX_REG3
                            428 	.globl _DTX_REG2
                            429 	.globl _DTX_REG1
                            430 	.globl _DTX_REG0
                            431 	.globl _TX_CMN_REG
                            432 	.globl _END_XDAT_LANE
                            433 	.globl _TRAIN_CONTROL_17
                            434 	.globl _TRAIN_CONTROL_16
                            435 	.globl _TRAIN_CONTROL_15
                            436 	.globl _TRAIN_CONTROL_14
                            437 	.globl _TRAIN_CONTROL_13
                            438 	.globl _ESM_ERR_N_CNT_LOW_LANE
                            439 	.globl _ESM_POP_N_CNT_LOW_LANE
                            440 	.globl _TRAIN_CONTROL_12
                            441 	.globl _TRAIN_CONTROL_11
                            442 	.globl _TRAIN_CONTROL_10
                            443 	.globl _TRAIN_CONTROL_9
                            444 	.globl _TRAIN_CONTROL_8
                            445 	.globl _TRAIN_CONTROL_7
                            446 	.globl _TRAIN_CONTROL_6
                            447 	.globl _TRAIN_CONTROL_5
                            448 	.globl _TRAIN_CONTROL_4
                            449 	.globl _TRAIN_CONTROL_3
                            450 	.globl _ESM_ERR_POP_CNT_HIGH_LANE
                            451 	.globl _ESM_ERR_P_CNT_LOW_LANE
                            452 	.globl _ESM_POP_P_CNT_LOW_LANE
                            453 	.globl _CDS_CTRL_REG1
                            454 	.globl _CDS_CTRL_REG0
                            455 	.globl _DFE_CONTROL_11
                            456 	.globl _DFE_CONTROL_10
                            457 	.globl _DFE_CONTROL_9
                            458 	.globl _DFE_CONTROL_8
                            459 	.globl _DFE_CONTROL_7
                            460 	.globl _DFE_TEST_5
                            461 	.globl _DFE_TEST_4
                            462 	.globl _DFE_TEST_1
                            463 	.globl _DFE_TEST_0
                            464 	.globl _DFE_CONTROL_6
                            465 	.globl _TRAIN_PARA_3
                            466 	.globl _TRAIN_PARA_2
                            467 	.globl _TRAIN_PARA_1
                            468 	.globl _TRAIN_PARA_0
                            469 	.globl _DLL_CAL
                            470 	.globl _RPTA_CONFIG_1
                            471 	.globl _RPTA_CONFIG_0
                            472 	.globl _TRAIN_CONTROL_2
                            473 	.globl _TRAIN_CONTROL_1
                            474 	.globl _TRAIN_CONTROL_0
                            475 	.globl _DFE_CONTROL_5
                            476 	.globl _DFE_CONTROL_4
                            477 	.globl _DFE_CONTROL_3
                            478 	.globl _DFE_CONTROL_2
                            479 	.globl _DFE_CONTROL_1
                            480 	.globl _DFE_CONTROL_0
                            481 	.globl _TRX_TRAIN_IF_TIMERS_ENABLE_LANE
                            482 	.globl _TRX_TRAIN_IF_TIMERS2_LANE
                            483 	.globl _TRX_TRAIN_IF_TIMERS1_LANE
                            484 	.globl _PHY_LOCAL_VALUE_LANE
                            485 	.globl _PHY_REMOTE_CTRL_VALUE_LANE
                            486 	.globl _PHY_REMOTE_CTRL_COMMAND_LANE
                            487 	.globl _CAL_SAVE_DATA3_LANE
                            488 	.globl _CAL_SAVE_DATA2_LANE
                            489 	.globl _CAL_SAVE_DATA1_LANE
                            490 	.globl _CAL_CTRL4_LANE
                            491 	.globl _CAL_CTRL3_LANE
                            492 	.globl _CAL_CTRL2_LANE
                            493 	.globl _CAL_CTRL1_LANE
                            494 	.globl _LANE_MARGIN_REG0
                            495 	.globl _EOM_VLD_REG4
                            496 	.globl _EOM_REG0
                            497 	.globl _EOM_ERR_REG3
                            498 	.globl _EOM_ERR_REG2
                            499 	.globl _EOM_ERR_REG1
                            500 	.globl _EOM_ERR_REG0
                            501 	.globl _EOM_VLD_REG3
                            502 	.globl _EOM_VLD_REG2
                            503 	.globl _EOM_VLD_REG1
                            504 	.globl _EOM_VLD_REG0
                            505 	.globl _DFE_STATIC_LANE_REG6
                            506 	.globl _DFE_STATIC_LANE_REG5
                            507 	.globl _DFE_STATIC_LANE_REG4
                            508 	.globl _DFE_STATIC_LANE_REG3
                            509 	.globl _DFE_STATIC_LANE_REG1
                            510 	.globl _DFE_STATIC_LANE_REG0
                            511 	.globl _DFE_DCE_REG0
                            512 	.globl _CAL_OFST_REG2
                            513 	.globl _CAL_OFST_REG1
                            514 	.globl _CAL_OFST_REG0
                            515 	.globl _DFE_READ_ODD_2C_REG8
                            516 	.globl _DFE_READ_EVEN_2C_REG8
                            517 	.globl _DFE_READ_ODD_2C_REG7
                            518 	.globl _DFE_READ_ODD_2C_REG6
                            519 	.globl _DFE_READ_ODD_2C_REG5
                            520 	.globl _DFE_READ_ODD_2C_REG4
                            521 	.globl _DFE_READ_ODD_2C_REG3
                            522 	.globl _DFE_READ_ODD_2C_REG2
                            523 	.globl _DFE_READ_ODD_2C_REG1
                            524 	.globl _DFE_READ_ODD_2C_REG0
                            525 	.globl _DFE_READ_EVEN_2C_REG7
                            526 	.globl _DFE_READ_EVEN_2C_REG6
                            527 	.globl _DFE_READ_EVEN_2C_REG5
                            528 	.globl _DFE_READ_EVEN_2C_REG4
                            529 	.globl _DFE_READ_EVEN_2C_REG3
                            530 	.globl _DFE_READ_EVEN_2C_REG2
                            531 	.globl _DFE_READ_EVEN_2C_REG1
                            532 	.globl _DFE_READ_EVEN_2C_REG0
                            533 	.globl _DFE_READ_ODD_SM_REG8
                            534 	.globl _DFE_READ_EVEN_SM_REG8
                            535 	.globl _DFE_READ_ODD_SM_REG7
                            536 	.globl _DFE_READ_ODD_SM_REG6
                            537 	.globl _DFE_READ_ODD_SM_REG5
                            538 	.globl _DFE_READ_ODD_SM_REG4
                            539 	.globl _DFE_READ_ODD_SM_REG3
                            540 	.globl _DFE_READ_ODD_SM_REG2
                            541 	.globl _DFE_READ_ODD_SM_REG1
                            542 	.globl _DFE_READ_ODD_SM_REG0
                            543 	.globl _DFE_READ_EVEN_SM_REG7
                            544 	.globl _DFE_READ_EVEN_SM_REG6
                            545 	.globl _DFE_READ_EVEN_SM_REG5
                            546 	.globl _DFE_READ_EVEN_SM_REG4
                            547 	.globl _DFE_READ_EVEN_SM_REG3
                            548 	.globl _DFE_READ_EVEN_SM_REG2
                            549 	.globl _DFE_READ_EVEN_SM_REG1
                            550 	.globl _DFE_READ_EVEN_SM_REG0
                            551 	.globl _DFE_FEXT_ODD_REG7
                            552 	.globl _DFE_FEXT_ODD_REG6
                            553 	.globl _DFE_FEXT_ODD_REG5
                            554 	.globl _DFE_FEXT_ODD_REG4
                            555 	.globl _DFE_FEXT_ODD_REG3
                            556 	.globl _DFE_FEXT_ODD_REG2
                            557 	.globl _DFE_FEXT_ODD_REG1
                            558 	.globl _DFE_FEXT_ODD_REG0
                            559 	.globl _DFE_FEXT_EVEN_REG7
                            560 	.globl _DFE_FEXT_EVEN_REG6
                            561 	.globl _DFE_FEXT_EVEN_REG5
                            562 	.globl _DFE_FEXT_EVEN_REG4
                            563 	.globl _DFE_FEXT_EVEN_REG3
                            564 	.globl _DFE_FEXT_EVEN_REG2
                            565 	.globl _DFE_FEXT_EVEN_REG1
                            566 	.globl _DFE_FEXT_EVEN_REG0
                            567 	.globl _DFE_DC_ODD_REG8
                            568 	.globl _DFE_DC_EVEN_REG8
                            569 	.globl _DFE_FEN_ODD_REG
                            570 	.globl _DFE_FEN_EVEN_REG
                            571 	.globl _DFE_STEP_REG1
                            572 	.globl _DFE_STEP_REG0
                            573 	.globl _DFE_ANA_REG1
                            574 	.globl _DFE_ANA_REG0
                            575 	.globl _DFE_CTRL_REG4
                            576 	.globl _RX_EQ_CLK_CTRL
                            577 	.globl _DFE_CTRL_REG3
                            578 	.globl _DFE_CTRL_REG2
                            579 	.globl _DFE_CTRL_REG1
                            580 	.globl _DFE_CTRL_REG0
                            581 	.globl _PT_COUNTER2
                            582 	.globl _PT_COUNTER1
                            583 	.globl _PT_COUNTER0
                            584 	.globl _PT_USER_PATTERN2
                            585 	.globl _PT_USER_PATTERN1
                            586 	.globl _PT_USER_PATTERN0
                            587 	.globl _PT_CONTROL1
                            588 	.globl _PT_CONTROL0
                            589 	.globl _XDATA_MEM_CHECKSUM_LANE1
                            590 	.globl _XDATA_MEM_CHECKSUM_LANE0
                            591 	.globl _MEM_ECC_ERR_ADDRESS0
                            592 	.globl _MCU_COMMAND0
                            593 	.globl _MCU_INT_CONTROL_13
                            594 	.globl _MCU_WDT_LANE
                            595 	.globl _MCU_IRQ_ISR_LANE
                            596 	.globl _ANA_IF_DFEO_REG0
                            597 	.globl _ANA_IF_DFEE_REG0
                            598 	.globl _ANA_IF_TRX_REG0
                            599 	.globl _EXT_INT_CONTROL
                            600 	.globl _MCU_DEBUG_LANE
                            601 	.globl _MCU_DEBUG3_LANE
                            602 	.globl _MCU_DEBUG2_LANE
                            603 	.globl _MCU_DEBUG1_LANE
                            604 	.globl _MCU_DEBUG0_LANE
                            605 	.globl _MCU_TIMER_CTRL_7_LANE
                            606 	.globl _MCU_TIMER_CTRL_6_LANE
                            607 	.globl _MCU_TIMER_CTRL_5_LANE
                            608 	.globl _MCU_TIMER_CTRL_4_LANE
                            609 	.globl _MCU_TIMER_CTRL_3_LANE
                            610 	.globl _MCU_TIMER_CTRL_2_LANE
                            611 	.globl _MCU_TIMER_CTRL_1_LANE
                            612 	.globl _MCU_MEM_REG2_LANE
                            613 	.globl _MCU_MEM_REG1_LANE
                            614 	.globl _MCU_IRQ_MASK_LANE
                            615 	.globl _MCU_IRQ_LANE
                            616 	.globl _MCU_TIMER3_CONTROL
                            617 	.globl _MCU_TIMER2_CONTROL
                            618 	.globl _MCU_TIMER1_CONTROL
                            619 	.globl _MCU_TIMER0_CONTROL
                            620 	.globl _MCU_TIMER_CONTROL
                            621 	.globl _MCU_INT12_CONTROL
                            622 	.globl _MCU_INT11_CONTROL
                            623 	.globl _MCU_INT10_CONTROL
                            624 	.globl _MCU_INT9_CONTROL
                            625 	.globl _MCU_INT8_CONTROL
                            626 	.globl _MCU_INT7_CONTROL
                            627 	.globl _MCU_INT6_CONTROL
                            628 	.globl _MCU_INT5_CONTROL
                            629 	.globl _MCU_INT4_CONTROL
                            630 	.globl _MCU_INT3_CONTROL
                            631 	.globl _MCU_INT2_CONTROL
                            632 	.globl _MCU_INT1_CONTROL
                            633 	.globl _MCU_INT0_CONTROL
                            634 	.globl _MCU_STATUS3_LANE
                            635 	.globl _MCU_STATUS2_LANE
                            636 	.globl _MCU_STATUS1_LANE
                            637 	.globl _MCU_STATUS0_LANE
                            638 	.globl _LANE_SYSTEM0
                            639 	.globl _CACHE_DEBUG1
                            640 	.globl _CACHE_DEBUG0
                            641 	.globl _MCU_GPIO
                            642 	.globl _MCU_CONTROL_LANE
                            643 	.globl _LANE_32G_PRESET_CFG16_LANE
                            644 	.globl _LANE_32G_PRESET_CFG14_LANE
                            645 	.globl _LANE_32G_PRESET_CFG12_LANE
                            646 	.globl _LANE_32G_PRESET_CFG10_LANE
                            647 	.globl _LANE_32G_PRESET_CFG8_LANE
                            648 	.globl _LANE_32G_PRESET_CFG6_LANE
                            649 	.globl _LANE_32G_PRESET_CFG4_LANE
                            650 	.globl _LANE_32G_PRESET_CFG2_LANE
                            651 	.globl _LANE_32G_PRESET_CFG0_LANE
                            652 	.globl _LANE_EQ_32G_CFG0_LANE
                            653 	.globl _LANE_16G_PRESET_CFG16_LANE
                            654 	.globl _LANE_16G_PRESET_CFG14_LANE
                            655 	.globl _LANE_16G_PRESET_CFG12_LANE
                            656 	.globl _LANE_16G_PRESET_CFG10_LANE
                            657 	.globl _LANE_16G_PRESET_CFG8_LANE
                            658 	.globl _LANE_16G_PRESET_CFG6_LANE
                            659 	.globl _LANE_16G_PRESET_CFG4_LANE
                            660 	.globl _LANE_16G_PRESET_CFG2_LANE
                            661 	.globl _LANE_16G_PRESET_CFG0_LANE
                            662 	.globl _LANE_EQ_16G_CFG0_LANE
                            663 	.globl _LANE_REMOTE_SET_LANE
                            664 	.globl _LANE_COEFF_MAX0_LANE
                            665 	.globl _LANE_PRESET_CFG16_LANE
                            666 	.globl _LANE_PRESET_CFG14_LANE
                            667 	.globl _LANE_PRESET_CFG12_LANE
                            668 	.globl _LANE_PRESET_CFG10_LANE
                            669 	.globl _LANE_PRESET_CFG8_LANE
                            670 	.globl _LANE_PRESET_CFG6_LANE
                            671 	.globl _LANE_PRESET_CFG4_LANE
                            672 	.globl _LANE_PRESET_CFG2_LANE
                            673 	.globl _LANE_PRESET_CFG0_LANE
                            674 	.globl _LANE_EQ_CFG1_LANE
                            675 	.globl _LANE_EQ_CFG0_LANE
                            676 	.globl _LANE_USB_DP_CFG2_LANE
                            677 	.globl _LANE_USB_DP_CFG1_LANE
                            678 	.globl _LANE_DP_PIE8_CFG0_LANE
                            679 	.globl _LANE_CFG_STATUS3_LANE
                            680 	.globl _LANE_CFG4
                            681 	.globl _LANE_CFG2_LANE
                            682 	.globl _LANE_CFG_STATUS2_LANE
                            683 	.globl _LANE_STATUS0
                            684 	.globl _LANE_CFG0
                            685 	.globl _SQ_REG0
                            686 	.globl _DTL_REG3
                            687 	.globl _DTL_REG2
                            688 	.globl _DTL_REG1
                            689 	.globl _DTL_REG0
                            690 	.globl _RX_LANE_INTERRUPT_REG1
                            691 	.globl _RX_CALIBRATION_REG
                            692 	.globl _INPUT_RX_PIN_REG3_LANE
                            693 	.globl _RX_DATA_PATH_REG
                            694 	.globl _RX_LANE_INTERRUPT_MASK
                            695 	.globl _RX_LANE_INTERRUPT
                            696 	.globl _CDR_LOCK_REG
                            697 	.globl _FRAME_SYNC_DET_REG6
                            698 	.globl _FRAME_SYNC_DET_REG5
                            699 	.globl _FRAME_SYNC_DET_REG4
                            700 	.globl _FRAME_SYNC_DET_REG3
                            701 	.globl _FRAME_SYNC_DET_REG2
                            702 	.globl _FRAME_SYNC_DET_REG1
                            703 	.globl _FRAME_SYNC_DET_REG0
                            704 	.globl _CLKGEN_RX_LANE_REG1_LANE
                            705 	.globl _DIG_RX_RSVD_REG0
                            706 	.globl _SPD_CTRL_RX_LANE_REG1_LANE
                            707 	.globl _INPUT_RX_PIN_REG2_LANE
                            708 	.globl _INPUT_RX_PIN_REG1_LANE
                            709 	.globl _INPUT_RX_PIN_REG0_LANE
                            710 	.globl _RX_SYSTEM_LANE
                            711 	.globl _PM_CTRL_RX_LANE_REG1_LANE
                            712 	.globl _MON_TOP
                            713 	.globl _ANALOG_TX_REALTIME_REG_1
                            714 	.globl _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE
                            715 	.globl _PM_CTRL_INTERRUPT_ISR_REG1_LANE
                            716 	.globl __FIELDNAME__LANE
                            717 	.globl _INPUT_TX_PIN_REG5_LANE
                            718 	.globl _DIG_TX_RSVD_REG0
                            719 	.globl _TX_CALIBRATION_LANE
                            720 	.globl _INPUT_TX_PIN_REG4_LANE
                            721 	.globl _TX_SYSTEM_LANE
                            722 	.globl _SPD_CTRL_TX_LANE_REG1_LANE
                            723 	.globl _SPD_CTRL_INTERRUPT_REG2
                            724 	.globl _SPD_CTRL_INTERRUPT_REG1_LANE
                            725 	.globl _TX_SPEED_CONVERT_LANE
                            726 	.globl _CLKGEN_TX_LANE_REG1_LANE
                            727 	.globl _PM_CTRL_INTERRUPT_REG2
                            728 	.globl _PM_CTRL_INTERRUPT_REG1_LANE
                            729 	.globl _INPUT_TX_PIN_REG3_LANE
                            730 	.globl _INPUT_TX_PIN_REG2_LANE
                            731 	.globl _INPUT_TX_PIN_REG1_LANE
                            732 	.globl _INPUT_TX_PIN_REG0_LANE
                            733 	.globl _PM_CTRL_TX_LANE_REG2_LANE
                            734 	.globl _PM_CTRL_TX_LANE_REG1_LANE
                            735 	.globl _UPHY14_CMN_ANAREG_TOP_214
                            736 	.globl _UPHY14_CMN_ANAREG_TOP_213
                            737 	.globl _UPHY14_CMN_ANAREG_TOP_212
                            738 	.globl _UPHY14_CMN_ANAREG_TOP_211
                            739 	.globl _UPHY14_CMN_ANAREG_TOP_210
                            740 	.globl _UPHY14_CMN_ANAREG_TOP_209
                            741 	.globl _UPHY14_CMN_ANAREG_TOP_208
                            742 	.globl _UPHY14_CMN_ANAREG_TOP_207
                            743 	.globl _UPHY14_CMN_ANAREG_TOP_206
                            744 	.globl _UPHY14_CMN_ANAREG_TOP_205
                            745 	.globl _UPHY14_CMN_ANAREG_TOP_204
                            746 	.globl _UPHY14_CMN_ANAREG_TOP_203
                            747 	.globl _UPHY14_CMN_ANAREG_TOP_202
                            748 	.globl _UPHY14_CMN_ANAREG_TOP_201
                            749 	.globl _UPHY14_CMN_ANAREG_TOP_200
                            750 	.globl _UPHY14_CMN_ANAREG_TOP_199
                            751 	.globl _UPHY14_CMN_ANAREG_TOP_198
                            752 	.globl _UPHY14_CMN_ANAREG_TOP_197
                            753 	.globl _UPHY14_CMN_ANAREG_TOP_196
                            754 	.globl _UPHY14_CMN_ANAREG_TOP_195
                            755 	.globl _UPHY14_CMN_ANAREG_TOP_194
                            756 	.globl _UPHY14_CMN_ANAREG_TOP_193
                            757 	.globl _UPHY14_CMN_ANAREG_TOP_192
                            758 	.globl _UPHY14_CMN_ANAREG_TOP_191
                            759 	.globl _UPHY14_CMN_ANAREG_TOP_190
                            760 	.globl _UPHY14_CMN_ANAREG_TOP_189
                            761 	.globl _UPHY14_CMN_ANAREG_TOP_188
                            762 	.globl _UPHY14_CMN_ANAREG_TOP_187
                            763 	.globl _UPHY14_CMN_ANAREG_TOP_186
                            764 	.globl _UPHY14_CMN_ANAREG_TOP_185
                            765 	.globl _UPHY14_CMN_ANAREG_TOP_184
                            766 	.globl _UPHY14_CMN_ANAREG_TOP_183
                            767 	.globl _UPHY14_CMN_ANAREG_TOP_182
                            768 	.globl _UPHY14_CMN_ANAREG_TOP_181
                            769 	.globl _UPHY14_CMN_ANAREG_TOP_180
                            770 	.globl _UPHY14_CMN_ANAREG_TOP_179
                            771 	.globl _UPHY14_CMN_ANAREG_TOP_178
                            772 	.globl _UPHY14_CMN_ANAREG_TOP_177
                            773 	.globl _UPHY14_CMN_ANAREG_TOP_176
                            774 	.globl _UPHY14_CMN_ANAREG_TOP_175
                            775 	.globl _UPHY14_CMN_ANAREG_TOP_174
                            776 	.globl _UPHY14_CMN_ANAREG_TOP_173
                            777 	.globl _UPHY14_CMN_ANAREG_TOP_172
                            778 	.globl _UPHY14_CMN_ANAREG_TOP_171
                            779 	.globl _UPHY14_CMN_ANAREG_TOP_170
                            780 	.globl _UPHY14_CMN_ANAREG_TOP_169
                            781 	.globl _UPHY14_CMN_ANAREG_TOP_168
                            782 	.globl _UPHY14_CMN_ANAREG_TOP_167
                            783 	.globl _UPHY14_CMN_ANAREG_TOP_166
                            784 	.globl _UPHY14_CMN_ANAREG_TOP_165
                            785 	.globl _UPHY14_CMN_ANAREG_TOP_164
                            786 	.globl _UPHY14_CMN_ANAREG_TOP_163
                            787 	.globl _UPHY14_CMN_ANAREG_TOP_162
                            788 	.globl _UPHY14_CMN_ANAREG_TOP_161
                            789 	.globl _UPHY14_CMN_ANAREG_TOP_160
                            790 	.globl _UPHY14_CMN_ANAREG_TOP_159
                            791 	.globl _UPHY14_CMN_ANAREG_TOP_158
                            792 	.globl _UPHY14_CMN_ANAREG_TOP_157
                            793 	.globl _UPHY14_CMN_ANAREG_TOP_156
                            794 	.globl _UPHY14_CMN_ANAREG_TOP_155
                            795 	.globl _UPHY14_CMN_ANAREG_TOP_154
                            796 	.globl _UPHY14_CMN_ANAREG_TOP_153
                            797 	.globl _UPHY14_CMN_ANAREG_TOP_152
                            798 	.globl _UPHY14_CMN_ANAREG_TOP_151
                            799 	.globl _UPHY14_CMN_ANAREG_TOP_150
                            800 	.globl _UPHY14_CMN_ANAREG_TOP_149
                            801 	.globl _UPHY14_CMN_ANAREG_TOP_148
                            802 	.globl _UPHY14_CMN_ANAREG_TOP_147
                            803 	.globl _UPHY14_CMN_ANAREG_TOP_146
                            804 	.globl _UPHY14_CMN_ANAREG_TOP_145
                            805 	.globl _UPHY14_CMN_ANAREG_TOP_144
                            806 	.globl _UPHY14_CMN_ANAREG_TOP_143
                            807 	.globl _UPHY14_CMN_ANAREG_TOP_142
                            808 	.globl _UPHY14_CMN_ANAREG_TOP_141
                            809 	.globl _UPHY14_CMN_ANAREG_TOP_140
                            810 	.globl _UPHY14_CMN_ANAREG_TOP_139
                            811 	.globl _UPHY14_CMN_ANAREG_TOP_138
                            812 	.globl _UPHY14_CMN_ANAREG_TOP_137
                            813 	.globl _UPHY14_CMN_ANAREG_TOP_136
                            814 	.globl _UPHY14_CMN_ANAREG_TOP_135
                            815 	.globl _UPHY14_CMN_ANAREG_TOP_134
                            816 	.globl _UPHY14_CMN_ANAREG_TOP_133
                            817 	.globl _UPHY14_CMN_ANAREG_TOP_132
                            818 	.globl _UPHY14_CMN_ANAREG_TOP_131
                            819 	.globl _UPHY14_CMN_ANAREG_TOP_130
                            820 	.globl _UPHY14_CMN_ANAREG_TOP_129
                            821 	.globl _UPHY14_CMN_ANAREG_TOP_128
                            822 	.globl _ANA_DFEO_REG_0B
                            823 	.globl _ANA_DFEO_REG_0A
                            824 	.globl _ANA_DFEO_REG_09
                            825 	.globl _ANA_DFEO_REG_08
                            826 	.globl _ANA_DFEO_REG_07
                            827 	.globl _ANA_DFEO_REG_06
                            828 	.globl _ANA_DFEO_REG_05
                            829 	.globl _ANA_DFEO_REG_04
                            830 	.globl _ANA_DFEO_REG_03
                            831 	.globl _ANA_DFEO_REG_02
                            832 	.globl _ANA_DFEO_REG_01
                            833 	.globl _ANA_DFEO_REG_00
                            834 	.globl _ANA_DFEO_REG_27
                            835 	.globl _ANA_DFEO_REG_26
                            836 	.globl _ANA_DFEO_REG_25
                            837 	.globl _ANA_DFEO_REG_24
                            838 	.globl _ANA_DFEO_REG_23
                            839 	.globl _ANA_DFEO_REG_22
                            840 	.globl _ANA_DFEO_REG_21
                            841 	.globl _ANA_DFEO_REG_20
                            842 	.globl _ANA_DFEO_REG_1F
                            843 	.globl _ANA_DFEO_REG_1E
                            844 	.globl _ANA_DFEO_REG_1D
                            845 	.globl _ANA_DFEO_REG_1C
                            846 	.globl _ANA_DFEO_REG_1B
                            847 	.globl _ANA_DFEO_REG_1A
                            848 	.globl _ANA_DFEO_REG_19
                            849 	.globl _ANA_DFEO_REG_18
                            850 	.globl _ANA_DFEO_REG_17
                            851 	.globl _ANA_DFEO_REG_16
                            852 	.globl _ANA_DFEO_REG_15
                            853 	.globl _ANA_DFEO_REG_14
                            854 	.globl _ANA_DFEO_REG_13
                            855 	.globl _ANA_DFEO_REG_12
                            856 	.globl _ANA_DFEO_REG_11
                            857 	.globl _ANA_DFEO_REG_10
                            858 	.globl _ANA_DFEO_REG_0F
                            859 	.globl _ANA_DFEO_REG_0E
                            860 	.globl _ANA_DFEO_REG_0D
                            861 	.globl _ANA_DFEO_REG_0C
                            862 	.globl _ANA_DFEE_REG_1D
                            863 	.globl _ANA_DFEE_REG_1C
                            864 	.globl _ANA_DFEE_REG_1B
                            865 	.globl _ANA_DFEE_REG_1A
                            866 	.globl _ANA_DFEE_REG_19
                            867 	.globl _ANA_DFEE_REG_18
                            868 	.globl _ANA_DFEE_REG_17
                            869 	.globl _ANA_DFEE_REG_16
                            870 	.globl _ANA_DFEE_REG_15
                            871 	.globl _ANA_DFEE_REG_14
                            872 	.globl _ANA_DFEE_REG_13
                            873 	.globl _ANA_DFEE_REG_12
                            874 	.globl _ANA_DFEE_REG_11
                            875 	.globl _ANA_DFEE_REG_10
                            876 	.globl _ANA_DFEE_REG_0F
                            877 	.globl _ANA_DFEE_REG_0E
                            878 	.globl _ANA_DFEE_REG_0D
                            879 	.globl _ANA_DFEE_REG_0C
                            880 	.globl _ANA_DFEE_REG_0B
                            881 	.globl _ANA_DFEE_REG_0A
                            882 	.globl _ANA_DFEE_REG_09
                            883 	.globl _ANA_DFEE_REG_08
                            884 	.globl _ANA_DFEE_REG_07
                            885 	.globl _ANA_DFEE_REG_06
                            886 	.globl _ANA_DFEE_REG_05
                            887 	.globl _ANA_DFEE_REG_04
                            888 	.globl _ANA_DFEE_REG_03
                            889 	.globl _ANA_DFEE_REG_02
                            890 	.globl _ANA_DFEE_REG_01
                            891 	.globl _ANA_DFEE_REG_00
                            892 	.globl _ANA_DFEE_REG_27
                            893 	.globl _ANA_DFEE_REG_26
                            894 	.globl _ANA_DFEE_REG_25
                            895 	.globl _ANA_DFEE_REG_24
                            896 	.globl _ANA_DFEE_REG_23
                            897 	.globl _ANA_DFEE_REG_22
                            898 	.globl _ANA_DFEE_REG_21
                            899 	.globl _ANA_DFEE_REG_20
                            900 	.globl _ANA_DFEE_REG_1F
                            901 	.globl _ANA_DFEE_REG_1E
                            902 	.globl _UPHY14_TRX_ANAREG_BOT_32
                            903 	.globl _UPHY14_TRX_ANAREG_BOT_31
                            904 	.globl _UPHY14_TRX_ANAREG_BOT_30
                            905 	.globl _UPHY14_TRX_ANAREG_BOT_29
                            906 	.globl _UPHY14_TRX_ANAREG_BOT_28
                            907 	.globl _UPHY14_TRX_ANAREG_BOT_27
                            908 	.globl _UPHY14_TRX_ANAREG_BOT_26
                            909 	.globl _UPHY14_TRX_ANAREG_BOT_25
                            910 	.globl _UPHY14_TRX_ANAREG_BOT_24
                            911 	.globl _UPHY14_TRX_ANAREG_BOT_23
                            912 	.globl _UPHY14_TRX_ANAREG_BOT_22
                            913 	.globl _UPHY14_TRX_ANAREG_BOT_21
                            914 	.globl _UPHY14_TRX_ANAREG_BOT_20
                            915 	.globl _UPHY14_TRX_ANAREG_BOT_19
                            916 	.globl _UPHY14_TRX_ANAREG_BOT_18
                            917 	.globl _UPHY14_TRX_ANAREG_BOT_17
                            918 	.globl _UPHY14_TRX_ANAREG_BOT_16
                            919 	.globl _UPHY14_TRX_ANAREG_BOT_15
                            920 	.globl _UPHY14_TRX_ANAREG_BOT_14
                            921 	.globl _UPHY14_TRX_ANAREG_BOT_13
                            922 	.globl _UPHY14_TRX_ANAREG_BOT_12
                            923 	.globl _UPHY14_TRX_ANAREG_BOT_11
                            924 	.globl _UPHY14_TRX_ANAREG_BOT_10
                            925 	.globl _UPHY14_TRX_ANAREG_BOT_9
                            926 	.globl _UPHY14_TRX_ANAREG_BOT_8
                            927 	.globl _UPHY14_TRX_ANAREG_BOT_7
                            928 	.globl _UPHY14_TRX_ANAREG_BOT_6
                            929 	.globl _UPHY14_TRX_ANAREG_BOT_5
                            930 	.globl _UPHY14_TRX_ANAREG_BOT_4
                            931 	.globl _UPHY14_TRX_ANAREG_BOT_3
                            932 	.globl _UPHY14_TRX_ANAREG_BOT_2
                            933 	.globl _UPHY14_TRX_ANAREG_BOT_1
                            934 	.globl _UPHY14_TRX_ANAREG_BOT_0
                            935 	.globl _UPHY14_TRX_ANAREG_TOP_157
                            936 	.globl _UPHY14_TRX_ANAREG_TOP_156
                            937 	.globl _UPHY14_TRX_ANAREG_TOP_155
                            938 	.globl _UPHY14_TRX_ANAREG_TOP_154
                            939 	.globl _UPHY14_TRX_ANAREG_TOP_153
                            940 	.globl _UPHY14_TRX_ANAREG_TOP_152
                            941 	.globl _UPHY14_TRX_ANAREG_TOP_151
                            942 	.globl _UPHY14_TRX_ANAREG_TOP_150
                            943 	.globl _UPHY14_TRX_ANAREG_TOP_149
                            944 	.globl _UPHY14_TRX_ANAREG_TOP_148
                            945 	.globl _UPHY14_TRX_ANAREG_TOP_147
                            946 	.globl _UPHY14_TRX_ANAREG_TOP_146
                            947 	.globl _UPHY14_TRX_ANAREG_TOP_145
                            948 	.globl _UPHY14_TRX_ANAREG_TOP_144
                            949 	.globl _UPHY14_TRX_ANAREG_TOP_143
                            950 	.globl _UPHY14_TRX_ANAREG_TOP_142
                            951 	.globl _UPHY14_TRX_ANAREG_TOP_141
                            952 	.globl _UPHY14_TRX_ANAREG_TOP_140
                            953 	.globl _UPHY14_TRX_ANAREG_TOP_139
                            954 	.globl _UPHY14_TRX_ANAREG_TOP_138
                            955 	.globl _UPHY14_TRX_ANAREG_TOP_137
                            956 	.globl _UPHY14_TRX_ANAREG_TOP_136
                            957 	.globl _UPHY14_TRX_ANAREG_TOP_135
                            958 	.globl _UPHY14_TRX_ANAREG_TOP_134
                            959 	.globl _UPHY14_TRX_ANAREG_TOP_133
                            960 	.globl _UPHY14_TRX_ANAREG_TOP_132
                            961 	.globl _UPHY14_TRX_ANAREG_TOP_131
                            962 	.globl _UPHY14_TRX_ANAREG_TOP_130
                            963 	.globl _UPHY14_TRX_ANAREG_TOP_129
                            964 	.globl _UPHY14_TRX_ANAREG_TOP_128
                            965 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_143
                            966 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_142
                            967 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_141
                            968 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_140
                            969 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_139
                            970 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_138
                            971 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_137
                            972 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_136
                            973 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_135
                            974 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_134
                            975 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_133
                            976 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_132
                            977 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_131
                            978 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_130
                            979 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_129
                            980 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_128
                            981 	.globl _txdetect_cal
                            982 ;--------------------------------------------------------
                            983 ; special function registers
                            984 ;--------------------------------------------------------
                            985 	.area RSEG    (ABS,DATA)
   0000                     986 	.org 0x0000
                    0080    987 _P0	=	0x0080
                    0082    988 _DPL	=	0x0082
                    0083    989 _DPH	=	0x0083
                    0086    990 _WDTREL	=	0x0086
                    0087    991 _PCON	=	0x0087
                    0088    992 _TCON	=	0x0088
                    0089    993 _TMOD	=	0x0089
                    008A    994 _TL0	=	0x008a
                    008B    995 _TL1	=	0x008b
                    008C    996 _TH0	=	0x008c
                    008D    997 _TH1	=	0x008d
                    008E    998 _CKCON	=	0x008e
                    0090    999 _P1	=	0x0090
                    0092   1000 _DPS	=	0x0092
                    0094   1001 _PSBANK	=	0x0094
                    0098   1002 _SCON	=	0x0098
                    0099   1003 _SBUF	=	0x0099
                    009A   1004 _IEN2	=	0x009a
                    00A0   1005 _P2	=	0x00a0
                    00A1   1006 _DMAS0	=	0x00a1
                    00A2   1007 _DMAS1	=	0x00a2
                    00A3   1008 _DMAS2	=	0x00a3
                    00A4   1009 _DMAT0	=	0x00a4
                    00A5   1010 _DMAT1	=	0x00a5
                    00A6   1011 _DMAT2	=	0x00a6
                    00A8   1012 _IEN0	=	0x00a8
                    00A9   1013 _IP0	=	0x00a9
                    00AA   1014 _S0RELL	=	0x00aa
                    00B0   1015 _P3	=	0x00b0
                    00B1   1016 _DMAC0	=	0x00b1
                    00B2   1017 _DMAC1	=	0x00b2
                    00B3   1018 _DMAC2	=	0x00b3
                    00B4   1019 _DMASEL	=	0x00b4
                    00B5   1020 _DMAM0	=	0x00b5
                    00B6   1021 _DMAM1	=	0x00b6
                    00B8   1022 _IEN1	=	0x00b8
                    00B9   1023 _IP1	=	0x00b9
                    00BA   1024 _S0RELH	=	0x00ba
                    00C0   1025 _IRCON	=	0x00c0
                    00C1   1026 _CCEN	=	0x00c1
                    00C8   1027 _T2CON	=	0x00c8
                    00CA   1028 _RCAP2L	=	0x00ca
                    00CB   1029 _RCAP2H	=	0x00cb
                    00CC   1030 _TL2	=	0x00cc
                    00CD   1031 _TH2	=	0x00cd
                    00D0   1032 _PSW	=	0x00d0
                    00D8   1033 _ADCON	=	0x00d8
                    00E0   1034 _ACC	=	0x00e0
                    00E8   1035 _EIE	=	0x00e8
                    00F0   1036 _B	=	0x00f0
                    00F7   1037 _SRST	=	0x00f7
                    8C8A   1038 _TMR0	=	0x8c8a
                    8D8B   1039 _TMR1	=	0x8d8b
                    CDCC   1040 _TMR2	=	0xcdcc
                    A2A1   1041 _DMASA	=	0xa2a1
                    A5A4   1042 _DMATA	=	0xa5a4
                    B2B1   1043 _DMAC	=	0xb2b1
                           1044 ;--------------------------------------------------------
                           1045 ; special function bits
                           1046 ;--------------------------------------------------------
                           1047 	.area RSEG    (ABS,DATA)
   0000                    1048 	.org 0x0000
                    0080   1049 _P0_0	=	0x0080
                    0081   1050 _P0_1	=	0x0081
                    0082   1051 _P0_2	=	0x0082
                    0083   1052 _P0_3	=	0x0083
                    0084   1053 _P0_4	=	0x0084
                    0085   1054 _P0_5	=	0x0085
                    0086   1055 _P0_6	=	0x0086
                    0087   1056 _P0_7	=	0x0087
                    0090   1057 _P1_0	=	0x0090
                    0091   1058 _P1_1	=	0x0091
                    0092   1059 _P1_2	=	0x0092
                    0093   1060 _P1_3	=	0x0093
                    0094   1061 _P1_4	=	0x0094
                    0095   1062 _P1_5	=	0x0095
                    0096   1063 _P1_6	=	0x0096
                    0097   1064 _P1_7	=	0x0097
                    00A0   1065 _P2_0	=	0x00a0
                    00A1   1066 _P2_1	=	0x00a1
                    00A2   1067 _P2_2	=	0x00a2
                    00A3   1068 _P2_3	=	0x00a3
                    00A4   1069 _P2_4	=	0x00a4
                    00A5   1070 _P2_5	=	0x00a5
                    00A6   1071 _P2_6	=	0x00a6
                    00A7   1072 _P2_7	=	0x00a7
                    00B0   1073 _P3_0	=	0x00b0
                    00B1   1074 _P3_1	=	0x00b1
                    00B2   1075 _P3_2	=	0x00b2
                    00B3   1076 _P3_3	=	0x00b3
                    00B4   1077 _P3_4	=	0x00b4
                    00B5   1078 _P3_5	=	0x00b5
                    00B6   1079 _P3_6	=	0x00b6
                    00B7   1080 _P3_7	=	0x00b7
                    0088   1081 _IT0	=	0x0088
                    0089   1082 _IE0	=	0x0089
                    008A   1083 _IT1	=	0x008a
                    008B   1084 _IE1	=	0x008b
                    008C   1085 _TR0	=	0x008c
                    008D   1086 _TF0	=	0x008d
                    008E   1087 _TR1	=	0x008e
                    008F   1088 _TF1	=	0x008f
                    00A8   1089 _EX0	=	0x00a8
                    00A9   1090 _ET0	=	0x00a9
                    00AA   1091 _EX1	=	0x00aa
                    00AB   1092 _ET1	=	0x00ab
                    00AC   1093 _ES	=	0x00ac
                    00AD   1094 _ET2	=	0x00ad
                    00AE   1095 _WDT	=	0x00ae
                    00AF   1096 _EA	=	0x00af
                    00B8   1097 _EX7	=	0x00b8
                    00B9   1098 _EX2	=	0x00b9
                    00BA   1099 _EX3	=	0x00ba
                    00BB   1100 _EX4	=	0x00bb
                    00BC   1101 _EX5	=	0x00bc
                    00BD   1102 _EX6	=	0x00bd
                    00BE   1103 _PS1	=	0x00be
                    009A   1104 _ES1	=	0x009a
                    009B   1105 _EX8	=	0x009b
                    009C   1106 _EX9	=	0x009c
                    009D   1107 _EX10	=	0x009d
                    009E   1108 _EX11	=	0x009e
                    009F   1109 _EX12	=	0x009f
                    0098   1110 _RI	=	0x0098
                    0099   1111 _TI	=	0x0099
                    00C6   1112 _TF2	=	0x00c6
                           1113 ;--------------------------------------------------------
                           1114 ; overlayable register banks
                           1115 ;--------------------------------------------------------
                           1116 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                    1117 	.ds 8
                           1118 ;--------------------------------------------------------
                           1119 ; internal ram data
                           1120 ;--------------------------------------------------------
                           1121 	.area DSEG    (DATA)
                           1122 ;--------------------------------------------------------
                           1123 ; overlayable items in internal ram 
                           1124 ;--------------------------------------------------------
                           1125 	.area OSEG    (OVR,DATA)
                           1126 ;--------------------------------------------------------
                           1127 ; indirectly addressable internal ram data
                           1128 ;--------------------------------------------------------
                           1129 	.area ISEG    (DATA)
                           1130 ;--------------------------------------------------------
                           1131 ; absolute internal ram data
                           1132 ;--------------------------------------------------------
                           1133 	.area IABS    (ABS,DATA)
                           1134 	.area IABS    (ABS,DATA)
                           1135 ;--------------------------------------------------------
                           1136 ; bit data
                           1137 ;--------------------------------------------------------
                           1138 	.area BSEG    (BIT)
                           1139 ;--------------------------------------------------------
                           1140 ; paged external ram data
                           1141 ;--------------------------------------------------------
                           1142 	.area PSEG    (PAG,XDATA)
                           1143 ;--------------------------------------------------------
                           1144 ; external ram data
                           1145 ;--------------------------------------------------------
                           1146 	.area XSEG    (XDATA)
                    1000   1147 _UPHY14_TRX_LANEPLL_ANAREG_TOP_128	=	0x1000
                    1004   1148 _UPHY14_TRX_LANEPLL_ANAREG_TOP_129	=	0x1004
                    1008   1149 _UPHY14_TRX_LANEPLL_ANAREG_TOP_130	=	0x1008
                    100C   1150 _UPHY14_TRX_LANEPLL_ANAREG_TOP_131	=	0x100c
                    1010   1151 _UPHY14_TRX_LANEPLL_ANAREG_TOP_132	=	0x1010
                    1014   1152 _UPHY14_TRX_LANEPLL_ANAREG_TOP_133	=	0x1014
                    1018   1153 _UPHY14_TRX_LANEPLL_ANAREG_TOP_134	=	0x1018
                    101C   1154 _UPHY14_TRX_LANEPLL_ANAREG_TOP_135	=	0x101c
                    1020   1155 _UPHY14_TRX_LANEPLL_ANAREG_TOP_136	=	0x1020
                    1024   1156 _UPHY14_TRX_LANEPLL_ANAREG_TOP_137	=	0x1024
                    1028   1157 _UPHY14_TRX_LANEPLL_ANAREG_TOP_138	=	0x1028
                    102C   1158 _UPHY14_TRX_LANEPLL_ANAREG_TOP_139	=	0x102c
                    1030   1159 _UPHY14_TRX_LANEPLL_ANAREG_TOP_140	=	0x1030
                    1034   1160 _UPHY14_TRX_LANEPLL_ANAREG_TOP_141	=	0x1034
                    1038   1161 _UPHY14_TRX_LANEPLL_ANAREG_TOP_142	=	0x1038
                    103C   1162 _UPHY14_TRX_LANEPLL_ANAREG_TOP_143	=	0x103c
                    0200   1163 _UPHY14_TRX_ANAREG_TOP_128	=	0x0200
                    0204   1164 _UPHY14_TRX_ANAREG_TOP_129	=	0x0204
                    0208   1165 _UPHY14_TRX_ANAREG_TOP_130	=	0x0208
                    020C   1166 _UPHY14_TRX_ANAREG_TOP_131	=	0x020c
                    0210   1167 _UPHY14_TRX_ANAREG_TOP_132	=	0x0210
                    0214   1168 _UPHY14_TRX_ANAREG_TOP_133	=	0x0214
                    0218   1169 _UPHY14_TRX_ANAREG_TOP_134	=	0x0218
                    021C   1170 _UPHY14_TRX_ANAREG_TOP_135	=	0x021c
                    0220   1171 _UPHY14_TRX_ANAREG_TOP_136	=	0x0220
                    0224   1172 _UPHY14_TRX_ANAREG_TOP_137	=	0x0224
                    0228   1173 _UPHY14_TRX_ANAREG_TOP_138	=	0x0228
                    022C   1174 _UPHY14_TRX_ANAREG_TOP_139	=	0x022c
                    0230   1175 _UPHY14_TRX_ANAREG_TOP_140	=	0x0230
                    0234   1176 _UPHY14_TRX_ANAREG_TOP_141	=	0x0234
                    0238   1177 _UPHY14_TRX_ANAREG_TOP_142	=	0x0238
                    023C   1178 _UPHY14_TRX_ANAREG_TOP_143	=	0x023c
                    0240   1179 _UPHY14_TRX_ANAREG_TOP_144	=	0x0240
                    0244   1180 _UPHY14_TRX_ANAREG_TOP_145	=	0x0244
                    0248   1181 _UPHY14_TRX_ANAREG_TOP_146	=	0x0248
                    024C   1182 _UPHY14_TRX_ANAREG_TOP_147	=	0x024c
                    0250   1183 _UPHY14_TRX_ANAREG_TOP_148	=	0x0250
                    0254   1184 _UPHY14_TRX_ANAREG_TOP_149	=	0x0254
                    0258   1185 _UPHY14_TRX_ANAREG_TOP_150	=	0x0258
                    025C   1186 _UPHY14_TRX_ANAREG_TOP_151	=	0x025c
                    0260   1187 _UPHY14_TRX_ANAREG_TOP_152	=	0x0260
                    0264   1188 _UPHY14_TRX_ANAREG_TOP_153	=	0x0264
                    0268   1189 _UPHY14_TRX_ANAREG_TOP_154	=	0x0268
                    026C   1190 _UPHY14_TRX_ANAREG_TOP_155	=	0x026c
                    0270   1191 _UPHY14_TRX_ANAREG_TOP_156	=	0x0270
                    0274   1192 _UPHY14_TRX_ANAREG_TOP_157	=	0x0274
                    0000   1193 _UPHY14_TRX_ANAREG_BOT_0	=	0x0000
                    0004   1194 _UPHY14_TRX_ANAREG_BOT_1	=	0x0004
                    0008   1195 _UPHY14_TRX_ANAREG_BOT_2	=	0x0008
                    000C   1196 _UPHY14_TRX_ANAREG_BOT_3	=	0x000c
                    0010   1197 _UPHY14_TRX_ANAREG_BOT_4	=	0x0010
                    0014   1198 _UPHY14_TRX_ANAREG_BOT_5	=	0x0014
                    0018   1199 _UPHY14_TRX_ANAREG_BOT_6	=	0x0018
                    001C   1200 _UPHY14_TRX_ANAREG_BOT_7	=	0x001c
                    0020   1201 _UPHY14_TRX_ANAREG_BOT_8	=	0x0020
                    0024   1202 _UPHY14_TRX_ANAREG_BOT_9	=	0x0024
                    0028   1203 _UPHY14_TRX_ANAREG_BOT_10	=	0x0028
                    002C   1204 _UPHY14_TRX_ANAREG_BOT_11	=	0x002c
                    0030   1205 _UPHY14_TRX_ANAREG_BOT_12	=	0x0030
                    0034   1206 _UPHY14_TRX_ANAREG_BOT_13	=	0x0034
                    0038   1207 _UPHY14_TRX_ANAREG_BOT_14	=	0x0038
                    003C   1208 _UPHY14_TRX_ANAREG_BOT_15	=	0x003c
                    0040   1209 _UPHY14_TRX_ANAREG_BOT_16	=	0x0040
                    0044   1210 _UPHY14_TRX_ANAREG_BOT_17	=	0x0044
                    0048   1211 _UPHY14_TRX_ANAREG_BOT_18	=	0x0048
                    004C   1212 _UPHY14_TRX_ANAREG_BOT_19	=	0x004c
                    0050   1213 _UPHY14_TRX_ANAREG_BOT_20	=	0x0050
                    0054   1214 _UPHY14_TRX_ANAREG_BOT_21	=	0x0054
                    0058   1215 _UPHY14_TRX_ANAREG_BOT_22	=	0x0058
                    005C   1216 _UPHY14_TRX_ANAREG_BOT_23	=	0x005c
                    0060   1217 _UPHY14_TRX_ANAREG_BOT_24	=	0x0060
                    0064   1218 _UPHY14_TRX_ANAREG_BOT_25	=	0x0064
                    0068   1219 _UPHY14_TRX_ANAREG_BOT_26	=	0x0068
                    006C   1220 _UPHY14_TRX_ANAREG_BOT_27	=	0x006c
                    0070   1221 _UPHY14_TRX_ANAREG_BOT_28	=	0x0070
                    0074   1222 _UPHY14_TRX_ANAREG_BOT_29	=	0x0074
                    0078   1223 _UPHY14_TRX_ANAREG_BOT_30	=	0x0078
                    007C   1224 _UPHY14_TRX_ANAREG_BOT_31	=	0x007c
                    0080   1225 _UPHY14_TRX_ANAREG_BOT_32	=	0x0080
                    0478   1226 _ANA_DFEE_REG_1E	=	0x0478
                    047C   1227 _ANA_DFEE_REG_1F	=	0x047c
                    0480   1228 _ANA_DFEE_REG_20	=	0x0480
                    0484   1229 _ANA_DFEE_REG_21	=	0x0484
                    0488   1230 _ANA_DFEE_REG_22	=	0x0488
                    048C   1231 _ANA_DFEE_REG_23	=	0x048c
                    0490   1232 _ANA_DFEE_REG_24	=	0x0490
                    0494   1233 _ANA_DFEE_REG_25	=	0x0494
                    0498   1234 _ANA_DFEE_REG_26	=	0x0498
                    049C   1235 _ANA_DFEE_REG_27	=	0x049c
                    0400   1236 _ANA_DFEE_REG_00	=	0x0400
                    0404   1237 _ANA_DFEE_REG_01	=	0x0404
                    0408   1238 _ANA_DFEE_REG_02	=	0x0408
                    040C   1239 _ANA_DFEE_REG_03	=	0x040c
                    0410   1240 _ANA_DFEE_REG_04	=	0x0410
                    0414   1241 _ANA_DFEE_REG_05	=	0x0414
                    0418   1242 _ANA_DFEE_REG_06	=	0x0418
                    041C   1243 _ANA_DFEE_REG_07	=	0x041c
                    0420   1244 _ANA_DFEE_REG_08	=	0x0420
                    0424   1245 _ANA_DFEE_REG_09	=	0x0424
                    0428   1246 _ANA_DFEE_REG_0A	=	0x0428
                    042C   1247 _ANA_DFEE_REG_0B	=	0x042c
                    0430   1248 _ANA_DFEE_REG_0C	=	0x0430
                    0434   1249 _ANA_DFEE_REG_0D	=	0x0434
                    0438   1250 _ANA_DFEE_REG_0E	=	0x0438
                    043C   1251 _ANA_DFEE_REG_0F	=	0x043c
                    0440   1252 _ANA_DFEE_REG_10	=	0x0440
                    0444   1253 _ANA_DFEE_REG_11	=	0x0444
                    0448   1254 _ANA_DFEE_REG_12	=	0x0448
                    044C   1255 _ANA_DFEE_REG_13	=	0x044c
                    0450   1256 _ANA_DFEE_REG_14	=	0x0450
                    0454   1257 _ANA_DFEE_REG_15	=	0x0454
                    0458   1258 _ANA_DFEE_REG_16	=	0x0458
                    045C   1259 _ANA_DFEE_REG_17	=	0x045c
                    0460   1260 _ANA_DFEE_REG_18	=	0x0460
                    0464   1261 _ANA_DFEE_REG_19	=	0x0464
                    0468   1262 _ANA_DFEE_REG_1A	=	0x0468
                    046C   1263 _ANA_DFEE_REG_1B	=	0x046c
                    0470   1264 _ANA_DFEE_REG_1C	=	0x0470
                    0474   1265 _ANA_DFEE_REG_1D	=	0x0474
                    0830   1266 _ANA_DFEO_REG_0C	=	0x0830
                    0834   1267 _ANA_DFEO_REG_0D	=	0x0834
                    0838   1268 _ANA_DFEO_REG_0E	=	0x0838
                    083C   1269 _ANA_DFEO_REG_0F	=	0x083c
                    0840   1270 _ANA_DFEO_REG_10	=	0x0840
                    0844   1271 _ANA_DFEO_REG_11	=	0x0844
                    0848   1272 _ANA_DFEO_REG_12	=	0x0848
                    084C   1273 _ANA_DFEO_REG_13	=	0x084c
                    0850   1274 _ANA_DFEO_REG_14	=	0x0850
                    0854   1275 _ANA_DFEO_REG_15	=	0x0854
                    0858   1276 _ANA_DFEO_REG_16	=	0x0858
                    085C   1277 _ANA_DFEO_REG_17	=	0x085c
                    0860   1278 _ANA_DFEO_REG_18	=	0x0860
                    0864   1279 _ANA_DFEO_REG_19	=	0x0864
                    0868   1280 _ANA_DFEO_REG_1A	=	0x0868
                    086C   1281 _ANA_DFEO_REG_1B	=	0x086c
                    0870   1282 _ANA_DFEO_REG_1C	=	0x0870
                    0874   1283 _ANA_DFEO_REG_1D	=	0x0874
                    0878   1284 _ANA_DFEO_REG_1E	=	0x0878
                    087C   1285 _ANA_DFEO_REG_1F	=	0x087c
                    0880   1286 _ANA_DFEO_REG_20	=	0x0880
                    0884   1287 _ANA_DFEO_REG_21	=	0x0884
                    0888   1288 _ANA_DFEO_REG_22	=	0x0888
                    088C   1289 _ANA_DFEO_REG_23	=	0x088c
                    0890   1290 _ANA_DFEO_REG_24	=	0x0890
                    0894   1291 _ANA_DFEO_REG_25	=	0x0894
                    0898   1292 _ANA_DFEO_REG_26	=	0x0898
                    089C   1293 _ANA_DFEO_REG_27	=	0x089c
                    0800   1294 _ANA_DFEO_REG_00	=	0x0800
                    0804   1295 _ANA_DFEO_REG_01	=	0x0804
                    0808   1296 _ANA_DFEO_REG_02	=	0x0808
                    080C   1297 _ANA_DFEO_REG_03	=	0x080c
                    0810   1298 _ANA_DFEO_REG_04	=	0x0810
                    0814   1299 _ANA_DFEO_REG_05	=	0x0814
                    0818   1300 _ANA_DFEO_REG_06	=	0x0818
                    081C   1301 _ANA_DFEO_REG_07	=	0x081c
                    0820   1302 _ANA_DFEO_REG_08	=	0x0820
                    0824   1303 _ANA_DFEO_REG_09	=	0x0824
                    0828   1304 _ANA_DFEO_REG_0A	=	0x0828
                    082C   1305 _ANA_DFEO_REG_0B	=	0x082c
                    8200   1306 _UPHY14_CMN_ANAREG_TOP_128	=	0x8200
                    8204   1307 _UPHY14_CMN_ANAREG_TOP_129	=	0x8204
                    8208   1308 _UPHY14_CMN_ANAREG_TOP_130	=	0x8208
                    820C   1309 _UPHY14_CMN_ANAREG_TOP_131	=	0x820c
                    8210   1310 _UPHY14_CMN_ANAREG_TOP_132	=	0x8210
                    8214   1311 _UPHY14_CMN_ANAREG_TOP_133	=	0x8214
                    8218   1312 _UPHY14_CMN_ANAREG_TOP_134	=	0x8218
                    821C   1313 _UPHY14_CMN_ANAREG_TOP_135	=	0x821c
                    8220   1314 _UPHY14_CMN_ANAREG_TOP_136	=	0x8220
                    8224   1315 _UPHY14_CMN_ANAREG_TOP_137	=	0x8224
                    8228   1316 _UPHY14_CMN_ANAREG_TOP_138	=	0x8228
                    822C   1317 _UPHY14_CMN_ANAREG_TOP_139	=	0x822c
                    8230   1318 _UPHY14_CMN_ANAREG_TOP_140	=	0x8230
                    8234   1319 _UPHY14_CMN_ANAREG_TOP_141	=	0x8234
                    8238   1320 _UPHY14_CMN_ANAREG_TOP_142	=	0x8238
                    823C   1321 _UPHY14_CMN_ANAREG_TOP_143	=	0x823c
                    8240   1322 _UPHY14_CMN_ANAREG_TOP_144	=	0x8240
                    8244   1323 _UPHY14_CMN_ANAREG_TOP_145	=	0x8244
                    8248   1324 _UPHY14_CMN_ANAREG_TOP_146	=	0x8248
                    824C   1325 _UPHY14_CMN_ANAREG_TOP_147	=	0x824c
                    8250   1326 _UPHY14_CMN_ANAREG_TOP_148	=	0x8250
                    8254   1327 _UPHY14_CMN_ANAREG_TOP_149	=	0x8254
                    8258   1328 _UPHY14_CMN_ANAREG_TOP_150	=	0x8258
                    825C   1329 _UPHY14_CMN_ANAREG_TOP_151	=	0x825c
                    8260   1330 _UPHY14_CMN_ANAREG_TOP_152	=	0x8260
                    8264   1331 _UPHY14_CMN_ANAREG_TOP_153	=	0x8264
                    8268   1332 _UPHY14_CMN_ANAREG_TOP_154	=	0x8268
                    826C   1333 _UPHY14_CMN_ANAREG_TOP_155	=	0x826c
                    8270   1334 _UPHY14_CMN_ANAREG_TOP_156	=	0x8270
                    8274   1335 _UPHY14_CMN_ANAREG_TOP_157	=	0x8274
                    8278   1336 _UPHY14_CMN_ANAREG_TOP_158	=	0x8278
                    827C   1337 _UPHY14_CMN_ANAREG_TOP_159	=	0x827c
                    8280   1338 _UPHY14_CMN_ANAREG_TOP_160	=	0x8280
                    8284   1339 _UPHY14_CMN_ANAREG_TOP_161	=	0x8284
                    8288   1340 _UPHY14_CMN_ANAREG_TOP_162	=	0x8288
                    828C   1341 _UPHY14_CMN_ANAREG_TOP_163	=	0x828c
                    8290   1342 _UPHY14_CMN_ANAREG_TOP_164	=	0x8290
                    8294   1343 _UPHY14_CMN_ANAREG_TOP_165	=	0x8294
                    8298   1344 _UPHY14_CMN_ANAREG_TOP_166	=	0x8298
                    829C   1345 _UPHY14_CMN_ANAREG_TOP_167	=	0x829c
                    82A0   1346 _UPHY14_CMN_ANAREG_TOP_168	=	0x82a0
                    82A4   1347 _UPHY14_CMN_ANAREG_TOP_169	=	0x82a4
                    82A8   1348 _UPHY14_CMN_ANAREG_TOP_170	=	0x82a8
                    82AC   1349 _UPHY14_CMN_ANAREG_TOP_171	=	0x82ac
                    82B0   1350 _UPHY14_CMN_ANAREG_TOP_172	=	0x82b0
                    82B4   1351 _UPHY14_CMN_ANAREG_TOP_173	=	0x82b4
                    82B8   1352 _UPHY14_CMN_ANAREG_TOP_174	=	0x82b8
                    82BC   1353 _UPHY14_CMN_ANAREG_TOP_175	=	0x82bc
                    82C0   1354 _UPHY14_CMN_ANAREG_TOP_176	=	0x82c0
                    82C4   1355 _UPHY14_CMN_ANAREG_TOP_177	=	0x82c4
                    82C8   1356 _UPHY14_CMN_ANAREG_TOP_178	=	0x82c8
                    82CC   1357 _UPHY14_CMN_ANAREG_TOP_179	=	0x82cc
                    82D0   1358 _UPHY14_CMN_ANAREG_TOP_180	=	0x82d0
                    82D4   1359 _UPHY14_CMN_ANAREG_TOP_181	=	0x82d4
                    82D8   1360 _UPHY14_CMN_ANAREG_TOP_182	=	0x82d8
                    82DC   1361 _UPHY14_CMN_ANAREG_TOP_183	=	0x82dc
                    82E0   1362 _UPHY14_CMN_ANAREG_TOP_184	=	0x82e0
                    82E4   1363 _UPHY14_CMN_ANAREG_TOP_185	=	0x82e4
                    82E8   1364 _UPHY14_CMN_ANAREG_TOP_186	=	0x82e8
                    82EC   1365 _UPHY14_CMN_ANAREG_TOP_187	=	0x82ec
                    82F0   1366 _UPHY14_CMN_ANAREG_TOP_188	=	0x82f0
                    82F4   1367 _UPHY14_CMN_ANAREG_TOP_189	=	0x82f4
                    82F8   1368 _UPHY14_CMN_ANAREG_TOP_190	=	0x82f8
                    82FC   1369 _UPHY14_CMN_ANAREG_TOP_191	=	0x82fc
                    8300   1370 _UPHY14_CMN_ANAREG_TOP_192	=	0x8300
                    8304   1371 _UPHY14_CMN_ANAREG_TOP_193	=	0x8304
                    8308   1372 _UPHY14_CMN_ANAREG_TOP_194	=	0x8308
                    830C   1373 _UPHY14_CMN_ANAREG_TOP_195	=	0x830c
                    8310   1374 _UPHY14_CMN_ANAREG_TOP_196	=	0x8310
                    8314   1375 _UPHY14_CMN_ANAREG_TOP_197	=	0x8314
                    8318   1376 _UPHY14_CMN_ANAREG_TOP_198	=	0x8318
                    831C   1377 _UPHY14_CMN_ANAREG_TOP_199	=	0x831c
                    8320   1378 _UPHY14_CMN_ANAREG_TOP_200	=	0x8320
                    8324   1379 _UPHY14_CMN_ANAREG_TOP_201	=	0x8324
                    8328   1380 _UPHY14_CMN_ANAREG_TOP_202	=	0x8328
                    832C   1381 _UPHY14_CMN_ANAREG_TOP_203	=	0x832c
                    8330   1382 _UPHY14_CMN_ANAREG_TOP_204	=	0x8330
                    8334   1383 _UPHY14_CMN_ANAREG_TOP_205	=	0x8334
                    8338   1384 _UPHY14_CMN_ANAREG_TOP_206	=	0x8338
                    833C   1385 _UPHY14_CMN_ANAREG_TOP_207	=	0x833c
                    8340   1386 _UPHY14_CMN_ANAREG_TOP_208	=	0x8340
                    8344   1387 _UPHY14_CMN_ANAREG_TOP_209	=	0x8344
                    8348   1388 _UPHY14_CMN_ANAREG_TOP_210	=	0x8348
                    834C   1389 _UPHY14_CMN_ANAREG_TOP_211	=	0x834c
                    8350   1390 _UPHY14_CMN_ANAREG_TOP_212	=	0x8350
                    8354   1391 _UPHY14_CMN_ANAREG_TOP_213	=	0x8354
                    8358   1392 _UPHY14_CMN_ANAREG_TOP_214	=	0x8358
                    2000   1393 _PM_CTRL_TX_LANE_REG1_LANE	=	0x2000
                    2004   1394 _PM_CTRL_TX_LANE_REG2_LANE	=	0x2004
                    2008   1395 _INPUT_TX_PIN_REG0_LANE	=	0x2008
                    200C   1396 _INPUT_TX_PIN_REG1_LANE	=	0x200c
                    2010   1397 _INPUT_TX_PIN_REG2_LANE	=	0x2010
                    2014   1398 _INPUT_TX_PIN_REG3_LANE	=	0x2014
                    2018   1399 _PM_CTRL_INTERRUPT_REG1_LANE	=	0x2018
                    201C   1400 _PM_CTRL_INTERRUPT_REG2	=	0x201c
                    2020   1401 _CLKGEN_TX_LANE_REG1_LANE	=	0x2020
                    2024   1402 _TX_SPEED_CONVERT_LANE	=	0x2024
                    2028   1403 _SPD_CTRL_INTERRUPT_REG1_LANE	=	0x2028
                    202C   1404 _SPD_CTRL_INTERRUPT_REG2	=	0x202c
                    2030   1405 _SPD_CTRL_TX_LANE_REG1_LANE	=	0x2030
                    2034   1406 _TX_SYSTEM_LANE	=	0x2034
                    203C   1407 _INPUT_TX_PIN_REG4_LANE	=	0x203c
                    2040   1408 _TX_CALIBRATION_LANE	=	0x2040
                    2044   1409 _DIG_TX_RSVD_REG0	=	0x2044
                    2048   1410 _INPUT_TX_PIN_REG5_LANE	=	0x2048
                    204C   1411 __FIELDNAME__LANE	=	0x204c
                    2050   1412 _PM_CTRL_INTERRUPT_ISR_REG1_LANE	=	0x2050
                    2054   1413 _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE	=	0x2054
                    2058   1414 _ANALOG_TX_REALTIME_REG_1	=	0x2058
                    205C   1415 _MON_TOP	=	0x205c
                    2100   1416 _PM_CTRL_RX_LANE_REG1_LANE	=	0x2100
                    2104   1417 _RX_SYSTEM_LANE	=	0x2104
                    2108   1418 _INPUT_RX_PIN_REG0_LANE	=	0x2108
                    210C   1419 _INPUT_RX_PIN_REG1_LANE	=	0x210c
                    2110   1420 _INPUT_RX_PIN_REG2_LANE	=	0x2110
                    2114   1421 _SPD_CTRL_RX_LANE_REG1_LANE	=	0x2114
                    2118   1422 _DIG_RX_RSVD_REG0	=	0x2118
                    211C   1423 _CLKGEN_RX_LANE_REG1_LANE	=	0x211c
                    2120   1424 _FRAME_SYNC_DET_REG0	=	0x2120
                    2124   1425 _FRAME_SYNC_DET_REG1	=	0x2124
                    2128   1426 _FRAME_SYNC_DET_REG2	=	0x2128
                    212C   1427 _FRAME_SYNC_DET_REG3	=	0x212c
                    2130   1428 _FRAME_SYNC_DET_REG4	=	0x2130
                    2134   1429 _FRAME_SYNC_DET_REG5	=	0x2134
                    2138   1430 _FRAME_SYNC_DET_REG6	=	0x2138
                    213C   1431 _CDR_LOCK_REG	=	0x213c
                    2140   1432 _RX_LANE_INTERRUPT	=	0x2140
                    2144   1433 _RX_LANE_INTERRUPT_MASK	=	0x2144
                    2148   1434 _RX_DATA_PATH_REG	=	0x2148
                    214C   1435 _INPUT_RX_PIN_REG3_LANE	=	0x214c
                    2150   1436 _RX_CALIBRATION_REG	=	0x2150
                    2158   1437 _RX_LANE_INTERRUPT_REG1	=	0x2158
                    2160   1438 _DTL_REG0	=	0x2160
                    2164   1439 _DTL_REG1	=	0x2164
                    2168   1440 _DTL_REG2	=	0x2168
                    216C   1441 _DTL_REG3	=	0x216c
                    2170   1442 _SQ_REG0	=	0x2170
                    4000   1443 _LANE_CFG0	=	0x4000
                    4004   1444 _LANE_STATUS0	=	0x4004
                    4008   1445 _LANE_CFG_STATUS2_LANE	=	0x4008
                    400C   1446 _LANE_CFG2_LANE	=	0x400c
                    4010   1447 _LANE_CFG4	=	0x4010
                    4014   1448 _LANE_CFG_STATUS3_LANE	=	0x4014
                    4018   1449 _LANE_DP_PIE8_CFG0_LANE	=	0x4018
                    401C   1450 _LANE_USB_DP_CFG1_LANE	=	0x401c
                    4020   1451 _LANE_USB_DP_CFG2_LANE	=	0x4020
                    4024   1452 _LANE_EQ_CFG0_LANE	=	0x4024
                    4028   1453 _LANE_EQ_CFG1_LANE	=	0x4028
                    402C   1454 _LANE_PRESET_CFG0_LANE	=	0x402c
                    4030   1455 _LANE_PRESET_CFG2_LANE	=	0x4030
                    4034   1456 _LANE_PRESET_CFG4_LANE	=	0x4034
                    4038   1457 _LANE_PRESET_CFG6_LANE	=	0x4038
                    403C   1458 _LANE_PRESET_CFG8_LANE	=	0x403c
                    4040   1459 _LANE_PRESET_CFG10_LANE	=	0x4040
                    4044   1460 _LANE_PRESET_CFG12_LANE	=	0x4044
                    4048   1461 _LANE_PRESET_CFG14_LANE	=	0x4048
                    404C   1462 _LANE_PRESET_CFG16_LANE	=	0x404c
                    4050   1463 _LANE_COEFF_MAX0_LANE	=	0x4050
                    4054   1464 _LANE_REMOTE_SET_LANE	=	0x4054
                    4058   1465 _LANE_EQ_16G_CFG0_LANE	=	0x4058
                    405C   1466 _LANE_16G_PRESET_CFG0_LANE	=	0x405c
                    4060   1467 _LANE_16G_PRESET_CFG2_LANE	=	0x4060
                    4064   1468 _LANE_16G_PRESET_CFG4_LANE	=	0x4064
                    4068   1469 _LANE_16G_PRESET_CFG6_LANE	=	0x4068
                    406C   1470 _LANE_16G_PRESET_CFG8_LANE	=	0x406c
                    4070   1471 _LANE_16G_PRESET_CFG10_LANE	=	0x4070
                    4074   1472 _LANE_16G_PRESET_CFG12_LANE	=	0x4074
                    4078   1473 _LANE_16G_PRESET_CFG14_LANE	=	0x4078
                    407C   1474 _LANE_16G_PRESET_CFG16_LANE	=	0x407c
                    4080   1475 _LANE_EQ_32G_CFG0_LANE	=	0x4080
                    4084   1476 _LANE_32G_PRESET_CFG0_LANE	=	0x4084
                    4088   1477 _LANE_32G_PRESET_CFG2_LANE	=	0x4088
                    408C   1478 _LANE_32G_PRESET_CFG4_LANE	=	0x408c
                    4090   1479 _LANE_32G_PRESET_CFG6_LANE	=	0x4090
                    4094   1480 _LANE_32G_PRESET_CFG8_LANE	=	0x4094
                    4098   1481 _LANE_32G_PRESET_CFG10_LANE	=	0x4098
                    409C   1482 _LANE_32G_PRESET_CFG12_LANE	=	0x409c
                    40A0   1483 _LANE_32G_PRESET_CFG14_LANE	=	0x40a0
                    40A4   1484 _LANE_32G_PRESET_CFG16_LANE	=	0x40a4
                    2200   1485 _MCU_CONTROL_LANE	=	0x2200
                    2204   1486 _MCU_GPIO	=	0x2204
                    2208   1487 _CACHE_DEBUG0	=	0x2208
                    220C   1488 _CACHE_DEBUG1	=	0x220c
                    2210   1489 _LANE_SYSTEM0	=	0x2210
                    2230   1490 _MCU_STATUS0_LANE	=	0x2230
                    2234   1491 _MCU_STATUS1_LANE	=	0x2234
                    2238   1492 _MCU_STATUS2_LANE	=	0x2238
                    223C   1493 _MCU_STATUS3_LANE	=	0x223c
                    2240   1494 _MCU_INT0_CONTROL	=	0x2240
                    2244   1495 _MCU_INT1_CONTROL	=	0x2244
                    2248   1496 _MCU_INT2_CONTROL	=	0x2248
                    224C   1497 _MCU_INT3_CONTROL	=	0x224c
                    2250   1498 _MCU_INT4_CONTROL	=	0x2250
                    2254   1499 _MCU_INT5_CONTROL	=	0x2254
                    2258   1500 _MCU_INT6_CONTROL	=	0x2258
                    225C   1501 _MCU_INT7_CONTROL	=	0x225c
                    2260   1502 _MCU_INT8_CONTROL	=	0x2260
                    2264   1503 _MCU_INT9_CONTROL	=	0x2264
                    2268   1504 _MCU_INT10_CONTROL	=	0x2268
                    226C   1505 _MCU_INT11_CONTROL	=	0x226c
                    2270   1506 _MCU_INT12_CONTROL	=	0x2270
                    2274   1507 _MCU_TIMER_CONTROL	=	0x2274
                    2278   1508 _MCU_TIMER0_CONTROL	=	0x2278
                    227C   1509 _MCU_TIMER1_CONTROL	=	0x227c
                    2280   1510 _MCU_TIMER2_CONTROL	=	0x2280
                    2284   1511 _MCU_TIMER3_CONTROL	=	0x2284
                    2288   1512 _MCU_IRQ_LANE	=	0x2288
                    228C   1513 _MCU_IRQ_MASK_LANE	=	0x228c
                    2290   1514 _MCU_MEM_REG1_LANE	=	0x2290
                    2294   1515 _MCU_MEM_REG2_LANE	=	0x2294
                    2298   1516 _MCU_TIMER_CTRL_1_LANE	=	0x2298
                    229C   1517 _MCU_TIMER_CTRL_2_LANE	=	0x229c
                    22A0   1518 _MCU_TIMER_CTRL_3_LANE	=	0x22a0
                    22A4   1519 _MCU_TIMER_CTRL_4_LANE	=	0x22a4
                    22A8   1520 _MCU_TIMER_CTRL_5_LANE	=	0x22a8
                    22AC   1521 _MCU_TIMER_CTRL_6_LANE	=	0x22ac
                    22B0   1522 _MCU_TIMER_CTRL_7_LANE	=	0x22b0
                    22B4   1523 _MCU_DEBUG0_LANE	=	0x22b4
                    22B8   1524 _MCU_DEBUG1_LANE	=	0x22b8
                    22BC   1525 _MCU_DEBUG2_LANE	=	0x22bc
                    22C0   1526 _MCU_DEBUG3_LANE	=	0x22c0
                    22C4   1527 _MCU_DEBUG_LANE	=	0x22c4
                    22C8   1528 _EXT_INT_CONTROL	=	0x22c8
                    22CC   1529 _ANA_IF_TRX_REG0	=	0x22cc
                    22D0   1530 _ANA_IF_DFEE_REG0	=	0x22d0
                    22D4   1531 _ANA_IF_DFEO_REG0	=	0x22d4
                    22D8   1532 _MCU_IRQ_ISR_LANE	=	0x22d8
                    22DC   1533 _MCU_WDT_LANE	=	0x22dc
                    22E0   1534 _MCU_INT_CONTROL_13	=	0x22e0
                    22E4   1535 _MCU_COMMAND0	=	0x22e4
                    22F4   1536 _MEM_ECC_ERR_ADDRESS0	=	0x22f4
                    22F8   1537 _XDATA_MEM_CHECKSUM_LANE0	=	0x22f8
                    22FC   1538 _XDATA_MEM_CHECKSUM_LANE1	=	0x22fc
                    2300   1539 _PT_CONTROL0	=	0x2300
                    2304   1540 _PT_CONTROL1	=	0x2304
                    2308   1541 _PT_USER_PATTERN0	=	0x2308
                    230C   1542 _PT_USER_PATTERN1	=	0x230c
                    2310   1543 _PT_USER_PATTERN2	=	0x2310
                    2314   1544 _PT_COUNTER0	=	0x2314
                    2318   1545 _PT_COUNTER1	=	0x2318
                    231C   1546 _PT_COUNTER2	=	0x231c
                    2400   1547 _DFE_CTRL_REG0	=	0x2400
                    2404   1548 _DFE_CTRL_REG1	=	0x2404
                    2408   1549 _DFE_CTRL_REG2	=	0x2408
                    240C   1550 _DFE_CTRL_REG3	=	0x240c
                    2410   1551 _RX_EQ_CLK_CTRL	=	0x2410
                    2414   1552 _DFE_CTRL_REG4	=	0x2414
                    2418   1553 _DFE_ANA_REG0	=	0x2418
                    241C   1554 _DFE_ANA_REG1	=	0x241c
                    2420   1555 _DFE_STEP_REG0	=	0x2420
                    2424   1556 _DFE_STEP_REG1	=	0x2424
                    2430   1557 _DFE_FEN_EVEN_REG	=	0x2430
                    2434   1558 _DFE_FEN_ODD_REG	=	0x2434
                    2438   1559 _DFE_DC_EVEN_REG8	=	0x2438
                    243C   1560 _DFE_DC_ODD_REG8	=	0x243c
                    2440   1561 _DFE_FEXT_EVEN_REG0	=	0x2440
                    2444   1562 _DFE_FEXT_EVEN_REG1	=	0x2444
                    2448   1563 _DFE_FEXT_EVEN_REG2	=	0x2448
                    244C   1564 _DFE_FEXT_EVEN_REG3	=	0x244c
                    2450   1565 _DFE_FEXT_EVEN_REG4	=	0x2450
                    2454   1566 _DFE_FEXT_EVEN_REG5	=	0x2454
                    2458   1567 _DFE_FEXT_EVEN_REG6	=	0x2458
                    245C   1568 _DFE_FEXT_EVEN_REG7	=	0x245c
                    2460   1569 _DFE_FEXT_ODD_REG0	=	0x2460
                    2464   1570 _DFE_FEXT_ODD_REG1	=	0x2464
                    2468   1571 _DFE_FEXT_ODD_REG2	=	0x2468
                    246C   1572 _DFE_FEXT_ODD_REG3	=	0x246c
                    2470   1573 _DFE_FEXT_ODD_REG4	=	0x2470
                    2474   1574 _DFE_FEXT_ODD_REG5	=	0x2474
                    2478   1575 _DFE_FEXT_ODD_REG6	=	0x2478
                    247C   1576 _DFE_FEXT_ODD_REG7	=	0x247c
                    2480   1577 _DFE_READ_EVEN_SM_REG0	=	0x2480
                    2484   1578 _DFE_READ_EVEN_SM_REG1	=	0x2484
                    2488   1579 _DFE_READ_EVEN_SM_REG2	=	0x2488
                    248C   1580 _DFE_READ_EVEN_SM_REG3	=	0x248c
                    2490   1581 _DFE_READ_EVEN_SM_REG4	=	0x2490
                    2494   1582 _DFE_READ_EVEN_SM_REG5	=	0x2494
                    2498   1583 _DFE_READ_EVEN_SM_REG6	=	0x2498
                    249C   1584 _DFE_READ_EVEN_SM_REG7	=	0x249c
                    24A0   1585 _DFE_READ_ODD_SM_REG0	=	0x24a0
                    24A4   1586 _DFE_READ_ODD_SM_REG1	=	0x24a4
                    24A8   1587 _DFE_READ_ODD_SM_REG2	=	0x24a8
                    24AC   1588 _DFE_READ_ODD_SM_REG3	=	0x24ac
                    24B0   1589 _DFE_READ_ODD_SM_REG4	=	0x24b0
                    24B4   1590 _DFE_READ_ODD_SM_REG5	=	0x24b4
                    24B8   1591 _DFE_READ_ODD_SM_REG6	=	0x24b8
                    24BC   1592 _DFE_READ_ODD_SM_REG7	=	0x24bc
                    24C0   1593 _DFE_READ_EVEN_SM_REG8	=	0x24c0
                    24C4   1594 _DFE_READ_ODD_SM_REG8	=	0x24c4
                    24D0   1595 _DFE_READ_EVEN_2C_REG0	=	0x24d0
                    24D4   1596 _DFE_READ_EVEN_2C_REG1	=	0x24d4
                    24D8   1597 _DFE_READ_EVEN_2C_REG2	=	0x24d8
                    24DC   1598 _DFE_READ_EVEN_2C_REG3	=	0x24dc
                    24E0   1599 _DFE_READ_EVEN_2C_REG4	=	0x24e0
                    24E4   1600 _DFE_READ_EVEN_2C_REG5	=	0x24e4
                    24E8   1601 _DFE_READ_EVEN_2C_REG6	=	0x24e8
                    24EC   1602 _DFE_READ_EVEN_2C_REG7	=	0x24ec
                    24F0   1603 _DFE_READ_ODD_2C_REG0	=	0x24f0
                    24F4   1604 _DFE_READ_ODD_2C_REG1	=	0x24f4
                    24F8   1605 _DFE_READ_ODD_2C_REG2	=	0x24f8
                    24FC   1606 _DFE_READ_ODD_2C_REG3	=	0x24fc
                    2500   1607 _DFE_READ_ODD_2C_REG4	=	0x2500
                    2504   1608 _DFE_READ_ODD_2C_REG5	=	0x2504
                    2508   1609 _DFE_READ_ODD_2C_REG6	=	0x2508
                    250C   1610 _DFE_READ_ODD_2C_REG7	=	0x250c
                    2510   1611 _DFE_READ_EVEN_2C_REG8	=	0x2510
                    2514   1612 _DFE_READ_ODD_2C_REG8	=	0x2514
                    2518   1613 _CAL_OFST_REG0	=	0x2518
                    251C   1614 _CAL_OFST_REG1	=	0x251c
                    2520   1615 _CAL_OFST_REG2	=	0x2520
                    2530   1616 _DFE_DCE_REG0	=	0x2530
                    2540   1617 _DFE_STATIC_LANE_REG0	=	0x2540
                    2544   1618 _DFE_STATIC_LANE_REG1	=	0x2544
                    2548   1619 _DFE_STATIC_LANE_REG3	=	0x2548
                    254C   1620 _DFE_STATIC_LANE_REG4	=	0x254c
                    2550   1621 _DFE_STATIC_LANE_REG5	=	0x2550
                    2554   1622 _DFE_STATIC_LANE_REG6	=	0x2554
                    2560   1623 _EOM_VLD_REG0	=	0x2560
                    2564   1624 _EOM_VLD_REG1	=	0x2564
                    2568   1625 _EOM_VLD_REG2	=	0x2568
                    256C   1626 _EOM_VLD_REG3	=	0x256c
                    2570   1627 _EOM_ERR_REG0	=	0x2570
                    2574   1628 _EOM_ERR_REG1	=	0x2574
                    2578   1629 _EOM_ERR_REG2	=	0x2578
                    257C   1630 _EOM_ERR_REG3	=	0x257c
                    2580   1631 _EOM_REG0	=	0x2580
                    25F0   1632 _EOM_VLD_REG4	=	0x25f0
                    25F4   1633 _LANE_MARGIN_REG0	=	0x25f4
                    6000   1634 _CAL_CTRL1_LANE	=	0x6000
                    6004   1635 _CAL_CTRL2_LANE	=	0x6004
                    6008   1636 _CAL_CTRL3_LANE	=	0x6008
                    600C   1637 _CAL_CTRL4_LANE	=	0x600c
                    6010   1638 _CAL_SAVE_DATA1_LANE	=	0x6010
                    6014   1639 _CAL_SAVE_DATA2_LANE	=	0x6014
                    6018   1640 _CAL_SAVE_DATA3_LANE	=	0x6018
                    601C   1641 _PHY_REMOTE_CTRL_COMMAND_LANE	=	0x601c
                    6020   1642 _PHY_REMOTE_CTRL_VALUE_LANE	=	0x6020
                    6024   1643 _PHY_LOCAL_VALUE_LANE	=	0x6024
                    6028   1644 _TRX_TRAIN_IF_TIMERS1_LANE	=	0x6028
                    602C   1645 _TRX_TRAIN_IF_TIMERS2_LANE	=	0x602c
                    6030   1646 _TRX_TRAIN_IF_TIMERS_ENABLE_LANE	=	0x6030
                    6034   1647 _DFE_CONTROL_0	=	0x6034
                    6038   1648 _DFE_CONTROL_1	=	0x6038
                    6040   1649 _DFE_CONTROL_2	=	0x6040
                    6044   1650 _DFE_CONTROL_3	=	0x6044
                    6048   1651 _DFE_CONTROL_4	=	0x6048
                    604C   1652 _DFE_CONTROL_5	=	0x604c
                    6050   1653 _TRAIN_CONTROL_0	=	0x6050
                    6054   1654 _TRAIN_CONTROL_1	=	0x6054
                    6058   1655 _TRAIN_CONTROL_2	=	0x6058
                    605C   1656 _RPTA_CONFIG_0	=	0x605c
                    6060   1657 _RPTA_CONFIG_1	=	0x6060
                    6064   1658 _DLL_CAL	=	0x6064
                    6068   1659 _TRAIN_PARA_0	=	0x6068
                    606C   1660 _TRAIN_PARA_1	=	0x606c
                    6070   1661 _TRAIN_PARA_2	=	0x6070
                    6074   1662 _TRAIN_PARA_3	=	0x6074
                    6078   1663 _DFE_CONTROL_6	=	0x6078
                    607C   1664 _DFE_TEST_0	=	0x607c
                    6080   1665 _DFE_TEST_1	=	0x6080
                    6084   1666 _DFE_TEST_4	=	0x6084
                    6088   1667 _DFE_TEST_5	=	0x6088
                    608C   1668 _DFE_CONTROL_7	=	0x608c
                    6090   1669 _DFE_CONTROL_8	=	0x6090
                    6094   1670 _DFE_CONTROL_9	=	0x6094
                    6098   1671 _DFE_CONTROL_10	=	0x6098
                    609C   1672 _DFE_CONTROL_11	=	0x609c
                    60A0   1673 _CDS_CTRL_REG0	=	0x60a0
                    60A4   1674 _CDS_CTRL_REG1	=	0x60a4
                    60A8   1675 _ESM_POP_P_CNT_LOW_LANE	=	0x60a8
                    60AC   1676 _ESM_ERR_P_CNT_LOW_LANE	=	0x60ac
                    60B0   1677 _ESM_ERR_POP_CNT_HIGH_LANE	=	0x60b0
                    60B4   1678 _TRAIN_CONTROL_3	=	0x60b4
                    60B8   1679 _TRAIN_CONTROL_4	=	0x60b8
                    60BC   1680 _TRAIN_CONTROL_5	=	0x60bc
                    60C0   1681 _TRAIN_CONTROL_6	=	0x60c0
                    60C4   1682 _TRAIN_CONTROL_7	=	0x60c4
                    60C8   1683 _TRAIN_CONTROL_8	=	0x60c8
                    60CC   1684 _TRAIN_CONTROL_9	=	0x60cc
                    60D0   1685 _TRAIN_CONTROL_10	=	0x60d0
                    60D4   1686 _TRAIN_CONTROL_11	=	0x60d4
                    60D8   1687 _TRAIN_CONTROL_12	=	0x60d8
                    60DC   1688 _ESM_POP_N_CNT_LOW_LANE	=	0x60dc
                    60E0   1689 _ESM_ERR_N_CNT_LOW_LANE	=	0x60e0
                    60E4   1690 _TRAIN_CONTROL_13	=	0x60e4
                    60E8   1691 _TRAIN_CONTROL_14	=	0x60e8
                    60EC   1692 _TRAIN_CONTROL_15	=	0x60ec
                    60F0   1693 _TRAIN_CONTROL_16	=	0x60f0
                    60F4   1694 _TRAIN_CONTROL_17	=	0x60f4
                    60F8   1695 _END_XDAT_LANE	=	0x60f8
                    A000   1696 _TX_CMN_REG	=	0xa000
                    A008   1697 _DTX_REG0	=	0xa008
                    A00C   1698 _DTX_REG1	=	0xa00c
                    A010   1699 _DTX_REG2	=	0xa010
                    A014   1700 _DTX_REG3	=	0xa014
                    A018   1701 _DTX_REG4	=	0xa018
                    A01C   1702 _DTX_PHY_ALIGN_REG0	=	0xa01c
                    A024   1703 _DTX_PHY_ALIGN_REG1	=	0xa024
                    A028   1704 _DTX_PHY_ALIGN_REG2	=	0xa028
                    A02C   1705 _SRIS_REG0	=	0xa02c
                    A030   1706 _SRIS_REG1	=	0xa030
                    A100   1707 _RX_CMN_0	=	0xa100
                    A110   1708 _DFE_STATIC_REG0	=	0xa110
                    A114   1709 _DFE_STATIC_REG1	=	0xa114
                    A118   1710 _DFE_STATIC_REG3	=	0xa118
                    A11C   1711 _DFE_STATIC_REG4	=	0xa11c
                    A120   1712 _DFE_STATIC_REG5	=	0xa120
                    A124   1713 _DFE_STATIC_REG6	=	0xa124
                    4200   1714 _GLOB_RST_CLK_CTRL	=	0x4200
                    4204   1715 _GLOB_CLK_SRC_LO	=	0x4204
                    4208   1716 _GLOB_CLK_SRC_HI	=	0x4208
                    420C   1717 _GLOB_MISC_CTRL	=	0x420c
                    4210   1718 _GLOB_DP_SAL_CFG	=	0x4210
                    4214   1719 _GLOB_DP_SAL_CFG1	=	0x4214
                    4218   1720 _GLOB_DP_SAL_CFG3	=	0x4218
                    421C   1721 _GLOB_DP_SAL_CFG5	=	0x421c
                    4220   1722 _GLOB_PM_CFG0	=	0x4220
                    4224   1723 _GLOB_COUNTER_CTRL	=	0x4224
                    4228   1724 _GLOB_COUNTER_HI	=	0x4228
                    422C   1725 _GLOB_PM_DP_CTRL	=	0x422c
                    4230   1726 _GLOB_DP_BAL_CFG0	=	0x4230
                    4234   1727 _GLOB_DP_BAL_CFG2	=	0x4234
                    4238   1728 _GLOB_DP_BAL_CFG4	=	0x4238
                    423C   1729 _GLOB_BIST_CTRL	=	0x423c
                    4240   1730 _GLOB_BIST_LANE_TYPE	=	0x4240
                    4244   1731 _GLOB_BIST_START	=	0x4244
                    4248   1732 _GLOB_BIST_MASK	=	0x4248
                    424C   1733 _GLOB_BIST_RESULT	=	0x424c
                    4250   1734 _GLOB_BIST_SEQR_CFG	=	0x4250
                    4254   1735 _GLOB_BIST_DATA_HI	=	0x4254
                    4258   1736 _GLOB_PIPE_REVISION	=	0x4258
                    425C   1737 _GLOB_L1_SUBSTATES_CFG	=	0x425c
                    A200   1738 _MCU_CONTROL_0	=	0xa200
                    A204   1739 _MCU_CONTROL_1	=	0xa204
                    A208   1740 _MCU_CONTROL_2	=	0xa208
                    A20C   1741 _MCU_CONTROL_3	=	0xa20c
                    A210   1742 _MCU_CONTROL_4	=	0xa210
                    A214   1743 _MCU_DEBUG0	=	0xa214
                    A218   1744 _MCU_DEBUG1	=	0xa218
                    A21C   1745 _MEMORY_CONTROL_0	=	0xa21c
                    A220   1746 _MEMORY_CONTROL_1	=	0xa220
                    A224   1747 _MEMORY_CONTROL_2	=	0xa224
                    A228   1748 _MEMORY_CONTROL_3	=	0xa228
                    A22C   1749 _MEMORY_CONTROL_4	=	0xa22c
                    A234   1750 _MCU_INFO_0	=	0xa234
                    A238   1751 _MCU_INFO_1	=	0xa238
                    A23C   1752 _MCU_INFO_2	=	0xa23c
                    A240   1753 _MCU_INFO_3	=	0xa240
                    A244   1754 _MEM_CMN_ECC_ERR_ADDRESS0	=	0xa244
                    A2E0   1755 _ANA_IF_CMN_REG1	=	0xa2e0
                    A2E4   1756 _MEM_IRQ	=	0xa2e4
                    A2E8   1757 _MEM_IRQ_MASK	=	0xa2e8
                    A2EC   1758 _ANA_IF_CMN_REG0	=	0xa2ec
                    A2F0   1759 _APB_CONTROL_REG	=	0xa2f0
                    A2F4   1760 _MEM_IRQ_CLEAR	=	0xa2f4
                    A2F8   1761 _MCU_SYNC1	=	0xa2f8
                    A2FC   1762 _MCU_SYNC2	=	0xa2fc
                    A300   1763 _TEST0	=	0xa300
                    A304   1764 _TEST1	=	0xa304
                    A308   1765 _TEST2	=	0xa308
                    A30C   1766 _TEST3	=	0xa30c
                    A310   1767 _TEST4	=	0xa310
                    A314   1768 _SYSTEM	=	0xa314
                    A318   1769 _PM_CMN_REG1	=	0xa318
                    A31C   1770 _INPUT_CMN_PIN_REG0	=	0xa31c
                    A320   1771 _INPUT_CMN_PIN_REG1	=	0xa320
                    A324   1772 _INPUT_CMN_PIN_REG2	=	0xa324
                    A328   1773 _ANA_TSEN_CONTROL	=	0xa328
                    A32C   1774 _PLLCAL_REG0	=	0xa32c
                    A330   1775 _PLLCAL_REG1	=	0xa330
                    A334   1776 _CLKGEN_CMN_REG1	=	0xa334
                    A338   1777 _SPD_CMN_REG1	=	0xa338
                    A33C   1778 _OUTPUT_CMN_PIN_REG0	=	0xa33c
                    A340   1779 _CMN_CALIBRATION	=	0xa340
                    A344   1780 __FIELDNAME_	=	0xa344
                    A348   1781 _INPUT_CMN_PIN_REG3	=	0xa348
                    A34C   1782 _PM_CMN_REG2	=	0xa34c
                    A354   1783 _TEST5	=	0xa354
                    A358   1784 _XDATA_MEM_CHECKSUM_CMN_0	=	0xa358
                    A35C   1785 _XDATA_MEM_CHECKSUM_CMN_1	=	0xa35c
                    A360   1786 _XDATA_MEM_CHECKSUM_CMN_2	=	0xa360
                    A364   1787 _MCU_SDT_CMN	=	0xa364
                    A368   1788 _CMN_CACHE_DEBUG0	=	0xa368
                    A36C   1789 _MCU_INT_ADDR	=	0xa36c
                    A370   1790 _CMN_ISR_2	=	0xa370
                    A374   1791 _CMN_ISR_MASK_2	=	0xa374
                    A378   1792 _CMN_ISR_CLEAR_2	=	0xa378
                    A37C   1793 _CMN_MCU_GPIO	=	0xa37c
                    A380   1794 _CMN_CACHE_DEBUG1	=	0xa380
                    A384   1795 _CMN_MCU_TIMER_CONTROL	=	0xa384
                    A388   1796 _CMN_MCU_TIMER_CTRL_2_LANE	=	0xa388
                    A38C   1797 _CMN_MCU_TIMER_CTRL_3_LANE	=	0xa38c
                    A390   1798 _CMN_MCU_TIMER_CTRL_4_LANE	=	0xa390
                    A394   1799 _CMN_MCU_TIMER_CTRL_5_LANE	=	0xa394
                    A398   1800 _CMN_MCU_TIMER0_CONTROL	=	0xa398
                    A39C   1801 _CMN_MCU_TIMER1_CONTROL	=	0xa39c
                    A3A0   1802 _CMN_MCU_TIMER2_CONTROL	=	0xa3a0
                    A3A4   1803 _CMN_MCU_TIMER3_CONTROL	=	0xa3a4
                    A3A8   1804 _CMN_ISR_1	=	0xa3a8
                    A3AC   1805 _CMN_ISR_MASK_1	=	0xa3ac
                    A3B0   1806 _SET_LANE_ISR	=	0xa3b0
                    A3F4   1807 _CMN_MCU_REG	=	0xa3f4
                    A3F8   1808 _CID_REG0	=	0xa3f8
                    A3FC   1809 _CID_REG1	=	0xa3fc
                    E600   1810 _FW_REV	=	0xe600
                    E604   1811 _CONTROL_CONFIG0	=	0xe604
                    E608   1812 _CONTROL_CONFIG1	=	0xe608
                    E60C   1813 _CONTROL_CONFIG2	=	0xe60c
                    E610   1814 _CONTROL_CONFIG3	=	0xe610
                    E614   1815 _CONTROL_CONFIG4	=	0xe614
                    E618   1816 _CONTROL_CONFIG5	=	0xe618
                    E61C   1817 _CONTROL_CONFIG6	=	0xe61c
                    E620   1818 _CONTROL_CONFIG7	=	0xe620
                    E624   1819 _CAL_DATA0	=	0xe624
                    E628   1820 _TRAIN_IF_CONFIG	=	0xe628
                    E62C   1821 _CONTROL_CONFIG8	=	0xe62c
                    E630   1822 _CONTROL_CONFIG9	=	0xe630
                    E634   1823 _CON_CAL_STEP_SIZE1	=	0xe634
                    E638   1824 _CON_CAL_STEP_SIZE2	=	0xe638
                    E63C   1825 _CON_CAL_STEP_SIZE3	=	0xe63c
                    E640   1826 _CON_CAL_STEP_SIZE4	=	0xe640
                    E644   1827 _CON_CAL_STEP_SIZE5	=	0xe644
                    E648   1828 _CAL_TIME_OUT_AND_DIS	=	0xe648
                    E64C   1829 _CAL_STATUS_READ	=	0xe64c
                    E650   1830 _MCU_CONFIG	=	0xe650
                    E654   1831 _CAL_DATA1	=	0xe654
                    E658   1832 _LOOP_CNTS	=	0xe658
                    E65C   1833 _MCU_CONFIG1	=	0xe65c
                    E660   1834 _TIMER_SEL1	=	0xe660
                    E664   1835 _TIMER_SEL2	=	0xe664
                    E668   1836 _TIMER_SEL3	=	0xe668
                    E66C   1837 _G_SELLV_TXCLK	=	0xe66c
                    E670   1838 _G_SELLV_TXDATA	=	0xe670
                    E674   1839 _G_SELLV_TXPRE	=	0xe674
                    E678   1840 _G_SELLV_RXEOMCLK	=	0xe678
                    E67C   1841 _G_SELLV_RXDATACLK	=	0xe67c
                    E680   1842 _G_SELLV_RXSAMPLER	=	0xe680
                    E684   1843 _SAS_PRESET0_TB	=	0xe684
                    E688   1844 _SAS_PRESET1_TB	=	0xe688
                    E68C   1845 _SAS_PRESET2_TB	=	0xe68c
                    E690   1846 _ETH_PRESET0_TB	=	0xe690
                    E694   1847 _ETH_PRESET1_TB	=	0xe694
                    E698   1848 _TX_SAVE_0	=	0xe698
                    E69C   1849 _TX_SAVE_1	=	0xe69c
                    E6A0   1850 _TX_SAVE_2	=	0xe6a0
                    E6A4   1851 _TX_SAVE_3	=	0xe6a4
                    E6A8   1852 _TX_SAVE_4	=	0xe6a8
                    E6AC   1853 _CDS_EYE_CLK_THR	=	0xe6ac
                    E6B0   1854 _SYNC_INFO	=	0xe6b0
                    E6B4   1855 _MCU_INFO_4	=	0xe6b4
                    E6B8   1856 _MCU_INFO_5	=	0xe6b8
                    E6BC   1857 _MCU_INFO_12	=	0xe6bc
                    E6C0   1858 _MCU_INFO_13	=	0xe6c0
                    E6C4   1859 _END_XDAT_CMN	=	0xe6c4
                    2600   1860 _DME_ENC_REG0	=	0x2600
                    2604   1861 _DME_ENC_REG1	=	0x2604
                    2608   1862 _DME_ENC_REG2	=	0x2608
                    260C   1863 _DME_DEC_REG0	=	0x260c
                    2610   1864 _DME_DEC_REG1	=	0x2610
                    2614   1865 _TX_TRAIN_IF_REG0	=	0x2614
                    2618   1866 _TX_TRAIN_IF_REG1	=	0x2618
                    261C   1867 _TX_TRAIN_IF_REG2	=	0x261c
                    2620   1868 _TX_TRAIN_IF_REG3	=	0x2620
                    2624   1869 _TX_TRAIN_PATTTERN_REG0	=	0x2624
                    2628   1870 _TX_TRAIN_DRIVER_REG0	=	0x2628
                    262C   1871 _TX_TRAIN_DRIVER_REG1	=	0x262c
                    2630   1872 _TX_TRAIN_DRIVER_REG2	=	0x2630
                    2634   1873 _TX_TRAIN_DEFAULT_REG0	=	0x2634
                    2638   1874 _TX_TRAIN_DEFAULT_REG1	=	0x2638
                    263C   1875 _TX_TRAIN_DEFAULT_REG2	=	0x263c
                    2640   1876 _TX_TRAIN_DEFAULT_REG3	=	0x2640
                    2644   1877 _TX_TRAIN_DEFAULT_REG4	=	0x2644
                    2648   1878 _TX_TRAIN_DEFAULT_REG5	=	0x2648
                    264C   1879 _TX_EMPH_CTRL_REG0	=	0x264c
                    2650   1880 _LINK_TRAIN_MODE0	=	0x2650
                    2654   1881 _TX_DRV_RD_OUT_REG0	=	0x2654
                    2658   1882 _TX_AMP_CTRL_REG0	=	0x2658
                    265C   1883 _TRX_TRAIN_IF_INTERRUPT_LANE	=	0x265c
                    2660   1884 _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE	=	0x2660
                    2664   1885 _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE	=	0x2664
                    2668   1886 _TX_TRAIN_IF_REG4	=	0x2668
                    266C   1887 _TX_TRAIN_IF_REG5	=	0x266c
                    2670   1888 _TX_TRAIN_IF_REG6	=	0x2670
                    2674   1889 _TX_TRAIN_IF_REG7	=	0x2674
                    2678   1890 _TX_TRAIN_CTRL_LANE	=	0x2678
                    267C   1891 _TX_TRAIN_IF_REG8	=	0x267c
                    6100   1892 _DFE_READ_EVEN_REG0	=	0x6100
                    6104   1893 _DFE_READ_EVEN_REG1	=	0x6104
                    6108   1894 _DFE_READ_EVEN_REG2	=	0x6108
                    610C   1895 _DFE_READ_EVEN_REG3	=	0x610c
                    6110   1896 _DFE_READ_EVEN_REG4	=	0x6110
                    6114   1897 _DFE_READ_EVEN_REG5	=	0x6114
                    6118   1898 _DFE_READ_EVEN_REG6	=	0x6118
                    611C   1899 _DFE_READ_EVEN_REG7	=	0x611c
                    6120   1900 _DFE_READ_ODD_REG0	=	0x6120
                    6124   1901 _DFE_READ_ODD_REG1	=	0x6124
                    6128   1902 _DFE_READ_ODD_REG2	=	0x6128
                    612C   1903 _DFE_READ_ODD_REG3	=	0x612c
                    6130   1904 _DFE_READ_ODD_REG4	=	0x6130
                    6134   1905 _DFE_READ_ODD_REG5	=	0x6134
                    6138   1906 _DFE_READ_ODD_REG6	=	0x6138
                    613C   1907 _DFE_READ_ODD_REG7	=	0x613c
                    6140   1908 _DFE_READ_EVEN_REG8	=	0x6140
                    6144   1909 _DFE_READ_ODD_REG8	=	0x6144
                    6148   1910 _DFE_READ_F0A_EVEN	=	0x6148
                    614C   1911 _DFE_READ_F0A_ODD	=	0x614c
                    6150   1912 _DFE_READ_F0B_EVEN	=	0x6150
                    6154   1913 _DFE_READ_F0B_ODD	=	0x6154
                    6158   1914 _DFE_READ_F0D_EVEN	=	0x6158
                    615C   1915 _DFE_READ_F0D_ODD	=	0x615c
                    6160   1916 _DFE_READ_F0D_LEFT_EVEN	=	0x6160
                    6164   1917 _DFE_READ_F0D_LEFT_ODD	=	0x6164
                    6168   1918 _DFE_READ_F0D_RIGHT_EVEN	=	0x6168
                    616C   1919 _DFE_READ_F0D_RIGHT_ODD	=	0x616c
                    6170   1920 _CDS_READ_MISC0	=	0x6170
                    6174   1921 _CDS_READ_MISC1	=	0x6174
                    6214   1922 _TXTRAIN_IF_REG0	=	0x6214
                    E000   1923 _lc_speedtable	=	0xe000
                    E1C0   1924 _ring_speedtable	=	0xe1c0
                    E5C0   1925 _phy_mode_cmn_table	=	0xe5c0
                    6300   1926 _max_gen	=	0x6300
                    6301   1927 _min_gen	=	0x6301
                    6304   1928 _speedtable	=	0x6304
                    65D4   1929 _phy_mode_lane_table	=	0x65d4
                    60B4   1930 _rc_save	=	0x60b4
                    60D0   1931 _txffe_save	=	0x60d0
                    60E4   1932 _phase_save	=	0x60e4
                    6030   1933 _train_gn1_index	=	0x6030
                    6031   1934 _train_g1_index	=	0x6031
                    6032   1935 _train_g0_index	=	0x6032
                    E6B0   1936 _local_tx_preset_tb	=	0xe6b0
                    E5C1   1937 _cmx_cal_lcvco_dac	=	0xe5c1
                    E5C1   1938 _cmx_cal_lcvco_dac_lsb	=	0xe5c1
                    E5C4   1939 _cmx_cal_lcvco_dac_msb	=	0xe5c4
                    E5CA   1940 _cmx_cal_lccap_msb	=	0xe5ca
                    E5C8   1941 _cmx_cal_lccap_lsb	=	0xe5c8
                    E5CC   1942 _cmx_cal_plldcc	=	0xe5cc
                    E5D0   1943 _cmx_cal_pll_speed_ring	=	0xe5d0
                    E5D4   1944 _cmx_cal_pll_sllp_dac_coarse_ring	=	0xe5d4
                    E5D8   1945 _cmx_cal_sllp_dac_fine_ring	=	0xe5d8
                    65D4   1946 _lnx_cal_txdcc_pdiv	=	0x65d4
                    65D8   1947 _lnx_cal_txdcc_pdiv_hg	=	0x65d8
                    65DA   1948 _lnx_cal_txdcc	=	0x65da
                    65DE   1949 _lnx_cal_txdcc_hg	=	0x65de
                    65E0   1950 _lnx_cal_rxdcc_dll	=	0x65e0
                    65E4   1951 _lnx_cal_rxdcc_dll_hg	=	0x65e4
                    65E6   1952 _lnx_cal_rxdcc_data	=	0x65e6
                    65F0   1953 _lnx_cal_rxdcc_data_hg	=	0x65f0
                    65F5   1954 _lnx_cal_rxdcc_eom	=	0x65f5
                    65FF   1955 _lnx_cal_rxdcc_eom_hg	=	0x65ff
                    6604   1956 _lnx_cal_dll_gmsel	=	0x6604
                    6606   1957 _lnx_cal_vdda_dll_sel	=	0x6606
                    660A   1958 _lnx_cal_dll_eom_gmsel	=	0x660a
                    660C   1959 _lnx_cal_vdda_dll_eom_sel	=	0x660c
                    6610   1960 _lnx_cal_eom_dpher	=	0x6610
                    6612   1961 _lnx_cal_align90_dummy_clk	=	0x6612
                    661A   1962 _lnx_cal_align90_dac	=	0x661a
                    6622   1963 _lnx_cal_align90_gm	=	0x6622
                    662A   1964 _lnx_cal_sellv_txdata	=	0x662a
                    6634   1965 _lnx_cal_sellv_txclk	=	0x6634
                    663E   1966 _lnx_cal_sellv_rxdataclk	=	0x663e
                    6648   1967 _lnx_cal_sellv_txpre	=	0x6648
                    6652   1968 _lnx_cal_sellv_rxsampler	=	0x6652
                    665C   1969 _lnx_cal_sellv_rxeomclk	=	0x665c
                    6666   1970 _lnx_spdoft_tx_preset_index_lane	=	0x6666
                    6490   1971 _lnx_calx_txdcc_pdiv	=	0x6490
                    6496   1972 _lnx_calx_txdcc_pdiv_hg	=	0x6496
                    6499   1973 _lnx_calx_txdcc	=	0x6499
                    649F   1974 _lnx_calx_txdcc_hg	=	0x649f
                    64A2   1975 _lnx_calx_rxdcc_dll	=	0x64a2
                    64A8   1976 _lnx_calx_rxdcc_dll_hg	=	0x64a8
                    64AB   1977 _lnx_calx_dll_gmsel	=	0x64ab
                    64AE   1978 _lnx_calx_vdda_dll_sel	=	0x64ae
                    64B4   1979 _lnx_calx_dll_eom_gmsel	=	0x64b4
                    64B7   1980 _lnx_calx_vdda_dll_eom_sel	=	0x64b7
                    64BD   1981 _lnx_calx_eom_dpher	=	0x64bd
                    64C0   1982 _lnx_calx_align90_dummy_clk	=	0x64c0
                    64CC   1983 _lnx_calx_align90_dac	=	0x64cc
                    64D8   1984 _lnx_calx_align90_gm	=	0x64d8
                    6100   1985 _cds28	=	0x6100
                    6178   1986 _dfe_sm	=	0x6178
                    61B8   1987 _dfe_sm_dc	=	0x61b8
                    61C0   1988 _dfe_sm_save	=	0x61c0
                    03FC   1989 _UPHY_ANAREG_REV_0	=	0x03fc
                    E684   1990 _tx_tb	=	0xe684
                    E698   1991 _train_save_tb	=	0xe698
                    607C   1992 _sq_thrs_ratio_tb	=	0x607c
                           1993 ;--------------------------------------------------------
                           1994 ; absolute external ram data
                           1995 ;--------------------------------------------------------
                           1996 	.area XABS    (ABS,XDATA)
                           1997 ;--------------------------------------------------------
                           1998 ; external initialized ram data
                           1999 ;--------------------------------------------------------
                           2000 	.area HOME    (CODE)
                           2001 	.area GSINIT0 (CODE)
                           2002 	.area GSINIT1 (CODE)
                           2003 	.area GSINIT2 (CODE)
                           2004 	.area GSINIT3 (CODE)
                           2005 	.area GSINIT4 (CODE)
                           2006 	.area GSINIT5 (CODE)
                           2007 	.area GSINIT  (CODE)
                           2008 	.area GSFINAL (CODE)
                           2009 	.area CSEG    (CODE)
                           2010 ;--------------------------------------------------------
                           2011 ; global & static initialisations
                           2012 ;--------------------------------------------------------
                           2013 	.area HOME    (CODE)
                           2014 	.area GSINIT  (CODE)
                           2015 	.area GSFINAL (CODE)
                           2016 	.area GSINIT  (CODE)
                           2017 ;--------------------------------------------------------
                           2018 ; Home
                           2019 ;--------------------------------------------------------
                           2020 	.area HOME    (CODE)
                           2021 	.area HOME    (CODE)
                           2022 ;--------------------------------------------------------
                           2023 ; code
                           2024 ;--------------------------------------------------------
                           2025 	.area BANK2   (CODE)
                           2026 ;------------------------------------------------------------
                           2027 ;Allocation info for local variables in function 'set_txdata'
                           2028 ;------------------------------------------------------------
                           2029 ;val                       Allocated to registers r2 
                           2030 ;------------------------------------------------------------
                           2031 ;	../../shared/src/txdetect_cal.c:74: void set_txdata(uint8_t val) BANKING_CTRL {
                           2032 ;	-----------------------------------------
                           2033 ;	 function set_txdata
                           2034 ;	-----------------------------------------
   0000                    2035 _set_txdata:
                    0002   2036 	ar2 = 0x02
                    0003   2037 	ar3 = 0x03
                    0004   2038 	ar4 = 0x04
                    0005   2039 	ar5 = 0x05
                    0006   2040 	ar6 = 0x06
                    0007   2041 	ar7 = 0x07
                    0000   2042 	ar0 = 0x00
                    0001   2043 	ar1 = 0x01
   0000 AA 82              2044 	mov	r2,dpl
                           2045 ;	../../shared/src/txdetect_cal.c:76: switch(mcuid) {
   0002 90 22 00           2046 	mov	dptr,#_MCU_CONTROL_LANE
   0005 E0                 2047 	movx	a,@dptr
   0006 FB                 2048 	mov	r3,a
   0007 60 05              2049 	jz	00101$
                           2050 ;	../../shared/src/txdetect_cal.c:77: case MCU_LANE0: 
   0009 BB 01 21           2051 	cjne	r3,#0x01,00103$
   000C 80 11              2052 	sjmp	00102$
   000E                    2053 00101$:
                           2054 ;	../../shared/src/txdetect_cal.c:78: SELLV_TXDATA_CH0 = val; break;	
   000E 90 82 78           2055 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_158
   0011 EA                 2056 	mov	a,r2
   0012 C4                 2057 	swap	a
   0013 54 F0              2058 	anl	a,#(0xf0&0xf0)
   0015 F5 F0              2059 	mov	b,a
   0017 E0                 2060 	movx	a,@dptr
   0018 54 0F              2061 	anl	a,#0x0f
   001A 45 F0              2062 	orl	a,b
   001C F0                 2063 	movx	@dptr,a
                           2064 ;	../../shared/src/txdetect_cal.c:79: case MCU_LANE1: 
   001D 80 0E              2065 	sjmp	00103$
   001F                    2066 00102$:
                           2067 ;	../../shared/src/txdetect_cal.c:80: SELLV_TXDATA_CH1 = val; break;		
   001F 90 82 78           2068 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_158
   0022 EA                 2069 	mov	a,r2
   0023 54 0F              2070 	anl	a,#0x0f
   0025 F5 F0              2071 	mov	b,a
   0027 E0                 2072 	movx	a,@dptr
   0028 54 F0              2073 	anl	a,#0xf0
   002A 45 F0              2074 	orl	a,b
   002C F0                 2075 	movx	@dptr,a
                           2076 ;	../../shared/src/txdetect_cal.c:87: }
   002D                    2077 00103$:
                           2078 ;	../../shared/src/txdetect_cal.c:89: TXDCC_CLK = 1;	delay01(20);
   002D 90 02 20           2079 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_136
   0030 E0                 2080 	movx	a,@dptr
   0031 44 01              2081 	orl	a,#0x01
   0033 F0                 2082 	movx	@dptr,a
   0034 90 00 14           2083 	mov	dptr,#0x0014
   0037 78r00              2084 	mov	r0,#_delay01
   0039 79s00              2085 	mov	r1,#(_delay01 >> 8)
   003B 7As00              2086 	mov	r2,#(_delay01 >> 16)
   003D 12s00r00           2087 	lcall	__sdcc_banked_call
                           2088 ;	../../shared/src/txdetect_cal.c:90: TXDCC_CLK = 0;	delay01(20);
   0040 90 02 20           2089 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_136
   0043 E0                 2090 	movx	a,@dptr
   0044 54 FE              2091 	anl	a,#0xfe
   0046 F0                 2092 	movx	@dptr,a
   0047 90 00 14           2093 	mov	dptr,#0x0014
   004A 78r00              2094 	mov	r0,#_delay01
   004C 79s00              2095 	mov	r1,#(_delay01 >> 8)
   004E 7As00              2096 	mov	r2,#(_delay01 >> 16)
   0050 12s00r00           2097 	lcall	__sdcc_banked_call
   0053 02s00r00           2098 	ljmp	__sdcc_banked_ret
                           2099 ;------------------------------------------------------------
                           2100 ;Allocation info for local variables in function 'get_txdata'
                           2101 ;------------------------------------------------------------
                           2102 ;val                       Allocated to stack - offset 1
                           2103 ;------------------------------------------------------------
                           2104 ;	../../shared/src/txdetect_cal.c:93: uint8_t get_txdata(void) BANKING_CTRL {
                           2105 ;	-----------------------------------------
                           2106 ;	 function get_txdata
                           2107 ;	-----------------------------------------
   0056                    2108 _get_txdata:
   0056 C0*00              2109 	push	_bp
   0058 85 81*00           2110 	mov	_bp,sp
   005B 05 81              2111 	inc	sp
                           2112 ;	../../shared/src/txdetect_cal.c:96: switch(mcuid) {
   005D 90 22 00           2113 	mov	dptr,#_MCU_CONTROL_LANE
   0060 E0                 2114 	movx	a,@dptr
   0061 FA                 2115 	mov	r2,a
   0062 60 05              2116 	jz	00101$
                           2117 ;	../../shared/src/txdetect_cal.c:97: case MCU_LANE0: 
   0064 BA 01 14           2118 	cjne	r2,#0x01,00103$
   0067 80 0A              2119 	sjmp	00102$
   0069                    2120 00101$:
                           2121 ;	../../shared/src/txdetect_cal.c:98: val = SELLV_TXDATA_CH0; break;
   0069 90 82 78           2122 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_158
   006C E0                 2123 	movx	a,@dptr
   006D C4                 2124 	swap	a
   006E 54 0F              2125 	anl	a,#0x0f
   0070 FA                 2126 	mov	r2,a
                           2127 ;	../../shared/src/txdetect_cal.c:99: case MCU_LANE1: 
   0071 80 08              2128 	sjmp	00103$
   0073                    2129 00102$:
                           2130 ;	../../shared/src/txdetect_cal.c:100: val = SELLV_TXDATA_CH1; break;
   0073 90 82 78           2131 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_158
   0076 E0                 2132 	movx	a,@dptr
   0077 54 0F              2133 	anl	a,#0x0f
   0079 FB                 2134 	mov	r3,a
   007A FA                 2135 	mov	r2,a
                           2136 ;	../../shared/src/txdetect_cal.c:107: }				
   007B                    2137 00103$:
                           2138 ;	../../shared/src/txdetect_cal.c:108: return val;
   007B 8A 82              2139 	mov	dpl,r2
   007D 85*00 81           2140 	mov	sp,_bp
   0080 D0*00              2141 	pop	_bp
   0082 02s00r00           2142 	ljmp	__sdcc_banked_ret
                           2143 ;------------------------------------------------------------
                           2144 ;Allocation info for local variables in function 'txdetect_cal'
                           2145 ;------------------------------------------------------------
                           2146 ;txtd_loopcnt              Allocated to registers r4 
                           2147 ;sellv_txdata              Allocated to registers r3 
                           2148 ;save_tx_speed_div         Allocated to registers r2 
                           2149 ;------------------------------------------------------------
                           2150 ;	../../shared/src/txdetect_cal.c:112: void txdetect_cal(void) BANKING_CTRL {
                           2151 ;	-----------------------------------------
                           2152 ;	 function txdetect_cal
                           2153 ;	-----------------------------------------
   0085                    2154 _txdetect_cal:
                           2155 ;	../../shared/src/txdetect_cal.c:117: if( cmx_TXDETECT_CAL_EXT_EN ) return; //TODO
   0085 90 E6 09           2156 	mov	dptr,#(_CONTROL_CONFIG1 + 0x0001)
   0088 E0                 2157 	movx	a,@dptr
   0089 30 E6 03           2158 	jnb	acc.6,00102$
   008C 02s01rAB           2159 	ljmp	00133$
   008F                    2160 00102$:
                           2161 ;	../../shared/src/txdetect_cal.c:119: save_tx_speed_div = reg_TX_SPEED_DIV_LANE_2_0;
   008F 90 02 58           2162 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_150
   0092 E0                 2163 	movx	a,@dptr
   0093 54 07              2164 	anl	a,#0x07
   0095 FA                 2165 	mov	r2,a
                           2166 ;	../../shared/src/txdetect_cal.c:121: set_test_pattern(1); //4T
   0096 75 82 01           2167 	mov	dpl,#0x01
   0099 C0 02              2168 	push	ar2
   009B 78r00              2169 	mov	r0,#_set_test_pattern
   009D 79s00              2170 	mov	r1,#(_set_test_pattern >> 8)
   009F 7As00              2171 	mov	r2,#(_set_test_pattern >> 16)
   00A1 12s00r00           2172 	lcall	__sdcc_banked_call
   00A4 D0 02              2173 	pop	ar2
                           2174 ;	../../shared/src/txdetect_cal.c:123: PHY_STATUS = ST_TXDETECT_CAL;
   00A6 90 22 30           2175 	mov	dptr,#_MCU_STATUS0_LANE
   00A9 74 16              2176 	mov	a,#0x16
   00AB F0                 2177 	movx	@dptr,a
                           2178 ;	../../shared/src/txdetect_cal.c:125: reg_TX_TDCAL_EN_LANE = 1;
   00AC 90 00 60           2179 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   00AF E0                 2180 	movx	a,@dptr
   00B0 44 02              2181 	orl	a,#0x02
   00B2 F0                 2182 	movx	@dptr,a
                           2183 ;	../../shared/src/txdetect_cal.c:126: TRXDCCIN_SEL = 0x6;
   00B3 90 00 44           2184 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_17
   00B6 E0                 2185 	movx	a,@dptr
   00B7 54 1F              2186 	anl	a,#0x1f
   00B9 44 C0              2187 	orl	a,#0xc0
   00BB F0                 2188 	movx	@dptr,a
                           2189 ;	../../shared/src/txdetect_cal.c:127: reg_SLC_EN_LANE_6_0 = 0x7f;
   00BC 90 02 48           2190 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_146
   00BF E0                 2191 	movx	a,@dptr
   00C0 44 FE              2192 	orl	a,#0xfe
   00C2 F0                 2193 	movx	@dptr,a
                           2194 ;	../../shared/src/txdetect_cal.c:130: lnx_TXDETECT_CAL_PASS_LANE = 0;
   00C3 90 60 04           2195 	mov	dptr,#_CAL_CTRL2_LANE
   00C6 E0                 2196 	movx	a,@dptr
   00C7 54 DF              2197 	anl	a,#0xdf
   00C9 F0                 2198 	movx	@dptr,a
                           2199 ;	../../shared/src/txdetect_cal.c:131: lnx_TXDETECT_CAL_DONE_LANE = 0;
   00CA 90 60 00           2200 	mov	dptr,#_CAL_CTRL1_LANE
   00CD E0                 2201 	movx	a,@dptr
   00CE 54 DF              2202 	anl	a,#0xdf
   00D0 F0                 2203 	movx	@dptr,a
                           2204 ;	../../shared/src/txdetect_cal.c:133: if (TXTD_TAP_SEL) sellv_txdata = get_txdata();
   00D1 90 02 44           2205 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_145
   00D4 E0                 2206 	movx	a,@dptr
   00D5 30 E7 11           2207 	jnb	acc.7,00104$
   00D8 C0 02              2208 	push	ar2
   00DA 78r56              2209 	mov	r0,#_get_txdata
   00DC 79s00              2210 	mov	r1,#(_get_txdata >> 8)
   00DE 7As00              2211 	mov	r2,#(_get_txdata >> 16)
   00E0 12s00r00           2212 	lcall	__sdcc_banked_call
   00E3 AB 82              2213 	mov	r3,dpl
   00E5 D0 02              2214 	pop	ar2
   00E7 80 16              2215 	sjmp	00145$
   00E9                    2216 00104$:
                           2217 ;	../../shared/src/txdetect_cal.c:135: sellv_txdata =0x8;
   00E9 7B 08              2218 	mov	r3,#0x08
                           2219 ;	../../shared/src/txdetect_cal.c:136: set_txdata(sellv_txdata);
   00EB 75 82 08           2220 	mov	dpl,#0x08
   00EE C0 02              2221 	push	ar2
   00F0 C0 03              2222 	push	ar3
   00F2 78r00              2223 	mov	r0,#_set_txdata
   00F4 79s00              2224 	mov	r1,#(_set_txdata >> 8)
   00F6 7As00              2225 	mov	r2,#(_set_txdata >> 16)
   00F8 12s00r00           2226 	lcall	__sdcc_banked_call
   00FB D0 03              2227 	pop	ar3
   00FD D0 02              2228 	pop	ar2
                           2229 ;	../../shared/src/txdetect_cal.c:139: do {
   00FF                    2230 00145$:
   00FF 7C 00              2231 	mov	r4,#0x00
   0101                    2232 00125$:
                           2233 ;	../../shared/src/txdetect_cal.c:140: if (TXDCC_DN==0) {
   0101 90 20 40           2234 	mov	dptr,#_TX_CALIBRATION_LANE
   0104 E0                 2235 	movx	a,@dptr
   0105 20 E0 19           2236 	jb	acc.0,00121$
                           2237 ;	../../shared/src/txdetect_cal.c:141: if (TXTD_TAP_SEL)
   0108 90 02 44           2238 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_145
   010B E0                 2239 	movx	a,@dptr
   010C 30 E7 0A           2240 	jnb	acc.7,00111$
                           2241 ;	../../shared/src/txdetect_cal.c:143: if (sellv_txdata > 0x4)
   010F 74 04              2242 	mov	a,#0x04
   0111 B5 03 00           2243 	cjne	a,ar3,00153$
   0114                    2244 00153$:
   0114 50 22              2245 	jnc	00122$
                           2246 ;	../../shared/src/txdetect_cal.c:144: sellv_txdata--;
   0116 1B                 2247 	dec	r3
   0117 80 1F              2248 	sjmp	00122$
   0119                    2249 00111$:
                           2250 ;	../../shared/src/txdetect_cal.c:148: if (sellv_txdata < 0xc) 
   0119 BB 0C 00           2251 	cjne	r3,#0x0C,00155$
   011C                    2252 00155$:
   011C 50 1A              2253 	jnc	00122$
                           2254 ;	../../shared/src/txdetect_cal.c:149: sellv_txdata++;
   011E 0B                 2255 	inc	r3
   011F 80 17              2256 	sjmp	00122$
   0121                    2257 00121$:
                           2258 ;	../../shared/src/txdetect_cal.c:153: if (TXTD_TAP_SEL)
   0121 90 02 44           2259 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_145
   0124 E0                 2260 	movx	a,@dptr
   0125 30 E7 08           2261 	jnb	acc.7,00118$
                           2262 ;	../../shared/src/txdetect_cal.c:155: if (sellv_txdata < 0xc)
   0128 BB 0C 00           2263 	cjne	r3,#0x0C,00158$
   012B                    2264 00158$:
   012B 50 0B              2265 	jnc	00122$
                           2266 ;	../../shared/src/txdetect_cal.c:156: sellv_txdata++;
   012D 0B                 2267 	inc	r3
   012E 80 08              2268 	sjmp	00122$
   0130                    2269 00118$:
                           2270 ;	../../shared/src/txdetect_cal.c:160: if (sellv_txdata > 0x4) 
   0130 74 04              2271 	mov	a,#0x04
   0132 B5 03 00           2272 	cjne	a,ar3,00160$
   0135                    2273 00160$:
   0135 50 01              2274 	jnc	00122$
                           2275 ;	../../shared/src/txdetect_cal.c:161: sellv_txdata--;
   0137 1B                 2276 	dec	r3
   0138                    2277 00122$:
                           2278 ;	../../shared/src/txdetect_cal.c:165: set_txdata(sellv_txdata);
   0138 8B 82              2279 	mov	dpl,r3
   013A C0 02              2280 	push	ar2
   013C C0 03              2281 	push	ar3
   013E C0 04              2282 	push	ar4
   0140 78r00              2283 	mov	r0,#_set_txdata
   0142 79s00              2284 	mov	r1,#(_set_txdata >> 8)
   0144 7As00              2285 	mov	r2,#(_set_txdata >> 16)
   0146 12s00r00           2286 	lcall	__sdcc_banked_call
   0149 D0 04              2287 	pop	ar4
   014B D0 03              2288 	pop	ar3
   014D D0 02              2289 	pop	ar2
                           2290 ;	../../shared/src/txdetect_cal.c:167: if (TXTD_TAP_SEL) break; 	
   014F 90 02 44           2291 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_145
   0152 E0                 2292 	movx	a,@dptr
   0153 20 E7 0A           2293 	jb	acc.7,00127$
                           2294 ;	../../shared/src/txdetect_cal.c:169: } while (txtd_loopcnt++ <= TXTD_MAX_LOOP);
   0156 8C 05              2295 	mov	ar5,r4
   0158 0C                 2296 	inc	r4
   0159 74 10              2297 	mov	a,#0x10
   015B B5 05 00           2298 	cjne	a,ar5,00163$
   015E                    2299 00163$:
   015E 50 A1              2300 	jnc	00125$
   0160                    2301 00127$:
                           2302 ;	../../shared/src/txdetect_cal.c:171: if (rate == 1){
   0160 30*00 07           2303 	jnb	_tx_pll_rate,00129$
                           2304 ;	../../shared/src/txdetect_cal.c:172: lnx_CAL_SELLV_TXDATA_R1_LANE_7_0 = sellv_txdata;
   0163 90 66 2B           2305 	mov	dptr,#(_phy_mode_lane_table + 0x0057)
   0166 EB                 2306 	mov	a,r3
   0167 F0                 2307 	movx	@dptr,a
   0168 80 05              2308 	sjmp	00130$
   016A                    2309 00129$:
                           2310 ;	../../shared/src/txdetect_cal.c:175: lnx_CAL_SELLV_TXDATA_R0_LANE_7_0 = sellv_txdata;
   016A 90 66 2A           2311 	mov	dptr,#(_phy_mode_lane_table + 0x0056)
   016D EB                 2312 	mov	a,r3
   016E F0                 2313 	movx	@dptr,a
   016F                    2314 00130$:
                           2315 ;	../../shared/src/txdetect_cal.c:178: reg_TX_TDCAL_EN_LANE = 0;
   016F 90 00 60           2316 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   0172 E0                 2317 	movx	a,@dptr
   0173 54 FD              2318 	anl	a,#0xfd
   0175 F0                 2319 	movx	@dptr,a
                           2320 ;	../../shared/src/txdetect_cal.c:180: if(TXTD_TAP_SEL==0) {
   0176 90 02 44           2321 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_145
   0179 E0                 2322 	movx	a,@dptr
   017A 20 E7 09           2323 	jb	acc.7,00132$
                           2324 ;	../../shared/src/txdetect_cal.c:181: reg_SLC_EN_LANE_6_0 = 0x3f; //for continuous mode, just leave 0x7f for tx_emph* share.
   017D 90 02 48           2325 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_146
   0180 E0                 2326 	movx	a,@dptr
   0181 54 01              2327 	anl	a,#0x01
   0183 44 7E              2328 	orl	a,#0x7e
   0185 F0                 2329 	movx	@dptr,a
   0186                    2330 00132$:
                           2331 ;	../../shared/src/txdetect_cal.c:184: reg_TX_SPEED_DIV_LANE_2_0 = save_tx_speed_div;
   0186 90 02 58           2332 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_150
   0189 EA                 2333 	mov	a,r2
   018A 54 07              2334 	anl	a,#0x07
   018C F5 F0              2335 	mov	b,a
   018E E0                 2336 	movx	a,@dptr
   018F 54 F8              2337 	anl	a,#0xf8
   0191 45 F0              2338 	orl	a,b
   0193 F0                 2339 	movx	@dptr,a
                           2340 ;	../../shared/src/txdetect_cal.c:186: recover_test_pattern();
   0194 78r00              2341 	mov	r0,#_recover_test_pattern
   0196 79s00              2342 	mov	r1,#(_recover_test_pattern >> 8)
   0198 7As00              2343 	mov	r2,#(_recover_test_pattern >> 16)
   019A 12s00r00           2344 	lcall	__sdcc_banked_call
                           2345 ;	../../shared/src/txdetect_cal.c:188: lnx_TXDETECT_CAL_PASS_LANE = 1;
   019D 90 60 04           2346 	mov	dptr,#_CAL_CTRL2_LANE
   01A0 E0                 2347 	movx	a,@dptr
   01A1 44 20              2348 	orl	a,#0x20
   01A3 F0                 2349 	movx	@dptr,a
                           2350 ;	../../shared/src/txdetect_cal.c:189: lnx_TXDETECT_CAL_DONE_LANE = 1;
   01A4 90 60 00           2351 	mov	dptr,#_CAL_CTRL1_LANE
   01A7 E0                 2352 	movx	a,@dptr
   01A8 44 20              2353 	orl	a,#0x20
   01AA F0                 2354 	movx	@dptr,a
   01AB                    2355 00133$:
   01AB 02s00r00           2356 	ljmp	__sdcc_banked_ret
                           2357 	.area CSEG    (CODE)
                           2358 	.area BANK2   (CODE)
                           2359 	.area CABS    (ABS,CODE)
