###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       142705   # Number of WRITE/WRITEP commands
num_reads_done                 =       537388   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       400545   # Number of read row buffer hits
num_read_cmds                  =       537390   # Number of READ/READP commands
num_writes_done                =       142709   # Number of read requests issued
num_write_row_hits             =       103532   # Number of write row buffer hits
num_act_cmds                   =       176569   # Number of ACT commands
num_pre_cmds                   =       176538   # Number of PRE commands
num_ondemand_pres              =       152289   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9376219   # Cyles of rank active rank.0
rank_active_cycles.1           =      9127109   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       623781   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       872891   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       630058   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6326   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1845   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2403   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2257   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3451   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7007   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4740   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          929   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1145   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19939   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =          315   # Write cmd latency (cycles)
write_latency[40-59]           =          554   # Write cmd latency (cycles)
write_latency[60-79]           =         1150   # Write cmd latency (cycles)
write_latency[80-99]           =         2523   # Write cmd latency (cycles)
write_latency[100-119]         =         3451   # Write cmd latency (cycles)
write_latency[120-139]         =         5195   # Write cmd latency (cycles)
write_latency[140-159]         =         6581   # Write cmd latency (cycles)
write_latency[160-179]         =         7725   # Write cmd latency (cycles)
write_latency[180-199]         =         8227   # Write cmd latency (cycles)
write_latency[200-]            =       106983   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       236273   # Read request latency (cycles)
read_latency[40-59]            =        68859   # Read request latency (cycles)
read_latency[60-79]            =        89935   # Read request latency (cycles)
read_latency[80-99]            =        26784   # Read request latency (cycles)
read_latency[100-119]          =        21402   # Read request latency (cycles)
read_latency[120-139]          =        18584   # Read request latency (cycles)
read_latency[140-159]          =         9755   # Read request latency (cycles)
read_latency[160-179]          =         7320   # Read request latency (cycles)
read_latency[180-199]          =         5678   # Read request latency (cycles)
read_latency[200-]             =        52797   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.12383e+08   # Write energy
read_energy                    =  2.16676e+09   # Read energy
act_energy                     =  4.83093e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.99415e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.18988e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85076e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69532e+09   # Active standby energy rank.1
average_read_latency           =       92.997   # Average read request latency (cycles)
average_interarrival           =      14.7036   # Average request interarrival latency (cycles)
total_energy                   =  1.63314e+10   # Total energy (pJ)
average_power                  =      1633.14   # Average power (mW)
average_bandwidth              =      5.80349   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       170959   # Number of WRITE/WRITEP commands
num_reads_done                 =       567270   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       411500   # Number of read row buffer hits
num_read_cmds                  =       567268   # Number of READ/READP commands
num_writes_done                =       170961   # Number of read requests issued
num_write_row_hits             =       120181   # Number of write row buffer hits
num_act_cmds                   =       207333   # Number of ACT commands
num_pre_cmds                   =       207303   # Number of PRE commands
num_ondemand_pres              =       183802   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9292637   # Cyles of rank active rank.0
rank_active_cycles.1           =      9246004   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       707363   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       753996   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       689908   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4924   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1709   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2351   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2221   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3424   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6898   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4836   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          965   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1110   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19885   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          308   # Write cmd latency (cycles)
write_latency[40-59]           =          454   # Write cmd latency (cycles)
write_latency[60-79]           =         1173   # Write cmd latency (cycles)
write_latency[80-99]           =         2843   # Write cmd latency (cycles)
write_latency[100-119]         =         3975   # Write cmd latency (cycles)
write_latency[120-139]         =         5940   # Write cmd latency (cycles)
write_latency[140-159]         =         7592   # Write cmd latency (cycles)
write_latency[160-179]         =         9126   # Write cmd latency (cycles)
write_latency[180-199]         =        10052   # Write cmd latency (cycles)
write_latency[200-]            =       129489   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       227850   # Read request latency (cycles)
read_latency[40-59]            =        67463   # Read request latency (cycles)
read_latency[60-79]            =        98946   # Read request latency (cycles)
read_latency[80-99]            =        29901   # Read request latency (cycles)
read_latency[100-119]          =        24050   # Read request latency (cycles)
read_latency[120-139]          =        20612   # Read request latency (cycles)
read_latency[140-159]          =        11148   # Read request latency (cycles)
read_latency[160-179]          =         8430   # Read request latency (cycles)
read_latency[180-199]          =         6595   # Read request latency (cycles)
read_latency[200-]             =        72273   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.53427e+08   # Write energy
read_energy                    =  2.28722e+09   # Read energy
act_energy                     =  5.67263e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.39534e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.61918e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79861e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76951e+09   # Active standby energy rank.1
average_read_latency           =      114.184   # Average read request latency (cycles)
average_interarrival           =      13.5458   # Average request interarrival latency (cycles)
total_energy                   =  1.66821e+10   # Total energy (pJ)
average_power                  =      1668.21   # Average power (mW)
average_bandwidth              =      6.29957   # Average bandwidth
