Computer
Architecture
instructor
Ruben
Salvador
Perea
Department
campus
DE
RENNES
Language
instruction
ANGLAIS
Campus
campus
DE
RENNES
Workload
HEE
site
hour
HPE
elective
category
Fundamental
Sciences
advanced
level
yes
description
elective
course
open
interested
student
mandatory
InfoSec
track
microprocessor
omnipresent
today
society
design
implementation
construction
remain
challenge
major
impact
performance
overall
security
computing
system
main
objective
course
student
necessary
basic
knowledge
understand
modern
processor
work
lay
fundamental
concept
technique
computer
architecture
focus
hardware
software
interface
approach
understand
computer
work
actually
design
course
largely
inspire
Patterson
Hennessy
book
Computer
Organization
Design
Hardware
Software
interface
RISC
Edition
Morgan
Kaufmann
main
book
course
pioneer
work
computer
architecture
specifically
Reduced
Instruction
Set
Computer
RISC
architecture
David
Patterson
coin
term
RISC
John
Hennessy
inventor
MIPS
microprocessor
Turing
Award
work
RISC
architecture
Quarter
number
Prerequisites
term
CS
course
course
build
fundamental
concept
Information
system
programming
Electronic
Systems
particularly
important
digital
electronic
certain
notion
algorithm
complexity
fundamental
interesting
Syllabus
Digital
circuit
design
Hardware
Description
Language
HDL
lecture
tutorial
combinational
logic
circuit
design
sequential
logic
circuit
design
Finite
State
Machines
FSM
análisis
temporal
Reconfigurable
circuit
Field
Programmable
Gate
Array
FPGA
HDL
design
flow
FPGAs
HDL
description
simulation
synthesis
Computer
architecture
RISC
lecture
lab
Von
Neumann
model
computer
architecture
RISC
CISC
architecture
paradigms
RISC
instruction
set
architecture
ISA
mode
Processor
component
datapath
register
file
arithmetic
logic
unit
ALU
control
unit
memory
peripheral
interrupt
exception
performance
pipeline
memory
hierarchy
cache
branch
prediction
order
execution
notion
processor
architecture
security
Tutorials
Labs
VHDL
design
flow
fpga
RISC
assembly
programming
VHDL
design
subpart
RISC
processor
Class
component
lecture
lab
etc
lecture
tutorial
Labs
Grading
final
exam
write
oral
lab
exam
project
technical
realization
demonstration
oral
defense
course
assignment
exercise
reading
course
support
bibliography
slide
provide
student
main
book
course
copy
book
library
available
school
ebook
platform
Paterson
Hennessy
Computer
Organization
design
Hardware
Software
Interface
RISC
Edition
Morgan
Kaufmann
Harris
Harris
Digital
Design
Computer
Architecture
MIPS
ARM
Edition
Morgan
Kaufmann
ddca
book
Dally
Harting
Aamodt
Digital
Design
VHDL
Systems
Approach
Edition
Cambridge
University
Press
dd
LaMeres
Logic
Circuits
Logic
Design
VHDL
Second
Edition
Springer
dd
Mano
Kime
Martin
Logic
Computer
Design
Fundamentals
Fifth
edition
Pearson
ddca
Ashenden
Lewis
designer
Guide
VHDL
Edition
Morgan
Kaufmann
dd
freely
available
pdf
Mealy
Tappero
Free
Range
VHDL
dd
Ashenden
vhdl
Cookbook
dd
Legend
Computer
Architecture
dd
Digital
Design
ddca
digital
design
computer
architecture
Resources
teaching
staff
Rubén
Salvador
Guillaume
Hiet
Amor
Nafkha
Maximum
enrollment
Software
number
license
require
Xilinx
Vivado
licence
Board
Xilinx
Pynq
equipment
specific
classroom
Rennes
Campus
Level
lab
room
student
Learning
outcome
cover
course
completion
course
student
able
explain
fundamental
design
principle
modern
microprocessor
architecture
design
blocs
simple
microprocessor
correspond
RISC
instruction
set
architecture
simulate
synthesize
microprocessor
FPGA
develop
program
assembly
language
RISC
instruction
set
Description
skill
acquire
end
course
Design
detail
corroborate
complex
system