// Seed: 1342255625
module module_0;
  wand id_1 = 1 > 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  always if (1) id_4 = 1;
  assign id_5 = id_4;
  module_0();
  assign id_5 = id_1;
endmodule
module module_2 (
    output tri1  id_0,
    output logic id_1
);
  uwire id_3, id_4;
  module_0();
  for (id_5 = 1; 1; id_5 = id_4)
  initial begin
    id_1 <= 1;
    begin
      id_0 = 1;
    end
  end
endmodule
