<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">

<title>FT4200 </title>
<style type="text/css"><!--
	body { font-family: Arial, Helvetica, sans-serif; }

//-->
</style>
<meta name="generator" content="Microsoft FrontPage 3.0">
</head>

<body background="../../../images/mits-bg5.gif" bgcolor="#ffffff" link="#d60029"
alink="#d60029" vlink="#800080" leftmargin="0" marginwidth="0" marginheight="6">
<!-- Header - start of top table -->
<table border="0" cellpadding="0" cellspacing="0" width="98%">
<!-- The top table has the Mitsubishi logo and Home button -->
  <tr>
    <td valign="top"><img src="../../../images/m-logo-s.gif" width="193" height="70" alt="Mitsubishi Electric - Computing for a Connected World"></td>
        <td valign="bottom" align="right"><a href="../../../default.htm"><img width="41" height="32" src="../../../images/bt-home.gif" alt="Insight CD Home Page" border="0"></a></td>
  </tr>
  <tr>
    <td width="98%" colspan="2" bgcolor="#000000"><img width="1" height="1" src="../../../images/space.gif"><br>
    </td>
  </tr>
</table>
<!-- end of top table -->


<table border="0" cellpadding="0" cellspacing="0" width="98%">
  <tr>
  <td width="10" bgcolor="#000000"><img width="10" height="10"
    src="../../../images/space.gif"></td>
  <td width="120" valign="top" align="left" bgcolor="#000000"><script LANGUAGE="JavaScript">

<!--

        if (document.images) {

          var product1 = new Image()
          product1.src = "/insight/images/product1.gif"
          var product2 = new Image()
          product2.src = "/insight/images/product2.gif"

          var service1 = new Image()
          service1.src = "/insight/images/service1.gif"
          var service2 = new Image()
          service2.src = "/insight/images/service2.gif"

          var kbase1 = new Image()
          kbase1.src = "/insight/images/kbase1.gif"
          var kbase2 = new Image()
          kbase2.src = "/insight/images/kbase2.gif"       

          var upgrade1 = new Image()
          upgrade1.src = "/insight/images/upgrade1.gif"
          var upgrade2 = new Image()
          upgrade2.src = "/insight/images/upgrade2.gif"       

          var downlo1 = new Image()
          downlo1.src = "/insight/images/downlo1.gif"
          var downlo2 = new Image()
          downlo2.src = "/insight/images/downlo2.gif"       

          var inserv1 = new Image()
          inserv1.src = "/insight/images/inserv1.gif"
          var inserv2 = new Image()
          inserv2.src = "/insight/images/inserv2.gif"       

          var email1 = new Image()
          email1.src = "/insight/images/email1.gif"
          var email2 = new Image()
          email2.src = "/insight/images/email2.gif"       

          var search1 = new Image()
          search1.src = "/insight/images/search1.gif"
          var search2 = new Image()
          search2.src = "/insight/images/search2.gif"       

          var y20001 = new Image()
          y20001.src = "/insight/images/y2001.gif"
          var y20002 = new Image()
          y20002.src = "/insight/images/y2002.gif"

          var osites1 = new Image()
          osites1.src = "/insight/images/osites1.gif"
          var osites2 = new Image()
          osites2.src = "/insight/images/osites2.gif"

          var disclaim1 = new Image()
          disclaim1.src = "/insight/images/disclam1.gif"
          var disclaim2 = new Image()
          disclaim2.src = "/insight/images/disclam2.gif"

        }



        function act(imgName) {
          if (document.images)
            document[imgName].src = eval(imgName + '2.src')
        }



        function inact(imgName) {
          if (document.images)
            document[imgName].src = eval(imgName + '1.src')
        }

        // -->
</script>


    <a HREF="../../main.htm"><img width="113" height="22" src="../../../images/product2.gif" name="product" alt="Products" border="0"></a><br>
       <a HREF="../../prodid/idmenu.htm"><img width="113" height="17" src="../../../images/s_prodid.gif" alt="Product Identification" border="0"></a><br>
       <a HREF="../../timeline/timeline.htm"><img width="113" height="17" src="../../../images/s_time.gif" alt="Product Timeline" border="0"></a><br>
       <a HREF="../../desktops/dskmenu.htm"><img width="113" height="17" src="../../../images/s_desk.gif" alt="Desktop Systems" border="0"></a><br>
       <a HREF="../svrmenu.htm"><img width="113" height="17" src="../../../images/s_server.gif" alt="Server Systems" border="0"></a><br>
       <a HREF="../../notebook/ntemenu.htm"><img width="113" height="17" src="../../../images/s_notebk.gif" alt="Notebooks" border="0"></a><br>
       <a HREF="../../monitors/monpdc.htm"><img width="113" height="17" src="../../../images/s_mon.gif" alt="Monitors" border="0"></a><br>
       <a HREF="../../../common/addin/addmain.htm"><img width="113" height="17" src="../../../images/s_addin.gif" alt="Add-in Cards" border="0"></a><br>
       <a HREF="../../../common/drives/storage.htm"><img width="113" height="17" src="../../../images/s_drives.gif" alt="Sorage Devices" border="0"></a><br>

    <a HREF="../../../services/main.htm" onMouseOver="act('service')" onMouseOut="inact('service')"><img width="113" height="22" src="../../../images/service1.gif" name="service" alt="Services" border="0"></a><br>

    <a HREF="../../../kbase/main.htm" onMouseOver="act('kbase')" onMouseOut="inact('kbase')"><img width="113" height="22" src="../../../images/kbase1.gif" name="kbase" alt="Knowledgebase" border="0"></a><br>

    <a HREF="../../../upgrades/main.htm" onMouseOver="act('upgrade')" onMouseOut="inact('upgrade')"><img width="113" height="22" src="../../../images/upgrade1.gif" name="upgrade" alt="Upgrades" border="0"></a><br>

    <a HREF="../../../download/main.htm" onMouseOver="act('downlo')" onMouseOut="inact('downlo')"><img width="113" height="22" src="../../../images/downlo1.gif" name="downlo" alt="Downloads" border="0"></a><br>

    <a HREF="../../../insindex.exe" onMouseOver="act('search')" onMouseOut="inact('search')"><img width="113" height="22" src="../../../images/search1.gif" name="search" alt="Search Insight" border="0"></a><br>
    <a HREF="mailto:insight@mitsubishi-computers.com" onMouseOver="act('email')" onMouseOut="inact('email')"><img width="113" height="22" src="../../../images/email1.gif" name="email" alt="E-Mail us" border="0"></a><br>
    <a HREF="http://www.mitsubishi-computers.com/support/service/" onMouseOver="act('inserv')" onMouseOut="inact('inserv')"><img width="113" height="22" src="../../../images/inserv1.gif" name="inserv" alt="Insight Service" border="0"></a><br>

    <a HREF="../../../common/year2000/year2000.htm" onMouseOver="act('y2000')" onMouseOut="inact('y2000')"><img width="113" height="21" src="../../../images/y2001.gif" name="y2000" alt="Year 2000" border="0"></a><br>
    <a HREF="../../../common/oth-site/oth-site.htm" onMouseOver="act('osites')" onMouseOut="inact('osites')"><img width="113" height="38" src="../../../images/osites1.gif" name="osites" alt="Other Mitsubishi Sites" border="0"></a><br>
    <a HREF="../../../common/disclaim.htm" onMouseOver="act('disclaim')" onMouseOut="inact('disclaim')"><img width="113" height="24" src="../../../images/disclam1.gif" name="disclaim" alt="Site Disclaimer" border="0"></a><br>
      
    <img width="113" height="120" src="../../../images/space.gif"><br>
</td>
  <td width="10" valign="top" width="10" height="10" src="/insight/images/space.gif"
    alt="10 pixel Gap" border="0"></td>

  <td valign="top"><p align="left"><br>
    <strong><font size="4" color="#D60029">FT4200 'Discovery' BIOS Revision History </font><font
    color="#D60029" size="3">(Rev&nbsp;1.17)</font></strong></p>
    <p align="left"><a href="#bios"><font size="2"><strong>Discovery BIOS release</strong></font></a></p>
    <p align="left"><a href="#smic"><strong><font size="2">Discovery SMIC BIOS</font></strong></a></p>
    <p align="left"><a href="#fpsc"><font size="2"><strong>Discovery / Shogun FPSC firmware
    disk</strong></font></a></p>
    <table border="0" cellpadding="2" width="620" bordercolor="#FFFFFF">
<tr>
<td valign="top" bgcolor="#D60029"><font size="2" color="#FFFFFF"><strong>Release</strong></font></td>
<td valign="top" bgcolor="#D60029"><font size="2" color="#FFFFFF"><strong>Date</strong></font></td>
<td valign="top" bgcolor="#D60029"><font size="2" color="#FFFFFF"><strong>Changes</strong></font></td>
</tr>
<tr>
<td valign="top" colspan="3" bgcolor="#CCCCCC"><a name="bios"></a><font size="2"><strong>Discovery
        BIOS release</strong></font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB" rowspan="38"><font size="2">8.00.02<br>
        Beta<br>
        Checksum<br>
        P/N 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">26/4/96<br>
<br>
        4300</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">The object of this release is to provide
        the latest software to the field.<br>
<br>
        013) \PLATFORM\DISCO\OEMCONF.INC JPU 10/04/96<br>
<br>
        Change BIOS_ENGNR_VERSION to 0FFh for engineering builds until the next release.<br>
<br>
        014) \PLATFORM\DISCO\OPTIONS.INC JPU 12/04/96<br>
<br>
        \PLATFORM\DISCO\PROCS.INC<br>
<br>
        \PLATFORM\DISCO\POSTTABL.ASM<br>
<br>
        \CHIPSETS\ORION\ORION.ASM</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Problem</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">As part of the error logging code there
        is a need to enable the BERR# signal drivers in the PCI agents, to do this a reset has to
        be performed after setting up an OPB register. Also there are several erratas which are
        fixed by changing the I/O queue depth to 1 which is set via the same reset mechanism.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cause</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Code to set these options up has not yet
        been placed into this project.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cure</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Add a routine to be called early in POST
        to reset the machine after programming up the OPB to drive the relevant configuration
        lines during reset.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Note :</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This mod currently sets the config
        register to 0280h as defined by the equate OPB_CONFIG_BITS in options.inc. This will
        enable the BERR# driver and select an I/O queue depth of 1. Also this mod is controled by
        a switch called EN_OPB_RESET_CONFIG which is currently set to TRUE by this mod and should
        be uncommented in options.inc to disable.<br>
<br>
        015) \CHIPSETS\ORION\ORION.INC JPU 19/04/96</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Problem</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Some of the chipset equates in this
        chipset file are incorrect.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cause</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Thats just how it is ....</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cure</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Correct the offending bits which are to
        be used by the error logging SMI code, hence how they were discovered ....<br>
<br>
        016) \CORE\SPSETUP.ASM JPU 20/04/96</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Problem</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">The 'Press F1 For Setup' and 'ESC For
        Fast POST' messages do not currently get produced.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cause</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Mod 009 moved the setup code and data
        into a different ROM page and the MRI text strings are also contained in that same area of
        the ROM so when decompressing the MRI strings the wrong page of the ROM is visible.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cure</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Add ROM page selection code around the
        decompression of the MRI strings as for the setup code and data ...</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Note :</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This mod is controlled via the same
        switch (ALT_SETUP_SEG) as mod 009 as it should have been done at the same time.<br>
<br>
        017) \OPTIONS\SMP\SMP.ASM SHM 20/04/96</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Problem</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">The Level two cache size for each of the
        processors present is not placed into the MP tablev as required to provide information for
        the SMIC inventory collecting.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cause</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">No fields dedicated to this function in
        the MP table.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cure</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Added code to the MP table setup which
        builds an OEM option table. The code sets up this table which is filled after each of the
        availabe processors is interegated. </font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Note :</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">An intermediate step was required to
        save this information in readable RAM when each processor was run. This data is then
        copied into the OEM table.<br>
<br>
        018) \PLATFORM\DISCO\OPTIONS.INC JPU 23/04/96<br>
        \CORE\MEMORYLI.ASM<br>
        \CORE\MEMORYLI.TXT<br>
        \CHIPSETS\ORION\ORION.ASM</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Problem</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">The machine reports the memory type as
        being non-parity which is actually correct but that is because the DIMM's are ECC and it
        should be changed to reflect this information.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cause</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">The CMOS is read by setup etc... but it
        was never actually written to a correct value it was only ever defaulted and when it was
        originally written it wasn't ECC aware.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cure</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Add code in the memory sizing routine to
        set up the CMOS location for memory type correctly depending upon the type of DIMM's found
        and update setup code to print the correct text message depending upon the state of that
        CMOS location.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Note :</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This mod is controlled via a switch
        called ECC_DETECT_DIMM which is currently set to TRUE by this mod.<br>
<br>
        019) \CHIPSETS\ORION\ORION.ASM JPU 23/04/96<br>
        \PLATFORM\DISCO\OPTIONS.INC<br>
        \PLATFORM\DISCO\POSTTABL.ASM</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Problem</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">We know when ECC DIMM's are fitted due
        to the previous mod but ECC initialization and correction is not currently performed.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cause</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Wasn't possible until the previous
        detection was performed.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cure</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Add code to force correct ECC bits in
        whole of memory during POST and to enable the ECC correction function within the memory
        controller whenever ECC DIMM's are present.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Note :</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This mod is controlled via a switch
        called FIX_ECC_IN_POST which is currently set to TRUE by this mod.<br>
<br>
        020) \OPTIONS\SMP\SMP.ASM SHM 24/04/96</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Problem</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Incorrect parameters passed to
        CSET_Phase2setShadowAttrib</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cause</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Required attributes not being saved.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cure</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Now save required attributes and recall
        them when required.<br>
<br>
        021) \OPTIONS\SMP\SMP.ASM JPU 24/04/96</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Problem</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">When the CMOS is cleared down the
        machine takes minutes to complete the last stage of POST. It ends up with a port 80 code
        of 0D3h which is an output from the cache config routine.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cause</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">The port 80 was a red herring as it was
        the last code output but the error didn't lie within the cache code it happened upon
        return to the InitMPStructures code. When the CMOS is corrupt a processor count of 0 is
        used as a default and then when starting up the application processors this count is used
        but it is decremented before it is tested (.repeat;dec value; until value == 0) hence it
        thought it had to start up 255 application processors and this takes a long time. This
        will also occur when CMOS is good but the user selects to have 0 application processors
        started up.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cure</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Change the loop control logic to use a
        .while !(value==0); dec value;.endw so that if the value is 0 initially it will handle it
        correctly.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Note :</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This mod is controlled via a switch
        called MPLOOP_BADCMOS_FIX which is currently set to TRUE by this mod.<br>
<br>
        022) \PLATFORM\DISCO\PROCS.INC JPU 24/04/96</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Problem</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">In mod 019 above this file was also
        modified and should have been booked in otherwise build errors occur.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cause</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Oversight when booking in mod.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cure</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Book in the new file to correct the
        build error. There is an externdef in this file for a routine used by the mod 019 and and
        error is produced indiacting it cannot locate the routine.<br>
<br>
        023) \PLATFORM\DISCO\POSTTABL.ASM SHM 24/04/96<br>
<br>
        \PLATFORM\DISCO\DISCOVER.ASM </font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Problem</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">CPU data for SMIC BIOS page 2 not being
        placed in MP table.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cause</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">SMIC BIOS option ROM being called before
        the MP initialisation code.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Cure</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">BIOS updated to call the SMIC BIOS page2
        code after MP initialisation.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Note :</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This mod is placed in here to allow FPSC
        testing, this may be removed when the full version of the SMIC BIOS is released which
        contains the user binary and other pages.<br>
<br>
        024) \PLATFORM\DISCO\OEMCONF.INC JPU 24/04/96<br>
<br>
        Change signon version number to make an internal tracable release.<br>
<br>
        Version information set to 8.00.02.<br>
<br>
        025) \PLATFORM\DISCO\APRTIME.INC JPU 24/04/96<br>
<br>
        Book in to allow a tracable release to be built if required :<br>
<br>
        AprBuildTime EQU &quot;16:12:48&quot; ; Current Time string<br>
<br>
        AprBuildDate EQU &quot;24th April 1996&quot; ; Current Date String<br>
<br>
        026)IMAGE.BIN JPU 24/04/96<br>
<br>
        Tracable internal release of Discovery BIOS V8.00.02 :<br>
<br>
        File: image.bin 24-04-1996 16:16:32 262144 bytes Checksum 4300<br>
<br>
        Discovery BIOS Version 08.00.02 24th April 1996 16:12:48<br>
<br>
        Copyright (C) 1985-1996 Apricot Computers Ltd.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.00.03<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8/7/96<br>
<br>
<br>
        9800</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">File Information<br>
        File: 80003.bin<br>
<br>
        Known Problems / Limitations<br>
        Netware / Unixware SMP do not currently work although Windows NT MP &amp; Netware BETA
        (Green River) do work.<br>
<br>
        There is a CMOS corruption problem when power cycling a machine we do not yet know if this
        is a Hardware / BIOS issue and it is currently under investigation.<br>
<br>
        Problem with use of 2940W cards have been seen with various OS installs however with the
        use of 2940UW cards the problems all disappear.<br>
<br>
        The SMIC card MUST currently be placed at C800 (as suggested in the SMIC BIOS release
        notes for 2.00.02) and will not work correctly at D000h.<br>
<br>
        IPR&#146;s 2283 (Novell V35+ Card) &amp; 2285 (Digiboard) have not been fixed 100% but is
        was found that these cards require a whole 64K segment to themselves and with the onboard
        adaptec&#146;s and the SMIC option rom space is limited before we even add adapter cards,
        however these cards will work at 0A000h address range which is where the graphics video
        ram should be, but because these cards are for use under Netware which doesn&#146;t use
        graphics mode it is possible to run them there for the time being to facilitate testing at
        this stage.<br>
<br>
        After an EISA CMOS clear the onboard adaptecs are disabled and it is necessary to run the
        ECU to enable them. (This was intended to be fixed but still seems to be faulty).<br>
<br>
        IPR 2246 - Cannot recreate this please retest.<br>
<br>
        IPR 2248 - Doesn&#146;t stop system working and we will look into it soon (lower
        priority).<br>
<br>
        Password issues (IPR&#146;s 2292 à 2295) these need discussing / documenting as the code
        is doing exactly what we expect it to and if it should behave in a different way then
        discuss it and let us know.<br>
<br>
        IPR 2330 - The ECU comes from MCS and it has an automatic allocation algorithm build into
        it and if things are placed on the same IRQ it will shuffle everything around to resolve
        any resource conflicts so we have no control over this but with a small amount of playing
        around it is possible to configure things exactly as you want them, or failing this the
        automatic checking / config option can be turned off allowing manual configuration.<br>
<br>
        IPR 2382 - This fails on a particular machine and works on the machine in the BIOS group
        and it was retested on another machine which also worked so we suspect a faulty test
        machine.<br>
<br>
        NOTE : There are mods in this BIOS which require the hardware to be of the latest build
        standard please ensure that the hardware you are using is to the latest revision otherwise
        any results will be unreliable.<br>
<br>
        Reprogramming the BIOS<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:80003.BIN -O:40000 -W&lt;CR&gt;.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.00.04<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">15/7/96<br>
<br>
<br>
        5E00</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">File Information<br>
        File: 80004.bin 12-07-1996 14:33:56 262144 bytes<br>
        Discovery BIOS Version 08.00.04 12th July 1996 14:29:46<br>
        Copyright (C) 1985-1996 Apricot Computers Ltd.<br>
<br>
        Known Problems / Limitations<br>
        There is a CMOS corruption problem when power cycling a machine we do not yet know if this
        is a Hardware / BIOS issue and it is currently under investigation.<br>
<br>
        Problem with use of 2940W cards have been seen with various OS installs however with the
        use of 2940UW cards the problems all disappear.<br>
<br>
        The SMIC card MUST currently be placed at C800 (as suggested in the SMIC BIOS release
        notes for 2.00.02) and will not work correctly at D000h.<br>
<br>
        IPR&#146;s 2283 (Novell V35+ Card) &amp; 2285 (Digiboard) have not been fixed 100% but is
        was found that these cards require a whole 64K segment to themselves and with the onboard
        adaptec&#146;s and the SMIC option rom space is limited before we even add adapter cards,
        however these cards will work at 0A000h address range which is where the graphics video
        ram should be, but because these cards are for use under Netware which doesn&#146;t use
        graphics mode it is possible to run them there for the time being to facilitate testing at
        this stage.<br>
<br>
        After an EISA CMOS clear the onboard adaptecs are disabled and it is necessary to run the
        ECU to enable them. (This was intended to be fixed but still seems to be faulty).<br>
<br>
        IPR 2246 - Cannot recreate this please retest.<br>
<br>
        IPR 2248 - Doesn&#146;t stop system working and we will look into it soon (lower
        priority).<br>
<br>
        Password issues (IPR&#146;s 2292 à 2295) these need discussing / documenting as the code
        is doing exactly what we expect it to and if it should behave in a different way then
        discuss it and let us know.<br>
<br>
        IPR 2330 - The ECU comes from MCS and it has an automatic allocation algorithm build into
        it and if things are placed on the same IRQ it will shuffle everything around to resolve
        any resource conflicts so we have no control over this but with a small amount of playing
        around it is possible to configure things exactly as you want them, or failing this the
        automatic checking / config option can be turned off allowing manual configuration.<br>
<br>
        IPR 2382 - This fails on a particular machine and works on the machine in the BIOS group
        and it was retested on another machine which also worked so we suspect a faulty test
        machine.<br>
<br>
        Changes From Previous Version<br>
        Netware SMP and Unixware MP should now work.<br>
<br>
        It is possible to fit 2x2940W&#146;s to the system when the SMIC is installed however we
        still have a problem with 2940UW&#146;s where only 1 can be fitted at present. This is
        suspected to be due to a larger option ROM size on the 2940UW&#146;s and is currently
        under investigation.<br>
<br>
        Reprogramming the BIOS<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:80004.BIN -O:40000 -W&lt;CR&gt;.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.00.06<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">15/8/96<br>
<br>
<br>
        3500</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Known Problems / Limitations<br>
        IPR 2309 Problem with use of 2940W cards have been seen with various <br>
<br>
        OS installs however with the use of 2940UW cards the problems all disappear.<br>
<br>
        IPR&#146;s 2283 (Novell V35+ Card) &amp; 2285 (Digiboard) have not been fixed 100% but is
        was found that these cards require a whole 64K segment to themselves and with the onboard
        adaptec&#146;s and the SMIC option rom space is limited before we even add adapter cards,
        however these cards will work at 0A000h address range which is where the graphics video
        ram should be, but because these cards are for use under Netware which doesn&#146;t use
        graphics mode it is possible to run them there for the time being to facilitate testing at
        this stage.<br>
<br>
        IPR 2349 POST reports incorrect CPU cache size. This occurs very rarely (I have never
        personally seen it in all the times I have turned on a Discovery) however Simon did see it
        once when he was developing that code and the P6 actually returned the incorrect cache
        size to him &#133; ? (possible P6 bug ?)<br>
<br>
        Problem with enabling of error logging code when no SMIC card is fitted. <br>
<br>
        Also if error logging is enabled with a SMIC present then the system will boot but if
        JFLASH is run or the ECU the system will hang with the FP LCD codes flickering between
        several codes.<br>
<br>
        For best results this version of the BIOS should be used with V0.02 of the ECU which will
        be available shortly however V0.01 will work fine in the mean time.<br>
<br>
        Changes From Previous Version<br>
        Date format changed in F1 setup to be UK ie. DD/MM/YY.<br>
<br>
        Fix for IPR 2414 - Administrator password requested to enter setup.<br>
<br>
        Fix for IPR 2416 - Clear screen between inputs if password entered more than once.<br>
<br>
        Change the system error logging menu so that it is not visible when entering setup in user
        mode.<br>
<br>
        Remove floppy B: line from the setup menus as it is not possible to fit a 2nd floppy
        drive.<br>
<br>
        Fix IPR 2506 - System is 1.4 MPS table compliant however one of the table version numbers
        was incorrect and was still indicating MPS version 1.1.<br>
<br>
        Fix IPR 2429 - Discovery will now boot from a bootable CD-ROM using the onboard adaptec
        7850.<br>
<br>
        Add some INCA clock chipset programming as requested by the hardware engineers as part of
        a mod to fix the power cycling problem previously observed on the Rev C motherboards.<br>
<br>
        Reprogramming the BIOS<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:80006.BIN -O:40000 -W&lt;CR&gt;.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">&nbsp;8.00.07<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">3/9/96<br>
<br>
<br>
        8700</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This BIOS has been tested in a machine
        with 2x2940,1xSMIC and 4xProcs. In short it contains a new user binary which
        shouldn&#146;t crash now when enabling the error logging features, support for reporting
        the BIOS version to the SMA, a fix for running the keyboard controller at the correct
        speed to fix the power cycle problems with Rev C, a fix for the IRQ programming for the
        parallel port, an increased boot fail counter threshold to simplify configuration during
        production &amp; SMA processor enable / disable support.<br>
<br>
        File Information<br>
<br>
        File: 80007.bin 03-09-1996 08:31:58 262144 bytes Checksum 8700<br>
        Discovery BIOS Version 08.00.07 3rd September 1996 08:30:28<br>
        Copyright (C) 1985-1996 Apricot Computers Ltd.<br>
<br>
        Known Problems / Limitations<br>
<br>
        Still investigating the 4 processor Windows NT problem, however this is now looking like a
        BIOS issue as if it is tried with 8.00.04 it does work ?. I will be trying to narrow this
        down to which later mod has caused this to start failing, hopefully in time for the next
        release.<br>
<br>
        This BIOS has changes to the CMOS and will require a new ECU to work correctly, I will be
        working on getting that ECU release out as soon as possible (3rd / 4th September).<br>
<br>
        Please refer to Discovery BIOS Limitations document for latest information.<br>
<br>
        Changes From Previous Version<br>
<br>
        Fixed user binary to stop the hang when enabling the error logging feature.<br>
<br>
        BIOS version now correctly reported for the SMA to pick up.<br>
<br>
        Fix for keyboard controller failure when power cycling for 2+ days.<br>
<br>
        IRQ 5/7 selection for parallel port should now work correctly.<br>
<br>
        Boot fail counter threshold moved to 6 from 3 to aid the factory when building and
        configuring Discovery systems.<br>
<br>
        SMA processor Enable / Disable support.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:80007.BIN -O:40000 -W&lt;CR&gt;.&nbsp;</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.00.08<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">9/9/96<br>
<br>
<br>
        D700</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This BIOS has been tested in a machine
        with 2x2940,1xSMIC and 4xProcs. In short it contains a new user binary which should allow
        an XXPRESS SMIC to be plugged into a Discovery without POST hanging, Fix for caching of
        memory above 128MB which is what causes SCO UNIX to install slowly in a system with 192MB,
        various small modifications to sort out the processor enable/disable via the SMA, Fix for
        floppy problems when using Mitsubishi drives, MP table version placed on a switch as this
        seems to have a bearing on Windows NT systems running with 4 processors (It works when the
        MP table is 1.1?) and a warning string has been changed as it reflected incorrect
        information.<br>
<br>
        File Information<br>
<br>
        File: 80008.bin 09-09-1996 14:09:30 262144 bytes Checksum D700<br>
        Discovery BIOS Version 08.00.08 9th September 1996 14:07:59<br>
        Copyright (C) 1985-1996 Apricot Computers Ltd.<br>
<br>
        Known Problems / Limitations<br>
<br>
        This BIOS has changes to the CMOS and will require a new ECU to work correctly, I will be
        working on getting that ECU release out as soon as possible, I am currently talking to IBM
        and MCS on this issue as I suspect it is a fundamental ECU issue and not necessarily a
        problem with the code we have added ourselves. Please refer to Discovery BIOS Limitations
        document for latest information.<br>
<br>
        Changes From Previous Version<br>
<br>
        Fixed user binary to allow use of XXPRESS SMIC without hanging POST.<br>
<br>
        Caching of &gt;128MB memory now works (SCO slow install problem).<br>
<br>
        various small fixes to CMOS usage for SMA processor enable/disable code.<br>
<br>
        Floppy fix for Mitsubishi drives.<br>
<br>
        MP table version number now selectable via setup.<br>
<br>
        Warning text string updated for accuracy reasons.<br>
<br>
        Reprogramming the BIOS&nbsp;<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:80008.BIN -O:40000 -W&lt;CR&gt;.&nbsp;</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.00.09<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">12/9/96<br>
<br>
<br>
        3E00</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This BIOS has been tested in a machine
        with 2x2940,1xSMIC and 4xProcs. In short it contains a fix to allow console redirection
        within the SMA to work &amp; a safeguard which ensures error logging functionality is
        disabled if CMOS is corrupt.<br>
<br>
        File Information<br>
<br>
        File: image.bin 11-09-1996 17:07:56 262144 bytes Checksum 3E00<br>
        Discovery BIOS Version 08.00.09 11th September 1996 17:06:16<br>
        Copyright (C) 1985-1996 Apricot Computers Ltd.<br>
<br>
        Known Problems / Limitations<br>
<br>
        This BIOS requires Release 0.03 of the ECU to configure it, this ECU still has some
        problems which I am currently talking to IBM and MCS who provide the ECU to us for
        modification. Please refer to Discovery BIOS Limitations document for latest information.<br>
<br>
        Changes From Previous Version<br>
<br>
        Mod to fix console redirection from within the SMA.<br>
<br>
        Mod to ensure CMOS defaults when CMOS corrupt for enabling error logging features.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:80009.BIN -O:40000 -W&lt;CR&gt;.&nbsp;</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.00.10<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">17/9/96<br>
<br>
<br>
        2A00</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Known Problems / Limitations<br>
<br>
        This BIOS requires Release 0.04 of the ECU to configure it, this ECU will be available
        tomorrow. Please refer to Discovery BIOS Limitations document for latest information.<br>
<br>
        Changes From Previous Version<br>
<br>
        Mod to fix problem when error logging is enabled and the ECU / Jflash is run which
        currently causes the system to grind to a halt with SMI&#146;s.<br>
<br>
        Mod to change error logging defaults to Enabled.<br>
<br>
        Mod to change MP version default to V1.4.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:80010.BIN -O:40000 -W&lt;CR&gt;.&nbsp;</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.00.11<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">19/9/96<br>
<br>
<br>
        2300</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This BIOS has been tested in a machine
        with 2xProcs (200MHz 512K) running CCTEST under Windows NT Beta 4.0 MP. In short it
        contains a fix to allow the machine to work with &gt;200MHz processors which was
        previously causing problems when booting / running Windows NT MP.<br>
<br>
        Known Problems / Limitations<br>
<br>
        This BIOS requires Release 0.04 of the ECU to configure it, this ECU is available on the
        BIOS group web page. Please refer to Discovery BIOS Limitations document for latest
        information.<br>
<br>
        NOTE : This BIOS has a problem with the error logging features which is currently under
        investigation and ALL error logging should be DISABLED as they currently default to
        ENABLED.<br>
<br>
        Changes From Previous Version<br>
<br>
        Change to &#145;Safe&#146; chipset programming as provided by IPSL some time ago. The
        change sets the I/O queue depth to 1 as opposed to 8 as there are chipset errata with it
        set to 8 even though this was required as part of Intels &#145;Safe&#146; chipset
        programming values?.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:80011.BIN -O:40000 -W&lt;CR&gt;.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.00.12<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">25/9/96<br>
<br>
<br>
        8000</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">File Information<br>
<br>
        File: 80012.bin 23-09-1996 10:46:06 262144 bytes Checksum 8000<br>
        Discovery BIOS Version 08.00.12 23rd September 1996 10:44:10<br>
        Copyright (C) 1985-1996 Apricot Computers Ltd.<br>
<br>
        Known Problems / Limitations<br>
<br>
        This BIOS requires Release 0.04 of the ECU to configure it, this ECU is available on the
        BIOS group web page. Please refer to Discovery BIOS Limitations document for latest
        information.<br>
<br>
        Changes From Previous Version<br>
<br>
        Mod to fix problem with error logging being enabled causing the machine to hang or
        operating systems to trap.<br>
<br>
        Mod to ensure that the BSP number swapping code in the BIOS doesn&#146;t get confused when
        the BSP actually comes up as processor 0.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:80012.BIN -O:40000 -W&lt;CR&gt;.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.00.13<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">30/9/96<br>
<br>
<br>
        6500</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This BIOS has been tested in a machine
        with 2xProcs (200MHz 512K) running CCTEST under Windows NT Beta 4.0 MP. In short it
        contains a fix for the warm boot problem (Cirrus video chip behaving strangely under reset
        conditions), the VRM voltage monitoring thresholds have been changed as they were
        previously set to tight &amp; the SMI handler for error logging will only output the port
        80h value when the error is fatal.<br>
<br>
        File Information<br>
<br>
        File: image.bin 30-09-1996 13:43:18 262144 bytes Checksum 6500<br>
        Discovery BIOS Version 08.00.13 30th September 1996 13:41:47<br>
        Copyright (C) 1985-1996 Apricot Computers Ltd.<br>
<br>
        Known Problems / Limitations<br>
<br>
        This BIOS requires Release 0.04 of the ECU to configure it, this ECU is available on the
        BIOS group web page. Please refer to Discovery BIOS Limitations document for latest
        information.<br>
<br>
        Changes From Previous Version<br>
<br>
        Mod to fix warm boot crash. This involves a mod to wait for the Cirrus video to be
        performing its vertical blanking before issuing the reset.<br>
<br>
        Change to implement wider ranges for the VRM voltage monitoring.<br>
<br>
        Change error logging SMI handler to increase its stack size as a safety measure and to
        only output the port 80h debug value when a fatal error is detected. Please refer to
        Discovery documentation for error log definitions and Fatal/Non-Fatal errors.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:80013.BIN -O:40000 -W&lt;CR&gt;.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.00.14<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">3/10/96<br>
<br>
<br>
        6600</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This BIOS has been tested in a machine
        with 2xProcs (200MHz 512K), 1x2940 &amp; 1x592 running Winthrax under Windows NT V3.51MP.
        In short it contains a fix for the 3COM 592 EISA network card when Bus error logging is
        enabled.<br>
<br>
        File Information<br>
<br>
        File: image.bin 03-10-1996 08:17:22 262144 bytes Checksum 6600<br>
        Discovery BIOS Version 08.00.14 3rd October 1996 08:15:52<br>
        Copyright (C) 1985-1996 Apricot Computers Ltd.<br>
<br>
        Known Problems / Limitations<br>
<br>
        This BIOS requires Release 0.04 of the ECU to configure it, this ECU is available on the
        BIOS group web page. Please refer to Discovery BIOS Limitations document for latest
        information.<br>
<br>
        Changes From Previous Version<br>
<br>
        Workaround for the 3COM 592 EISA network card under Windows NT &amp; Netware. The 3COM
        card generates EISA Bus Timeout errors which result in the EISA bus being reset and thus
        loss of various peripherals which are on the ISA bus Eg. Floppy / Serial and RTC &#133;.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:80014.BIN -O:40000 -W&lt;CR&gt;.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.00<br>
        Release<br>
<br>
        checksum<br>
<br>
        PN 157550SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">7/10/96<br>
<br>
<br>
        3200</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">File Information<br>
<br>
        File: image.bin 03-10-1996 15:18:30 262144 bytes Checksum 3200<br>
        Discovery BIOS Version 08.00.00 3rd October 1996 15:16:58<br>
        Copyright (C) 1985-1996 Apricot Computers Ltd.<br>
<br>
        Known Problems / Limitations<br>
<br>
        This BIOS requires Release 1.00 of the ECU to configure it, this ECU is available on the
        BIOS group web page. Please refer to Discovery BIOS Limitations document for latest
        information.<br>
<br>
        Changes From Previous Version<br>
<br>
        Version number changed for factory release.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:800.BIN -O:40000 -W&lt;CR&gt;.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.01.01<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">9/1/97<br>
<br>
<br>
        2E00</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Known Problems / Limitations<br>
<br>
        This BIOS requires Release 1.00 of the ECU to configure it, this ECU is available on the
        BIOS group web page. Please refer to Discovery BIOS Limitations document for latest
        information.<br>
<br>
        Changes From Previous Version<br>
<br>
        Change signon to be &quot;FT4200&quot; rather than &quot;Discovery&quot;.<br>
<br>
        Fixed a bug highlighted during testing of next version of ECU (not yet released) where the
        Adaptec Chips could never be enabled.<br>
<br>
        Fixed a bug highlighted during testing of Win95 OSR2 where CMOS was corrupted by its
        Enhanced Plug and Play Configure during BOOT (caused problems next Boot!).<br>
<br>
        Added support for Processor Stepping Data for P6s B1 stepping (And removed P6 C0 support
        to make room).<br>
<br>
        Reprogramming the BIOS<br>
<brr>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:80101.BIN -O:40000 -W&lt;CR&gt;.&nbsp;</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Release 8.01<br>
<br>
        checksum<br>
<br>
        PN 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">30/01/97<br>
<br>
<br>
        5000</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Known Problems / Limitations<br>
<br>
        This BIOS requires Release 1.00 of the ECU to configure it.<br>
<br>
        Changes From Previous Version<br>
<br>
        Version number changed for factory release.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
<br>
        JFLASH -F:801.BIN -O:40000 -W&lt;CR&gt;.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.02.01<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">13/03/97<br>
<br>
<br>
        1C00</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Changes From Previous Version<br>
<br>
        Fixed PRF 01780 - 8x64MB Dimms in Discovery. NT will not communicate with the floppy
        drive.<br>
<br>
        Fixed IPR 03202 - FT4200 2Gb system only counts to 32Mb RAM.<br>
<br>
        Known Problems / Limitations<br>
<br>
        This BIOS requires Release 1.00 of the ECU to configure it.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Preferred method: Use recovery disk.<br>
<br>
        Alternate method: Using JFLASH.EXE the following command line should be used :<br>
        JFLASH -F:80101.BIN -O:40000 -W&lt;CR&gt;.<br>
<br>
        Testing done by BIOS Group<br>
<br>
        Test Board Software Result <br>
<br>
        1 HB84769 SN602112, 4x256Mb BIOS Memory Test Pass (1Gb found) <br>
<br>
        2 HB84769 SN602112, 4x256Mb TES640 DMA Test Pass <br>
<br>
        3 HB84769 SN602112, 4x256Mb WinNT Pass (Boots and shows 1Gb) <br>
<br>
        4 HB84769 SN602112, 2x256Mb BIOS Memory Test Pass (512Mb found) <br>
<br>
        5 HB84769 SN602112, 2x256Mb TES640 DMA Test Pass <br>
<br>
        6 HB84769 SN602112, 2x256Mb WinNT Pass (Boots and shows 512Mb) <br>
<br>
        7 HB84769 SN602112, 1x32Mb Dos, Norton SI Pass (Normal Speed) <br>
<br>
        8 HB84769 SN602112, 1x32Mb Visual Observation and What.EXE on Binary Pass (Signon Version
        and What String Correct) <br>
<br>
        9 HB84769 SN602112, 1x32Mb WinNT4.0 Pass (Boots) </font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.02.02<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">25/04/97<br>
<br>
<br>
        2A00</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Changes From Previous Version<br>
<br>
        Fixed IPR 03164 - Discovery will not boot with 8x128MB DIMMs.<br>
<br>
        Fixed IPR 03202 - Discovery will not boot with 8x256MB DIMMs.<br>
<br>
        Known Problems / Limitations<br>
<br>
        The front panel displays the flashing error code 222F when booting with 8x256MB DIMMs.<br>
<br>
        NT hangs soon after booting with 8x256MB DIMMs installed.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
        JFLASH -F:80202.BIN -O:40000 -W&lt;CR&gt;.<br>
<br>
        Testing done by BIOS Group<br>
<br>
        All testing performed on HB84769/SN602112<br>
<br>
        </font><table border="0" cellpadding="2">
<tr>
<td valign="top"><font size="2">Test</font></td>
<td valign="top"><font size="2">DRAM configuration</font></td>
<td valign="top"><font size="2">Software</font></td>
<td valign="top"><font size="2">Result</font></td>
</tr>
<tr>
<td valign="top"><font size="2">1</font></td>
<td valign="top"><font size="2">256MB in slot 2</font></td>
<td valign="top"><font size="2">BIOS Memory Test<br>
            Boot MSDOS 6.22<br>
            Boot NT Server 3.51</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 256MB found)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">2</font></td>
<td valign="top"><font size="2">256MB in slots 2,4</font></td>
<td valign="top"><font size="2">BIOS Memory Test<br>
            Boot MSDOS 6.22<br>
            Boot NT Server 3.51</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 512MB found)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">3</font></td>
<td valign="top"><font size="2">256MB in slots 2,4,6,8</font></td>
<td valign="top"><font size="2">BIOS Memory Test<br>
            Boot MSDOS 6.22<br>
            Boot NT Server 3.51</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 1GB found)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">4</font></td>
<td valign="top"><font size="2">256MB in all 8 slots</font></td>
<td valign="top"><font size="2">BIOS Memory Test<br>
            Boot MSDOS 6.22<br>
            Boot NT Server 3.51</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 2GB found). NT hangs later.</font></td>
</tr>
<tr>
<td valign="top"><font size="2">5</font></td>
<td valign="top"><font size="2">128MB in slot 2</font></td>
<td valign="top"><font size="2">BIOS Memory Test<br>
            Boot MSDOS 6.22</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 128MB found)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">6</font></td>
<td valign="top"><font size="2">128MB in slots 2,4</font></td>
<td valign="top"><font size="2">BIOS Memory Test<br>
            Boot MSDOS 6.22</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 256MB found)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">7</font></td>
<td valign="top"><font size="2">128MB in slots 2,4,6,8</font></td>
<td valign="top"><font size="2">BIOS Memory Test<br>
            Boot MSDOS 6.22</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 512MB found)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">8</font></td>
<td valign="top"><font size="2">128MB in all 8 slots</font></td>
<td valign="top"><font size="2">BIOS Memory Test<br>
            Boot MSDOS 6.22</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 1GB found).</font></td>
</tr>
<tr>
<td valign="top"><font size="2">9</font></td>
<td valign="top"><font size="2">64MB in slots 2,4,6,8</font></td>
<td valign="top"><font size="2">BIOS Memory Test<br>
            Boot MSDOS 6.22<br>
            Boot NT Server 3.51</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 256 MB found).</font></td>
</tr>
<tr>
<td valign="top"><font size="2">10</font></td>
<td valign="top"><font size="2">64MB in slots 2,4,6,8</font></td>
<td valign="top"><font size="2">Visual Observation and WHAT.EXE on Binary</font></td>
<td valign="top"><font size="2">Pass<br>
            (Sign-on Version and What String Correct)</font></td>
</tr>
        </table>
        </td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.02.03<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">22/05/97<br>
<br>
<br>
        9700</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Changes From Previous Version<br>
<br>
        Fixed NT hang with 2Gb of RAM.<br>
<br>
        Fixed boot failure with different DIMM sizes in banks 1 and 2.<br>
<br>
        Known Problems / Limitations<br>
<br>
        Possible reduction in performance when mixing different sized double-sided DIMMs or using
        single sided DIMMs.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
        JFLASH -F:80203.BIN -O:40000 -W&lt;CR&gt;.<br>
<br>
        Testing done by BIOS Group<br>
<br>
        All testing performed on HB84769/SN602112<br>
        </font><table border="0" cellpadding="2">
<tr>
<td valign="top"><font size="2">Test</font></td>
<td valign="top"><font size="2">DRAM configuration</font></td>
<td valign="top"><font size="2">Software</font></td>
<td valign="top"><font size="2">Result</font></td>
</tr>
<tr>
<td valign="top"><font size="2">1</font></td>
<td valign="top"><font size="2">64MB in slot 2</font></td>
<td valign="top"><font size="2">Boot MSDOS 6.22</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 64MB found)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">2</font></td>
<td valign="top"><font size="2">64MB in slots 1,2</font></td>
<td valign="top"><font size="2">Boot MSDOS 6.22</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 128MB found)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">3</font></td>
<td valign="top"><font size="2">256MB in slots 1<br>
            64MB in slot 2</font></td>
<td valign="top"><font size="2">Boot MSDOS 6.22</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 320MB found)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">4</font></td>
<td valign="top"><font size="2">256MB in slots 1,3,5,7<br>
            64MB in slots 2,4,6,8</font></td>
<td valign="top"><font size="2">Boot MSDOS 6.22</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 1.25GB found).</font></td>
</tr>
<tr>
<td valign="top"><font size="2">5</font></td>
<td valign="top"><font size="2">64MB in slots 1,3,5,7<br>
            256MB in slots 2,4,6,8</font></td>
<td valign="top"><font size="2">Boot MSDOS 6.22</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 1.25GB found)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">6</font></td>
<td valign="top"><font size="2">32MB in slot 2<br>
            64MB in slot 1</font></td>
<td valign="top"><font size="2">Boot MSDOS 6.22</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 96MB found)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">7</font></td>
<td valign="top"><font size="2">256MB in slots 3,4</font></td>
<td valign="top"><font size="2">Boot MSDOS 6.22</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots and 512MB found)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">8</font></td>
<td valign="top"><font size="2">256MB in all 8 slots</font></td>
<td valign="top"><font size="2">Boot MSDOS 6.22<br>
            Boot NT Server 4.11<br>
            Run NT Explorer</font></td>
<td valign="top"><font size="2">Pass<br>
            (Boots, 1GB found and NT Explorer runs)</font></td>
</tr>
<tr>
<td valign="top"><font size="2">9</font></td>
<td valign="top"><font size="2">64MB in slot 2</font></td>
<td valign="top"><font size="2">Visual Observation and WHAT.EXE on Binary</font></td>
<td valign="top"><font size="2">Pass<br>
            (Sign-on Version and What String Correct)</font></td>
</tr>
        </table>
        </td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.02<br>
        Release<br>
<br>
        checksum<br>
<br>
        PN 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">19/06/97<br>
<br>
<br>
        A100</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Known Problems / Limitations<br>
<br>
        Memory timings taken from DIMMs fitted in first bank and assumed to be the same for the
        second bank.<br>
<br>
        Possible reduction in performance when mixing different sized double-sided DIMMs or using
        single sided DIMMs.<br>
<br>
        Changes From Previous Version (8.01)<br>
<br>
        Problems with 128MB and 256MB DIMMs fixed (PRF 01780, IPR 03202, IPR 03164, IPR 03637 and
        IPR 03638)<br>
<br>
        Version number changed for factory release.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
        JFLASH -F:802.BIN -O:40000 -W&lt;CR&gt;. </font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.03.01<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">19/08/97<br>
<br>
<br>
        6200</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Changes From Previous Version<br>
<br>
        Master Latency Timer reduced to 72 clocks.<br>
<br>
        Fixed IPR 03969. Cache size now correctly reported for processors with 1MB L2 cache.<br>
<br>
        Fixed PRF 001956. Intel Pro 100B Network card can now be installed under NT<br>
<br>
        Known Problems / Limitations<br>
<br>
        None.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
        JFLASH -F:80301.BIN -O:40000 -W&lt;CR&gt;.<br>
<br>
        Testing done by BIOS Group<br>
        </font><table border="0" cellpadding="2" width="100%">
<tr>
<td align="center" valign="top" width="9%"><font size="2">Test</font></td>
<td valign="top" width="32%"><font size="2">Configuration</font></td>
<td valign="top" width="32%"><font size="2">Test Procedure</font></td>
<td valign="top" width="28%"><font size="2">Result</font></td>
</tr>
<tr>
<td align="center" valign="top" width="9%"><font size="2">1</font></td>
<td valign="top" width="32%"><font size="2">HB84769/SN602112<br>
            MS-DOS 6.22<br>
            PCI.EXE 2.2</font></td>
<td valign="top" width="32%"><font size="2">Boot MSDOS 6.22 and check bit settings of
            Master Latency Timer register with PCI.EXE 2.2</font></td>
<td valign="top" width="28%"><font size="2">Pass</font></td>
</tr>
<tr>
<td align="center" valign="top" width="9%"><font size="2">2</font></td>
<td valign="top" width="32%"><font size="2">HA81904, S/N 442547 with 4 processors with 1MB
            L2 cache.</font></td>
<td valign="top" width="32%"><font size="2">Boot machine and note cache size reported by
            POST</font></td>
<td valign="top" width="28%"><font size="2">Pass<br>
            Cache size displayed as 1M</font></td>
</tr>
<tr>
<td align="center" valign="top" width="9%"><font size="2">3</font></td>
<td valign="top" width="32%"><font size="2">HA81904, S/N 442547 with 4 processors with
            512K L2 cache.</font></td>
<td valign="top" width="32%"><font size="2">Boot machine and note cache size reported by
            POST</font></td>
<td valign="top" width="28%"><font size="2">Pass<br>
            Cache size displayed as 512K</font></td>
</tr>
<tr>
<td align="center" valign="top" width="9%"><font size="2">4</font></td>
<td valign="top" width="32%"><font size="2">HA81904, S/N 442547<br>
            Intel Pro 100B network card<br>
            MS-DOS 6.22<br>
            PCI.EXE 2.2</font></td>
<td valign="top" width="32%"><font size="2">Boot MSDOS and check that memory space for
            card is enabled using PCI.EXE</font></td>
<td valign="top" width="28%"><font size="2">Pass</font></td>
</tr>
<tr>
<td align="center" valign="top" width="9%"><font size="2">5</font></td>
<td valign="top" width="32%"><font size="2">HA81904, S/N 442547<br>
            Intel Pro 100B network card<br>
            NT Server 4</font></td>
<td valign="top" width="32%"><font size="2">Boot NT and add card and driver. Check network
            can be accessed via this card.</font></td>
<td valign="top" width="28%"><font size="2">Pass</font></td>
</tr>
<tr>
<td align="center" valign="top" width="9%"><font size="2">6</font></td>
<td valign="top" width="32%"><font size="2">HB84769/SN602112<br>
            MS-DOS 6.22</font></td>
<td valign="top" width="32%"><font size="2">Visual Observation and WHAT.EXE on Binary</font></td>
<td valign="top" width="28%"><font size="2">Pass<br>
            (Sign-on Version and What String Correct)</font></td>
</tr>
        </table>
        </td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.03.02<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">19/08/97<br>
<br>
<br>
        FA00</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Changes From Previous Version<br>
<br>
        Fixed IPR 04064. Application processors disabled when AMI RAID card installed.<br>
<br>
        Fixed IPR 04112. Intel Pro 100B Network card now works in slot P2. (IPR 02978 may also be
        fixed by this modification)<br>
<br>
        Fixed IPR 04105. Cache size now correctly displayed for 1M processors in setup screens.<br>
<br>
        Known Problems / Limitations<br>
<br>
        Interrupts for PCI cards installed in slots 4,5,6 may not work.<br>
<br>
        PCI cards which are installed without allocating an IRQ using the ECU may fail to obtain
        an interrupt even though there are interrupt lines apparently available.<br>
<br>
        A PCI to PCI bridge may cause interrupts for devices on that bridge and all
        higher-numbered bridges to fail <br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
        JFLASH -F:80302.BIN -O:40000 -W&lt;CR&gt;.<br>
<br>
        Testing done by BIOS Group<br>
        </font><table border="0" cellpadding="2" width="100%">
<tr>
<td align="center" valign="top" width="9%"><font size="2">Test</font></td>
<td valign="top" width="32%"><font size="2">Configuration</font></td>
<td valign="top" width="32%"><font size="2">Test Procedure</font></td>
<td valign="top" width="28%"><font size="2">Result</font></td>
</tr>
<tr>
<td align="center" valign="top" width="9%"><font size="2">1</font></td>
<td valign="top" width="32%"><font size="2">HC854848/SN713388 with 4 processors</font></td>
<td valign="top" width="32%"><font size="2">Ensure that SMIC displays flash boot message
            at end of POST</font></td>
<td valign="top" width="28%"><font size="2">Pass</font></td>
</tr>
<tr>
<td align="center" valign="top" width="9%"><font size="2">2</font></td>
<td valign="top" width="32%"><font size="2">HC854848/SN713388 with 4 processors</font></td>
<td valign="top" width="32%"><font size="2">Boot machine and check no application
            processors have been disabled</font></td>
<td valign="top" width="28%"><font size="2">Pass</font></td>
</tr>
<tr>
<td align="center" valign="top" width="9%"><font size="2">3</font></td>
<td valign="top" width="32%"><font size="2">HA81904, S/N 442547 with single processor.<br>
            3C905 in slot 2<br>
            MSDOS 6.22<br>
            PCI.EXE V2.2<br>
            3C90XCFG.EXE V2.1</font></td>
<td valign="top" width="32%"><font size="2">Allocate IRQ 11 to 3C905 with ECU. Use PCI.EXE
            to check IRQ 11 allocated. Run 3C90XCFG.EXE interrupt test.</font></td>
<td valign="top" width="28%"><font size="2">Pass<br>
            </font></td>
</tr>
<tr>
<td align="center" valign="top" width="9%"><font size="2">4</font></td>
<td valign="top" width="32%"><font size="2">HA81904, S/N 442547 with 1 processors with
            1MByte L2 cache.</font></td>
<td valign="top" width="32%"><font size="2">Note cache size reported by System Summary and
            Advanced/Cache control menu screens in Setup</font></td>
<td valign="top" width="28%"><font size="2">Pass<br>
            Cache size displayed as 1024k in both screens</font></td>
</tr>
<tr>
<td align="center" valign="top" width="9%"><font size="2">5</font></td>
<td valign="top" width="32%"><font size="2">HA81904, S/N 442547 with 1 processors with
            512KByte L2 cache.</font></td>
<td valign="top" width="32%"><font size="2">Note cache size reported by System Summary and
            Advanced/Cache control menu screens in Setup</font></td>
<td valign="top" width="28%"><font size="2">Pass<br>
            Cache size displayed as 512k in both screens</font></td>
</tr>
<tr>
<td align="center" valign="top" width="9%"><font size="2">6</font></td>
<td valign="top" width="32%"><font size="2">HA81904, S/N 442547<br>
            MS-DOS 6.22</font></td>
<td valign="top" width="32%"><font size="2">Visual Observation and WHAT.EXE on Binary</font></td>
<td valign="top" width="28%"><font size="2">Pass<br>
            (Sign-on Version and What String Correct)</font></td>
</tr>
        </table>
        </td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">8.03<br>
        Release<br>
<br>
        checksum<br>
<br>
        PN 157550SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">03/09/97<br>
<br>
<br>
        D700</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Known Problems / Limitations<br>
<br>
        Memory timings taken from DIMMs fitted in first bank and assumed to be the same for the
        second bank.<br>
<br>
        Possible reduction in performance when mixing different sized double-sided DIMMs or using
        single sided DIMMs.<br>
<br>
        Interrupts for PCI cards installed in slots 4,5,6 may not work.<br>
<br>
        PCI cards which are installed without allocating an IRQ using the ECU may fail to obtain
        an interrupt even though there are interrupt lines apparently available.<br>
<br>
        A PCI to PCI bridge may cause interrupts for devices on that bridge and all
        higher-numbered bridges to fail <br>
<br>
        Changes From Previous Version (8.02)<br>
<br>
        Fixed IPR 04064. Application processors not now disabled when AMI RAID card installed.<br>
<br>
        Fixed IPR 04112. Intel Pro 100B Network card now works in slot P2.<br>
<br>
        Fixed IPR 04105. Cache size now correctly displayed for 1M processors in setup screens.<br>
<br>
        Copyright end-date changed to 1997.<br>
<br>
        Version number changed for factory release.<br>
<br>
        Reprogramming the BIOS<br>
<br>
        Using JFLASH.EXE the following command line should be used :<br>
        JFLASH -F:803.BIN -O:40000 -W&lt;CR&gt;.</font></td>
</tr>
<tr>
<td valign="top" colspan="3" bgcolor="#CCCCCC"><a name="smic"></a><strong><font size="2">Discovery
        SMIC BIOS</font></strong></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">2.00.01<br>
        Beta<br>
<br>
        Checksum<br>
<br>
        P/N 157770SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">26/4/96<br>
<br>
<br>
        C000</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">The object of this release is to provide
        the latest software to the field.<br>
<br>
        File Details<br>
        Length:16kB<br>
        Target Device utility AMD 29F010 (Apricot part # 12327230<br>
<br>
        Contents<br>
        Inventory reporting (CPU, L2 cache, Memory, EISA &amp; PCI cards, Serial, Parallel, and
        floppy)<br>
<br>
        Known omissions<br>
        SMIC pages 0, 1, 3, 4, 6, 7<br>
<br>
        Disable individual CPU&#146;s not implemented<br>
<br>
        FP_PARALLELMODE always set to zero<br>
<br>
        Checking POST error log for DIMM errors not implemented<br>
<br>
        Setting up Additional error log information to indicate which DIMM and PCI failed<br>
<br>
        Additional Information<br>
        This BIOS must be used in conjunction with the Discovery BIOS version 8.00.02<br>
<br>
        Debug messages have been left on to aid in FPSC development<br>
<br>
        Known problems<br>
        MP table count and table length seem inconsistent<br>
<br>
        Testing<br>
        Not all combinations of PCI, EISA, CPU and DIMM&#146;s have been tested. <br>
<br>
        Full SMI testing has not been completed. Various combinations have been tried to prove
        basic flow.</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">2.00.02<br>
        BETA<br>
<br>
        checksum<br>
<br>
        PN 157770SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">20/5/96<br>
<br>
<br>
        B000</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Contents<br>
<br>
        SMICPG0: Dummy Option ROM<br>
<br>
        SMICPG1 : POST call sequencer and decision logic<br>
<br>
        SMICPG2 : Inventory reporting (CPU, L2 cache, Memory, EISA &amp; PCI cards, Serial,
        Parallel, and Floppy)<br>
<br>
        SMICPG3 : Console Redirection<br>
<br>
        SMICPG4 <br>
<br>
        SMICPG5 : Miscellaneous FPSC - Variable setting<br>
<br>
        SMICPG6 : Self Test<br>
<br>
        SMICPG7 : Flash Disk<br>
<br>
        SMIC option ROM checking.<br>
<br>
        Known omissions<br>
<br>
        Updating of the Voltage Descriptor inside the SMI Handler. Due to a new variable being
        defined on the day of release.<br>
<br>
        Checking of the error log for failed CPU&#146;s not implemented until Fault Resilient
        Booting completed. This may not be necessary depending on how the processors are disabled/
        enabled.<br>
<br>
        FP_PARALLELMODE always set to zero<br>
<br>
        Additional information<br>
<br>
        This BIOS must be used in conjunction with the Discovery BIOS version 8.00.03<br>
<br>
        The SMIC needs to be executed in ROM Space at 0C800h so the jumper on board needs to be
        set to the left hand position, when the board has the connector towards you.<br>
<br>
        If no Front Panel is connected, the SMIC will take 2 minutes before reporting the error. <br>
<br>
        If the message &quot;SMIC option ROM conflict&quot; appears, the jumper may be in the
        incorrect setting.<br>
<br>
        The corresponding userbinary, has been copied to the Motherboard BIOS space and checked in
        ready for the relevant BIOS release. <br>
<br>
        Known problems<br>
<br>
        The Flash Disk utility does not run correctly.<br>
<br>
        JFlash will not program the SMIC BIOS.<br>
<br>
        What -f strings<br>
<br>
        File: smic.bin 17-05-1996 16:20:44 131072 bytes&nbsp;</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">2.00.04<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157770SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">29/8/96<br>
<br>
<br>
        3A00</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Programming<br>
<br>
        Target device: AMD 29F010 (Apricot part # 12327230)<br>
<br>
        Contents<br>
<br>
        SMICPG0: Dummy Option ROM<br>
<br>
        SMICPG1 : POST call sequencer and decision logic<br>
<br>
        SMICPG2 : Inventory reporting (CPU, L2 cache, Memory, EISA &amp; PCI cards, Serial,
        Parallel, and Floppy)<br>
<br>
        SMICPG3 : Console Redirection<br>
<br>
        SMICPG4 <br>
<br>
        SMICPG5 : Miscellaneous FPSC - Variable setting<br>
<br>
        SMICPG6 : Self Test<br>
<br>
        SMICPG7 : Flash Disk<br>
<br>
        IPR 2525 Fixed. The BIOS version reporting requires the motherboard BIOS 8_00_07 or
        greater to be used inc onjunction with SMIC 2_00_04. Motherboard BIOS 8_00_07 is not yet
        available.<br>
<br>
        IPR 2519, IPR 2517, IPR 2516 Fixed. PCI slot numbering now correct in the SMIC. <br>
<br>
        EISA and PCI LAN cards now supported - EISA 3C592, PCI 3C595<br>
<br>
        IPR 2518, FP_PARALLELMODE now implemented.<br>
<br>
        IPR 2518, The correct data is reported to the SMA<br>
<br>
        IPR 2523, SMIC is reporting processor types correctly.<br>
<br>
        Known omissions<br>
<br>
        Updating one of the Voltage Descriptor inside the SMI Handler.<br>
<br>
        Additional information<br>
<br>
        If no Front Panel is connected, the SMIC will take 2 minutes before reporting the error. <br>
<br>
        What -f strings<br>
<br>
        File: smic.bin 28-08-1996 16:35:46 131072 bytes<br>
        SMIC BIOS Version 2.00.04<br>
        Copyright © 1995-1996 Apricot Computers Ltd&nbsp;</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">2.00.05<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157770SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">10/9/96<br>
<br>
<br>
        5D00</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Programming<br>
<br>
        Target device: AMD 29F010 (Apricot part # 12327230)<br>
        Utility: jflash -smic -p:C8 -q -f:smic.bin<br>
<br>
        Contents<br>
<br>
        SMICPG0: Dummy Option ROM<br>
<br>
        SMICPG1 : POST call sequencer and decision logic<br>
<br>
        SMICPG2 : Inventory reporting (CPU, L2 cache, Memory, EISA &amp; PCI cards, Serial,
        Parallel, and Floppy)<br>
<br>
        SMICPG3 : Console Redirection<br>
<br>
        SMICPG4 <br>
<br>
        SMICPG5 : Miscellaneous FPSC - Variable setting<br>
<br>
        SMICPG6 : Self Test<br>
<br>
        SMICPG7 : Flash Disk<br>
<br>
        The correct voltage Descriptors are now updated inside the SMI Handler.<br>
<br>
        IPR 2522 : Disabled processor now reported correctly.<br>
<br>
        IPR 2524 : Memory configuration now reported correctly.<br>
<br>
        IPR 2761 : Processor Voltages now reported correctly.<br>
<br>
        IPR 2564 : Processors can now be disabled by the SMA.<br>
<br>
        IPR 2518 : Parallel Port IRQ now reported correctly.<br>
<br>
        XXPRESS SMIC cards will not hang on Discovery board.<br>
<br>
        Additional information<br>
<br>
        The new SMIC release should be used with motherboard BIOS 8.00.08for full functionality.<br>
<br>
        If no Front Panel is connected, the SMIC will take 2 minutes before reporting the error. <br>
<br>
        Known problems<br>
<br>
        Console Re-direction hangs when requested from the SMA.<br>
<br>
        What -f strings<br>
<br>
        File: smic.bin 09-09-1996 14:39:02 131072 bytes<br>
        SMIC BIOS Version 2.00.05<br>
        Copyright © 1995-1996 Apricot Computers Ltd&nbsp;</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">2.00.06<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157770SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">11/9/96<br>
<br>
<br>
        6700</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Programming<br>
<br>
        Target device: AMD 29F010 (Apricot part # 12327230)<br>
        Utility: jflash -smic -p:C8 -q -f:smic.bin<br>
<br>
        Contents<br>
<br>
        SMICPG0: Dummy Option ROM<br>
<br>
        SMICPG1 : POST call sequencer and decision logic<br>
<br>
        SMICPG2 : Inventory reporting (CPU, L2 cache, Memory, EISA &amp; PCI cards, Serial,
        Parallel, and Floppy)<br>
<br>
        SMICPG3 : Console Redirection<br>
<br>
        SMICPG4 <br>
<br>
        SMICPG5 : Miscellaneous FPSC - Variable setting<br>
<br>
        SMICPG6 : Self Test<br>
<br>
        SMICPG7 : Flash Disk<br>
<br>
        IPR 2559 : Pass through mode now works.<br>
<br>
        Support added for 3Com cards 900 and 905<br>
<br>
        Additional information<br>
<br>
        The new SMIC release should be used with motherboard BIOS 8.00.09 to work correctly.<br>
<br>
        If no Front Panel is connected, the SMIC will take 2 minutes before reporting the error. <br>
<br>
        What -f strings<br>
<br>
        File: smic.bin 11-09-1996 11:08:02 131072 bytes<br>
        SMIC BIOS Version 2.00.06<br>
        Copyright © 1995-1996 Apricot Computers Ltd&nbsp;</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">2.00.07<br>
        Beta<br>
<br>
        checksum<br>
<br>
        PN 157770SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">30/9/96<br>
<br>
<br>
        6600</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Programming<br>
<br>
        Target device: AMD 29F010 (Apricot part # 12327230)<br>
        Utility: jflash -smic -p:C8 -q -f:smic.bin<br>
<br>
        Contents<br>
<br>
        SMICPG0: Dummy Option ROM<br>
<br>
        SMICPG1 : POST call sequencer and decision logic<br>
<br>
        SMICPG2 : Inventory reporting (CPU, L2 cache, Memory, EISA &amp; PCI cards, Serial,
        Parallel, and Floppy)<br>
<br>
        SMICPG3 : Console Redirection<br>
<br>
        SMICPG4 <br>
<br>
        SMICPG5 : Miscellaneous FPSC - Variable setting<br>
<br>
        SMICPG6 : Self Test<br>
<br>
        SMICPG7 : Flash Disk<br>
<br>
        SMI Error Logging problem fixed.<br>
<br>
        CPU Card detection now sets the tested bit in the descriptor which allows the SMA to
        continue and display the CPU&#146;s present on the card.<br>
<br>
        Additional information<br>
<br>
        The new SMIC release should be used with motherboard BIOS 8.00.09 or later to work
        correctly.<br>
<br>
        If no Front Panel is connected, the SMIC will take 2 minutes before reporting the error. <br>
<br>
        What -f strings<br>
<br>
        File: smic.bin 11-09-1996 13:48:18 131072 bytes<br>
        SMIC BIOS Version 2.00.07<br>
        Copyright © 1995-1996 Apricot Computers Ltd&nbsp;</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">2.00<br>
        Release<br>
<br>
        checksum<br>
<br>
        PN 158489SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">7/10/96<br>
<br>
<br>
        6500</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Programming<br>
<br>
        Target device: AMD 29F010 (Apricot part # 12327230)<br>
        Utility: jflash -smic -p:C8 -q -f:smic.bin<br>
<br>
        Contents<br>
<br>
        SMICPG0: Dummy Option ROM<br>
<br>
        SMICPG1 : POST call sequencer and decision logic<br>
<br>
        SMICPG2 : Inventory reporting (CPU, L2 cache, Memory, EISA &amp; PCI cards, Serial,
        Parallel, and Floppy)<br>
<br>
        SMICPG3 : Console Redirection<br>
<br>
        SMICPG4 <br>
<br>
        SMICPG5 : Miscellaneous FPSC - Variable setting<br>
<br>
        SMICPG6 : Self Test<br>
<br>
        SMICPG7 : Flash Disk<br>
<br>
        Additional information<br>
<br>
        The new SMIC release should be used with motherboard BIOS 8.00 to work correctly.<br>
<br>
        If no Front Panel is connected, the SMIC will take 2 minutes before reporting the error. <br>
<br>
        The Part Number has changed from 157770SW to 158489SW to align with the entry in the
        MANMAN database.<br>
<br>
        What -f strings<br>
<br>
        File: smic.bin 04-10-1996 09:35:04 131072 bytes<br>
        SMIC BIOS Version 2.00<br>
        Copyright © 1995-1996 Apricot Computers Ltd&nbsp;</font></td>
</tr>
<tr>
<td valign="top" colspan="3" bgcolor="#CCCCCC"><a name="fpsc"></a><font size="2"><strong>Discovery
        / Shogun FPSC firmware disk</strong></font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">BETA 1A<br>
<br>
        PN 158022SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">17/6/96</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This is the initial release of the
        Discovery / Shogun Front Panel Systems<br>
<br>
        Controller (FPSC) firmware, version 4.013, and contains the following binaries,</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">1.00<br>
        Release<br>
<br>
        PN 158022SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">9/10/96</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Binary for EVEN address EPROM (IC3):
        158020SW.BIN<br>
<br>
        Binary for ODD address EPROM (IC2): 158019SW.BIN<br>
<br>
        Binary for FLASH ROM (IC1): 158018SW.BIN<br>
<br>
        Known Bugs and Limitations<br>
<br>
        New voltage variables (shown below) were introduced for the Discovery project - the
        associated threshold values for these variables are at present undefined:<br>
<br>
        SCMB1V5AVoltage <br>
<br>
        SCMB1V5BVoltage <br>
<br>
        SCDC3Voltage <br>
<br>
        SCMB3V3Voltage <br>
<br>
        MB3V3Voltage <br>
<br>
        MB1V5AVoltage <br>
<br>
        MB1V5BVoltage <br>
<br>
        DC3Voltage <br>
<br>
        MBCPU_1_Voltage <br>
<br>
        MBCPU_2_Voltage <br>
<br>
        CARDCPU_1_Voltage <br>
<br>
        CARDCPU_2_Voltage <br>
<br>
        SCMBCPU_1_Voltage <br>
<br>
        SCMBCPU_2_Voltage <br>
<br>
        SCCARDCPU_1_Voltage <br>
<br>
        SCCARDCPU_2_Voltage <br>
<br>
        File List<br>
<br>
        Volume in drive A is 158022SW<br>
<br>
        Volume Serial Number is 6C9D-54B9<br>
<br>
        Directory of A:\<br>
<br>
        10/08/96 02:10p 131,072 158020SW.BIN<br>
        10/08/96 02:12p 131,072 158019SW.BIN<br>
        10/08/96 02:10p 131,072 158021SW.BIN<br>
<br>
        3 File(s) 393,216 bytes<br>
<br>
        1,064,448 bytes free</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Beta 2A<br>
<br>
        PN 158022SW.</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">28/11/96</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Introduction<br>
<br>
        This is the third release of this product for the Discovery Server System.<br>
<br>
        Binary for EVEN address EPROM (IC3): 158020SW.BIN<br>
<br>
        Binary for ODD address EPROM (IC2): 158019SW.BIN<br>
<br>
        Binary for FLASH ROM (IC1): 158021SW.BIN<br>
<br>
        Changes Since Last Release<br>
<br>
        Incorporated fixes for IPR&#146;s - see 0, and added threshold values for the following
        variables:<br>
<br>
        SCMB1V5AVoltage <br>
<br>
        SCMB1V5BVoltage <br>
<br>
        SCDC3Voltage <br>
<br>
        SCMB3V3Voltage <br>
<br>
        MB3V3Voltage <br>
<br>
        MB1V5AVoltage <br>
<br>
        MB1V5BVoltage <br>
<br>
        DC3Voltage <br>
<br>
        MBCPU_1_Voltage <br>
<br>
        MBCPU_2_Voltage <br>
<br>
        CARDCPU_1_Voltage <br>
<br>
        CARDCPU_2_Voltage <br>
<br>
        SCMBCPU_1_Voltage <br>
<br>
        SCMBCPU_2_Voltage <br>
<br>
        SCCARDCPU_1_Voltage <br>
<br>
        SCCARDCPU_2_Voltage <br>
<br>
        PRF&#146;s, IPR&#146;s Fixed since last release<br>
<br>
        02704<br>
<br>
        02960<br>
<br>
        Known Bugs and Limitations<br>
<br>
        None.<br>
<br>
        File List<br>
<br>
        Disk #1 /1<br>
<br>
        Volume in drive A is 158022SW<br>
<br>
        Volume Serial Number is B4DA-E377<br>
<br>
        Directory of A:\<br>
<br>
        11/28/96 01:16p 131,072 158021SW.BIN<br>
        11/28/96 01:16p 131,072 158020SW.BIN<br>
        11/28/96 01:22p 131,072 158019SW.BIN<br>
<br>
        3 File(s) 393,216 bytes<br>
<br>
        1,064,448 bytes free</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Release 1<br>
<br>
        PN 159667SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">30/01/97</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Binary for EVEN address EPROM (IC3):
        159669SW.BIN<br>
        Binary for ODD address EPROM (IC2): 159668SW.BIN<br>
        Binary for FLASH ROM (IC1): 159670SW.BIN<br>
<br>
        Changes Since Last Release<br>
<br>
        None.<br>
<br>
        PRF&#146;s, IPR&#146;s Fixed since last release<br>
<br>
        None.<br>
<br>
        Known Bugs and Limitations<br>
<br>
        As indicated in the Beta 1 release, also DVT tests have shown that is not possible to
        flash upgrade a currently installed copy of the 4.114 firmware (IPR: 03142).</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">2B<br>
        Beta<br>
<br>
        PN 159667SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">11/02/97</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">This is the fourth release of this
        product for the Discovery Server System.<br>
<br>
        Binary for EVEN address EPROM (IC3): 159669SW.BIN<br>
        Binary for ODD address EPROM (IC2): 159668SW.BIN<br>
        Binary for FLASH ROM (IC1): 159670SW.BIN<br>
<br>
        Changes Since Last Release<br>
<br>
        The firmware version numbering scheme has now been altered to identify beta releases, the
        following convention is now used:<br>
<br>
        LCD Description<br>
        A System type i.e. Shogun = 3 or Discovery = 4<br>
        B PSU type i.e. Shogun = 0, or N+1 = 1<br>
        C Level of functionality.<br>
        D Beta = [a - f, and 9 - 1], or Release = 0<br>
<br>
        PRF&#146;s, IPR&#146;s Fixed since last release<br>
<br>
        Software solution to flashing LCD problem.<br>
<br>
        Modified access permissions for AC15Alatch and Latch15AAction.<br>
<br>
        Corrected monitoring of CircuitBreakerSense<br>
<br>
        Hardware modifications dictate new behaviour of LED indicators.<br>
<br>
        Known Bugs and Limitations<br>
<br>
        DVT tests have shown that is not possible to flash upgrade a currently installed copy of
        the 4.114 firmware. Currently under review.<br>
<br>
        File List<br>
<br>
        Disk #1 /1<br>
<br>
        Volume in drive A is 159667SW<br>
<br     <br>
        Volume Serial Number is 88FA-A7C1<br>
<br>
        Directory of A:\<br>
<br>
        11/02/97 10:24 131,072 159668SW.BIN<br>
        11/02/97 10:24 131,072 159669SW.BIN<br>
        11/02/97 10:24 131,072 159670SW.BIN<br>
<br>
        3 File(s) 393,216 bytes<br>
<br>
        1,064,448 bytes free</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">2<br>
        Release<br>
<br>
        PN 159667SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">18/02/97</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Binary for EVEN address EPROM (IC3):
        159669SW.BIN<br>
        Binary for ODD address EPROM (IC2): 159668SW.BIN<br>
        Binary for FLASH ROM (IC1): 159670SW.BIN<br>
<br>
        Known Bugs and Limitations<br>
<br>
        It is not possible to flash upgrade a currently installed copy of the 4.114 firmware.
        Currently under review.<br>
<br>
        Occasionally, the FPSC firmware reverts back to the version stored in the EPROM devices.
        Currently under review.<br>
<br>
        Alerts for DriveBayLockSensor and PanelLockSensor are reset. Currently under review.<br>
<br>
        File List<br>
<br>
        Disk #1 /1<br>
<br>
        Volume in drive A is 159667SW<br>
<br>
        Volume Serial Number is E412-E3F0<br>
<br>
        Directory of A:\<br>
<br>
        13/02/97 10:01 131,072 159668SW.BIN<br>
        13/02/97 09:57 131,072 159669SW.BIN<br>
        13/02/97 09:57 131,072 159670SW.BIN<br>
<br>
        3 File(s) 393,216 bytes<br>
<br>
        1,064,448 bytes free</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">3A<br>
        Beta<br>
<br>
        PN 159667SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">17/03/97</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">Introduction<br>
<br>
        This is the fourth release of this product for the Discovery Server System.<br>
<br>
        Binary for EVEN address EPROM (IC3): 159669SW.BIN<br>
        Binary for ODD address EPROM (IC2): 159668SW.BIN<br>
        Binary for FLASH ROM (IC1): 159670SW.BIN<br>
<br>
        Changes Since Last Release<br>
<br>
        The PowerDescriptor reflects the state of the N+1 modules under the following Redundancy
        conditions:<br>
<br>
        If system is Redundant i.e. PSURedundancy greater than 1, system is healthy.<br>
<br>
        If system is non redundant i.e. PSURedundancy equal to 1, degraded warning.<br>
<br>
        If system has less modules than real power available i.e. PSURedundancy equal to 0, system
        critical error.<br>
<br>
        The variables shown below are now count type variables with the following bit field
        assignments:<br>
<br>
        PSUInsertModule [0x0309]<br>
        </font><div align="center"><center><table border="1" cellspacing="1">
<tr>
<td align="center"><font size="2">Bit</font></td>
<td align="center"><font size="2">Description</font></td>
</tr>
<tr>
<td align="center"><font size="2">1</font></td>
<td align="center"><font size="2">PSU 0 inserted.</font></td>
</tr>
<tr>
<td align="center"><font size="2">2</font></td>
<td align="center"><font size="2">PSU 1 inserted.</font></td>
</tr>
<tr>
<td align="center"><font size="2">3</font></td>
<td align="center"><font size="2">PSU 2 inserted.</font></td>
</tr>
<tr>
<td align="center"><font size="2">4</font></td>
<td align="center"><font size="2">PSU 3 inserted.</font></td>
</tr>
<tr>
<td align="center"><font size="2">5</font></td>
<td align="center"><font size="2">BBU inserted.</font></td>
</tr>
<tr>
<td align="center"><font size="2">6</font></td>
<td align="center"><font size="2">RESERVED.</font></td>
</tr>
<tr>
<td align="center"><font size="2">7</font></td>
<td align="center"><font size="2">RESERVED.</font></td>
</tr>
<tr>
<td align="center"><font size="2">8</font></td>
<td align="center"><font size="2">RESERVED.</font></td>
</tr>
        </table>
        </center></div><p><font size="2">PSUHealthModule [0x030a]<br>
        </font></p>
        <div align="center"><center><table border="1" cellspacing="1">
<tr>
<td align="center"><font size="2">Bit</font></td>
<td align="center"><font size="2">Description</font></td>
</tr>
<tr>
<td align="center"><font size="2">1</font></td>
<td align="center"><font size="2">PSU 0 ok. </font></td>
</tr>
<tr>
<td align="center"><font size="2">2</font></td>
<td align="center"><font size="2">PSU 1 ok. </font></td>
</tr>
<tr>
<td align="center"><font size="2">3</font></td>
<td align="center"><font size="2">PSU 2 ok. </font></td>
</tr>
<tr>
<td align="center"><font size="2">4</font></td>
<td align="center"><font size="2">PSU 3 ok. </font></td>
</tr>
<tr>
<td align="center"><font size="2">5</font></td>
<td align="center"><font size="2">RESERVED. </font></td>
</tr>
<tr>
<td align="center"><font size="2">6</font></td>
<td align="center"><font size="2">DC Output Fan 1 Status. </font></td>
</tr>
<tr>
<td align="center"><font size="2">7</font></td>
<td align="center"><font size="2">DC Output Fan 2 Status. </font></td>
</tr>
<tr>
<td align="center"><font size="2">8</font></td>
<td align="center"><font size="2">RESERVED. </font></td>
</tr>
        </table>
        </center></div><p><font size="2">The following new count type variables have also been
        added:<br>
<br>
        PSURedundancy [0x030b]: Number of redundant N+1 modules.<br>
<br>
        PSUDC03Current [0x030c]: DC0-3 output of PSU (mA).<br>
<br>
        PSUDC4Current [0x030d]: DC4 output of PSU (mA).<br>
<br>
        PRF's, IPR's Fixed since last release<br>
<br>
        IPR03142 - Server DVT Unable to flash upgrade a currently installed copy of the 4.114
        firmware. <br>
<br>
        IPR03260 - Server DVT FPSC firmware 4.12A occasionally reverts back to 4.114. <br>
<br>
        Known Bugs and Limitations<br>
<br>
        None.<br>
<br>
        File List<br>
<br>
        Disk #1 /1<br>
<br>
        Volume in drive A is 159667SW<br>
        Volume Serial Number is D413-15FE<br>
<br>
        Directory of A:\<br>
        10/03/97 15:33 131,072 159668SW.BIN<br>
        10/03/97 15:33 131,072 159669SW.BIN<br>
        10/03/97 15:33 131,072 159670SW.BIN<br>
<br>
        3 File(s) 393,216 bytes<br>
<br>
        1,064,448 bytes free</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">3B<br>
        Beta<br>
<br>
        PN 159667SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">27/05/97</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">FT4200 FPSC F/W</font><p><font size="2">Binary
        for EVEN address EPROM (IC3): 159669SW.BIN<br>
        Binary for ODD address EPROM (IC2): 159668SW.BIN<br>
        Binary for FLASH ROM (IC1): 159670SW.BIN<br>
<br>
        Changes Since Last Release<br>
        </font><ul>
          <li><font size="2">The state of the CircuitBreakerSense variable was incorrectly reported -
            the cause of this problem has been traced to a hardware bug in the PSU, this version of
            firmware incorporates a temporary fix to remove the fault symptom.</font></li>
          <li><font size="2">Removed sampling of PSU variables to obtain the best possible value for a
            variable - this operation was found to be too costly in terms of processor time.</font></li>
        </ul>
        <p><font size="2">Known Bugs and Limitations<br>
<br>
        Required FPSC to be reset before any variables would show.<br>
<br>
        File List<br>
<br>
        Disk #1 /1<br>
<br>
        Volume in drive A is 159667SW<br>
        Volume Serial Number is DC90-302B<br>
<br>
        Directory of A:\<br>
        27/05/97 11:31 131,072 159668SW.BIN<br>
        27/05/97 11:31 131,072 159669SW.BIN<br>
        27/05/97 11:31 131,072 159670SW.BIN<br>
<br>
        3 File(s) 393,216 bytes<br>
<br>
        1,064,448 bytes free</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">3C<br>
        Beta<br>
<br>
        PN 159667SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">09/07/97</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">FT4200 FPSC F/W</font><p><font size="2">Binary
        for EVEN address EPROM (IC3): 159669SW.BIN<br>
        Binary for ODD address EPROM (IC2): 159668SW.BIN<br>
        Binary for FLASH ROM (IC1): 159670SW.BIN</font></p>
        <p><font size="2">Changes Since Last Release</font></p>
        <p><font size="2">It has been found that the I2C CONFIGURATION and SITUATION registers in
        the PSU are susceptible to noise - therefore value sampling has been extended to cover
        these two registers.</font></p>
        <p><font size="2">The behaviour of the TimeOnCharge variable observes the following
        conditions:</font><ul>
          <li><font size="2">The TimeOnCharge variable is no longer cleared when the system enters the
            BrownOut PowerModeand returns to PowerGood before the BrownOut timeout period has elapsed.<br>
            </font></li>
          <li><font size="2">Should the PowerMode degrade before BrownOut the behaviour of the
            TimeOnCharge variable is unaltered.</font></li>
        </ul>
        <p><font size="2">Fixed since last release</font></p>
        <p><font size="2">Required FPSC to be reset before any variables would show.</font></p>
        <p><font size="2">Known Bugs and Limitations</font></p>
        <p><font size="2">None.</font></p>
        <p><font size="2">File List</font></p>
        <p><font size="2">Disk #1 /1<br>
<br>
        Volume in drive A is 159667SW<br>
        Volume Serial Number is ECCB-09A7<br>
<br>
        Directory of A:\<br>
        08/07/97 13:54 131,072 159668SW.BIN<br>
        08/07/97 13:54 131,072 159669SW.BIN<br>
        08/07/97 13:54 131,072 159670SW.BIN<br>
<br>
        3 File(s) 393,216 bytes<br>
<br>
        1,064,448 bytes free</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">3D<br>
        Beta<br>
<br>
        PN 159667SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">29/07/97</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">FT4200 FPSC F/W</font><p><font size="2">Binary
        for EVEN address EPROM (IC3): 159669SW.BIN<br>
        Binary for ODD address EPROM (IC2): 159668SW.BIN<br>
        Binary for FLASH ROM (IC1): 159670SW.BIN</font></p>
        <p><font size="2">Changes Since Last Release</font></p>
        <p><font size="2">The behaviour of the TimeOnCharge and BatteryLife variables observe the
        following convention:</font><ul>
          <li><font size="2">During BROWNOUT the value of the database variables are not reduced by
            10% of their original value.</font></li>
          <li><font size="2">Should the PowerMode degrade beyond BROWNOUT the behaviour of the
            TimeOnCharge and BatteryLife variables are unchanged.</font></li>
        </ul>
        <p><font size="2">The above change cures the BatteryLife problem reported.</font></p>
        <p><font size="2">Fixed since last release</font></p>
        <p><font size="2">None.</font></p>
        <p><font size="2">Known Bugs and Limitations</font></p>
        <p><font size="2">None.</font></p>
        <p><font size="2">File List</font></p>
        <p><font size="2">Disk #1 /1<br>
<br>
        Volume in drive A is 159667SW<br>
        Volume Serial Number is E0C4-070A<br>
<br>
        Directory of A:\<br>
        29/07/97 11:48 131,072 159668SW.BIN<br>
        29/07/97 11:48 131,072 159669SW.BIN<br>
        29/07/97 11:48 131,072 159670SW.BIN<br>
<br>
        3 File(s) 393,216 bytes<br>
<br>
        1,064,448 bytes free</font></td>
</tr>
<tr>
<td valign="top" bgcolor="#EBEBEB"><font size="2">3<br>
        Release<br>
<br>
        PN 159667SW</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">26/09/97</font></td>
<td valign="top" bgcolor="#EBEBEB"><font size="2">FT4200 FPSC F/W</font><p><font size="2">Binary
        for EVEN address EPROM (IC3): 159669SW.BIN<br>
        Binary for ODD address EPROM (IC2): 159668SW.BIN<br>
        Binary for FLASH ROM (IC1): 159670SW.BIN</font></p>
        <p><font size="2">Changes Since Last Release</font><ul>
          <li><font size="2">Redefined PSUHealthModule and PSUInsertModule to be of type count.</font></li>
          <li><font size="2">Added count type variables PSURedundancy, PSUDC03Current, and
            PSUDC4Current.</font></li>
          <li><font size="2">Sampling has been extended to cover the PSU CONFIGURATION and SITUATION
            registers.</font></li>
          <li><font size="2">When the system goes into BROWNOUT the database values of BatteryLife and
            TimeOnCharge are not updated.</font></li>
          <li><font size="2">Added timeout value to I2C control register polling.</font></li>
        </ul>
        <p><font size="2">Fixed since last release</font><ul>
          <li><font size="2">Unable to flash upgrade a currently installed copy of the 4.114 firmware.</font></li>
          <li><font size="2">FPSC firmware 4.12A occasionally reverts back to 4.114.</font></li>
          <li><font size="2">Incorrect reporting of CircuitBreakerSense variable.</font></li>
          <li><font size="2">Required FPSC to be reset before any variables would show.</font></li>
        </ul>
        <p><font size="2">File List</font></p>
        <p><font size="2">Disk #1 /1<br>
<br>
        Volume in drive A is 159667SW<br>
        Volume Serial Number is C4C4-4711<br>
<br>
        Directory of A:\<br>
        26/09/97 12:39 131,072 159668SW.BIN<br>
        26/09/97 12:39 131,072 159669SW.BIN<br>
        26/09/97 12:39 131,072 159670SW.BIN<br>
<br>
        3 File(s) 393,216 bytes<br>
<br>
        1,064,448 bytes free</font></td>
</tr>
    </table>
    <p>&nbsp;</p>
    <p><font size="2"><a href="#top"><img src="../../../graphics/redarr01.gif" align="left"
    border="0" hspace="0" width="14" height="10"><img src="../../../graphics/redarr01.gif"
    align="right" border="0" hspace="0" width="14" height="10"></a></font></p>
    <hr>
    
    <p>&nbsp;</p>
    <p align="center"><img width="486" height="25" src="../../../images/connectd.gif"
    alt="Computing for a Connected World"> </td>
  </tr>
</table>
</body>
</html>
