

================================================================
== Vitis HLS Report for 'lenet_predict'
================================================================
* Date:           Sat Dec  7 11:06:06 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1239580|  1239580|  12.396 ms|  12.396 ms|  1239581|  1239581|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |   193200|   193200|      1610|          -|          -|   120|        no|
        |- VITIS_LOOP_76_1  |    41160|    41160|       490|          -|          -|    84|        no|
        |- VITIS_LOOP_76_1  |     3460|     3460|       346|          -|          -|    10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 19 
16 --> 17 
17 --> 18 
18 --> 15 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 31 
28 --> 29 
29 --> 30 
30 --> 27 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 43 
40 --> 41 
41 --> 42 
42 --> 39 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 55 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%fc3_weights_74_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc3_weights_74"   --->   Operation 56 'read' 'fc3_weights_74_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%fc2_weights_74_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc2_weights_74"   --->   Operation 57 'read' 'fc2_weights_74_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%fc1_weights_74_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc1_weights_74"   --->   Operation 58 'read' 'fc1_weights_74_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%conv2_filters_74_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_filters_74"   --->   Operation 59 'read' 'conv2_filters_74_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%conv1_filters_74_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_filters_74"   --->   Operation 60 'read' 'conv1_filters_74_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%input_74_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_74"   --->   Operation 61 'read' 'input_74_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%i_023_loc = alloca i64 1"   --->   Operation 62 'alloca' 'i_023_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sum_9_loc = alloca i64 1"   --->   Operation 63 'alloca' 'sum_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%max_5_loc = alloca i64 1"   --->   Operation 64 'alloca' 'max_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sum_6_loc = alloca i64 1"   --->   Operation 65 'alloca' 'sum_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sum_3_loc = alloca i64 1"   --->   Operation 66 'alloca' 'sum_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 67 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv1_output = alloca i64 1"   --->   Operation 68 'alloca' 'conv1_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%pool1_output = alloca i64 1" [lenet_main.cpp:35]   --->   Operation 69 'alloca' 'pool1_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv2_output = alloca i64 1"   --->   Operation 70 'alloca' 'conv2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%pool2_output = alloca i64 1" [lenet_main.cpp:37]   --->   Operation 71 'alloca' 'pool2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%fc1_output = alloca i64 1" [lenet_main.cpp:38]   --->   Operation 72 'alloca' 'fc1_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%fc2_output = alloca i64 1" [lenet_main.cpp:39]   --->   Operation 73 'alloca' 'fc2_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%fc3_output = alloca i64 1" [lenet_main.cpp:40]   --->   Operation 74 'alloca' 'fc3_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln43 = call void @conv2d, i32 %gmem, i64 %input_74_read, i32 %conv1_output, i64 %conv1_filters_74_read" [lenet_main.cpp:43]   --->   Operation 75 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %fc1_weights_74_read, i32 2, i32 63" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 76 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.40ns)   --->   "%store_ln76 = store i7 0, i7 %i_2" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 77 'store' 'store_ln76' <Predicate = true> <Delay = 0.40>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln43 = call void @conv2d, i32 %gmem, i64 %input_74_read, i32 %conv1_output, i64 %conv1_filters_74_read" [lenet_main.cpp:43]   --->   Operation 78 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2, i32 %conv1_output, i32 %pool1_output"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2, i32 %conv1_output, i32 %pool1_output"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln45 = call void @conv2d.1, i32 %pool1_output, i32 %conv2_output, i32 %gmem, i64 %conv2_filters_74_read" [lenet_main.cpp:45]   --->   Operation 81 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln45 = call void @conv2d.1, i32 %pool1_output, i32 %conv2_output, i32 %gmem, i64 %conv2_filters_74_read" [lenet_main.cpp:45]   --->   Operation 82 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21, i32 %conv2_output, i32 %pool2_output"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i62 %trunc_ln1" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 84 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln76" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 85 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21, i32 %conv2_output, i32 %pool2_output"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 88 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 89 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 90 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 91 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 92 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 93 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [lenet_main.cpp:5]   --->   Operation 94 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_23, void @empty_25, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %predicted_class_74"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %predicted_class_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_2, void @empty, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %predicted_class_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_filters_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_3, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_filters_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_bias_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_4, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_bias_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_filters_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_5, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_filters_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_bias_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_6, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_bias_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_weights_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_7, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_weights_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_bias_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_8, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_bias_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_weights_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_21, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_weights_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_bias_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_28, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_bias_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc3_weights_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_10, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc3_weights_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc3_bias_74, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_27, void @empty_24, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc3_bias_74, void @empty_1, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_0, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_26, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_2, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 48000" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_79_2.i" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 124 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.10>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%i = load i7 %i_2" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 125 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.70ns)   --->   "%icmp_ln76 = icmp_eq  i7 %i, i7 120" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 126 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.70ns)   --->   "%add_ln76 = add i7 %i, i7 1" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 128 'add' 'add_ln76' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %VITIS_LOOP_79_2.i.split, void %_Z15fully_connectedPfS_S_S_ii.exit" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 129 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln76 = call void @lenet_predict_Pipeline_VITIS_LOOP_79_2, i32 %gmem, i62 %trunc_ln1, i32 %pool2_output, i32 %sum_loc" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 130 'call' 'call_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 131 [1/1] (0.40ns)   --->   "%store_ln76 = store i7 %add_ln76, i7 %i_2" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 131 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.40>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 132 'alloca' 'i_3' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %fc2_weights_74_read, i32 2, i32 63" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 133 'partselect' 'trunc_ln76_1' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.40ns)   --->   "%store_ln76 = store i7 0, i7 %i_3" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 134 'store' 'store_ln76' <Predicate = (icmp_ln76)> <Delay = 0.40>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln76 = call void @lenet_predict_Pipeline_VITIS_LOOP_79_2, i32 %gmem, i62 %trunc_ln1, i32 %pool2_output, i32 %sum_loc" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 135 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.57>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 136 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.71ns)   --->   Input mux for Operation 137 '%tmp_6 = fcmp_ogt  i32 %sum_loc_load, i32 0'
ST_17 : Operation 137 [2/2] (1.85ns)   --->   "%tmp_6 = fcmp_ogt  i32 %sum_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 137 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.08>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i7 %i" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 138 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 139 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %sum_loc_load" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 140 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 141 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 142 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp_5, i8 255" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 143 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/1] (0.88ns)   --->   "%icmp_ln7_1 = icmp_eq  i23 %trunc_ln7, i23 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 144 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%or_ln7 = or i1 %icmp_ln7_1, i1 %icmp_ln7" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 145 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/2] (2.57ns)   --->   "%tmp_6 = fcmp_ogt  i32 %sum_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 146 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_6" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 147 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln7 = select i1 %and_ln7, i32 %sum_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 148 'select' 'select_ln7' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%fc1_output_addr = getelementptr i32 %fc1_output, i64 0, i64 %zext_ln76" [lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 149 'getelementptr' 'fc1_output_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (1.09ns)   --->   "%store_ln84 = store i32 %select_ln7, i7 %fc1_output_addr" [lenet_support.cpp:84->lenet_main.cpp:47]   --->   Operation 150 'store' 'store_ln84' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_79_2.i" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 151 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 19 <SV = 15> <Delay = 7.30>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln76_1 = sext i62 %trunc_ln76_1" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 152 'sext' 'sext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln76_1" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 153 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [8/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 154 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 16> <Delay = 7.30>
ST_20 : Operation 155 [7/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 155 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 17> <Delay = 7.30>
ST_21 : Operation 156 [6/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 156 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 18> <Delay = 7.30>
ST_22 : Operation 157 [5/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 157 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 19> <Delay = 7.30>
ST_23 : Operation 158 [4/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 158 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 20> <Delay = 7.30>
ST_24 : Operation 159 [3/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 159 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 7.30>
ST_25 : Operation 160 [2/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 160 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 22> <Delay = 7.30>
ST_26 : Operation 161 [1/8] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10080" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 161 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_79_2.i28" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 162 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 27 <SV = 23> <Delay = 1.10>
ST_27 : Operation 163 [1/1] (0.00ns)   --->   "%i_6 = load i7 %i_3" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 163 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.70ns)   --->   "%icmp_ln76_1 = icmp_eq  i7 %i_6, i7 84" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 164 'icmp' 'icmp_ln76_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 84, i64 84, i64 84"   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 166 [1/1] (0.70ns)   --->   "%add_ln76_1 = add i7 %i_6, i7 1" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 166 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_1, void %VITIS_LOOP_79_2.i28.split, void %_Z15fully_connectedPfS_S_S_ii.exit48" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 167 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 168 [2/2] (0.00ns)   --->   "%call_ln76 = call void @lenet_predict_Pipeline_VITIS_LOOP_79_22, i32 %gmem, i62 %trunc_ln76_1, i32 %fc1_output, i32 %sum_3_loc" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 168 'call' 'call_ln76' <Predicate = (!icmp_ln76_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 169 [1/1] (0.40ns)   --->   "%store_ln76 = store i7 %add_ln76_1, i7 %i_3" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 169 'store' 'store_ln76' <Predicate = (!icmp_ln76_1)> <Delay = 0.40>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 170 'alloca' 'i_4' <Predicate = (icmp_ln76_1)> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %fc3_weights_74_read, i32 2, i32 63" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 171 'partselect' 'trunc_ln76_2' <Predicate = (icmp_ln76_1)> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (0.40ns)   --->   "%store_ln76 = store i4 0, i4 %i_4" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 172 'store' 'store_ln76' <Predicate = (icmp_ln76_1)> <Delay = 0.40>

State 28 <SV = 24> <Delay = 0.00>
ST_28 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln76 = call void @lenet_predict_Pipeline_VITIS_LOOP_79_22, i32 %gmem, i62 %trunc_ln76_1, i32 %fc1_output, i32 %sum_3_loc" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 173 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 25> <Delay = 2.57>
ST_29 : Operation 174 [1/1] (0.00ns)   --->   "%sum_3_loc_load = load i32 %sum_3_loc"   --->   Operation 174 'load' 'sum_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : [1/1] (0.71ns)   --->   Input mux for Operation 175 '%tmp_8 = fcmp_ogt  i32 %sum_3_loc_load, i32 0'
ST_29 : Operation 175 [2/2] (1.85ns)   --->   "%tmp_8 = fcmp_ogt  i32 %sum_3_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 175 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.08>
ST_30 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i7 %i_6" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 176 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 177 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln7_1 = bitcast i32 %sum_3_loc_load" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 178 'bitcast' 'bitcast_ln7_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7_1, i32 23, i32 30" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 179 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %bitcast_ln7_1" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 180 'trunc' 'trunc_ln7_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 181 [1/1] (0.70ns)   --->   "%icmp_ln7_2 = icmp_ne  i8 %tmp_7, i8 255" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 181 'icmp' 'icmp_ln7_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 182 [1/1] (0.88ns)   --->   "%icmp_ln7_3 = icmp_eq  i23 %trunc_ln7_1, i23 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 182 'icmp' 'icmp_ln7_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_1)   --->   "%or_ln7_1 = or i1 %icmp_ln7_3, i1 %icmp_ln7_2" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 183 'or' 'or_ln7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 184 [1/2] (2.57ns)   --->   "%tmp_8 = fcmp_ogt  i32 %sum_3_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 184 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_1)   --->   "%and_ln7_1 = and i1 %or_ln7_1, i1 %tmp_8" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 185 'and' 'and_ln7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 186 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln7_1 = select i1 %and_ln7_1, i32 %sum_3_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 186 'select' 'select_ln7_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%fc2_output_addr = getelementptr i32 %fc2_output, i64 0, i64 %zext_ln76_1" [lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 187 'getelementptr' 'fc2_output_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (1.09ns)   --->   "%store_ln84 = store i32 %select_ln7_1, i7 %fc2_output_addr" [lenet_support.cpp:84->lenet_main.cpp:48]   --->   Operation 188 'store' 'store_ln84' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_79_2.i28" [lenet_support.cpp:76->lenet_main.cpp:48]   --->   Operation 189 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 31 <SV = 24> <Delay = 7.30>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln76_2 = sext i62 %trunc_ln76_2" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 190 'sext' 'sext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln76_2" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 191 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 192 [8/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 192 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 25> <Delay = 7.30>
ST_32 : Operation 193 [7/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 193 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 26> <Delay = 7.30>
ST_33 : Operation 194 [6/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 194 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 27> <Delay = 7.30>
ST_34 : Operation 195 [5/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 195 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 28> <Delay = 7.30>
ST_35 : Operation 196 [4/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 196 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 29> <Delay = 7.30>
ST_36 : Operation 197 [3/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 197 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 30> <Delay = 7.30>
ST_37 : Operation 198 [2/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 198 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 31> <Delay = 7.30>
ST_38 : Operation 199 [1/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 840" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 199 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_79_2.i51" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 200 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 39 <SV = 32> <Delay = 1.12>
ST_39 : Operation 201 [1/1] (0.00ns)   --->   "%i_7 = load i4 %i_4" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 201 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 202 [1/1] (0.72ns)   --->   "%icmp_ln76_2 = icmp_eq  i4 %i_7, i4 10" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 202 'icmp' 'icmp_ln76_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 204 [1/1] (0.72ns)   --->   "%add_ln76_2 = add i4 %i_7, i4 1" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 204 'add' 'add_ln76_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_2, void %VITIS_LOOP_79_2.i51.split, void %_Z15fully_connectedPfS_S_S_ii.exit71" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 205 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 206 [2/2] (0.00ns)   --->   "%call_ln76 = call void @lenet_predict_Pipeline_VITIS_LOOP_79_23, i32 %gmem, i62 %trunc_ln76_2, i32 %fc2_output, i32 %sum_6_loc" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 206 'call' 'call_ln76' <Predicate = (!icmp_ln76_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 207 [1/1] (0.40ns)   --->   "%store_ln76 = store i4 %add_ln76_2, i4 %i_4" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 207 'store' 'store_ln76' <Predicate = (!icmp_ln76_2)> <Delay = 0.40>
ST_39 : Operation 208 [1/1] (0.00ns)   --->   "%fc3_output_addr = getelementptr i32 %fc3_output, i64 0, i64 0" [lenet_main.cpp:49]   --->   Operation 208 'getelementptr' 'fc3_output_addr' <Predicate = (icmp_ln76_2)> <Delay = 0.00>
ST_39 : Operation 209 [2/2] (0.61ns)   --->   "%max = load i4 %fc3_output_addr" [lenet_support.cpp:12->lenet_main.cpp:52]   --->   Operation 209 'load' 'max' <Predicate = (icmp_ln76_2)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 40 <SV = 33> <Delay = 0.00>
ST_40 : Operation 210 [1/2] (0.00ns)   --->   "%call_ln76 = call void @lenet_predict_Pipeline_VITIS_LOOP_79_23, i32 %gmem, i62 %trunc_ln76_2, i32 %fc2_output, i32 %sum_6_loc" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 210 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 34> <Delay = 2.57>
ST_41 : Operation 211 [1/1] (0.00ns)   --->   "%sum_6_loc_load = load i32 %sum_6_loc"   --->   Operation 211 'load' 'sum_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : [1/1] (0.71ns)   --->   Input mux for Operation 212 '%tmp_4 = fcmp_ogt  i32 %sum_6_loc_load, i32 0'
ST_41 : Operation 212 [2/2] (1.85ns)   --->   "%tmp_4 = fcmp_ogt  i32 %sum_6_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 212 'fcmp' 'tmp_4' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 3.60>
ST_42 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i4 %i_7" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 213 'zext' 'zext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 214 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln7_2 = bitcast i32 %sum_6_loc_load" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 215 'bitcast' 'bitcast_ln7_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7_2, i32 23, i32 30" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 216 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln7_2 = trunc i32 %bitcast_ln7_2" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 217 'trunc' 'trunc_ln7_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 218 [1/1] (0.70ns)   --->   "%icmp_ln7_4 = icmp_ne  i8 %tmp_s, i8 255" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 218 'icmp' 'icmp_ln7_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 219 [1/1] (0.88ns)   --->   "%icmp_ln7_5 = icmp_eq  i23 %trunc_ln7_2, i23 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 219 'icmp' 'icmp_ln7_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_2)   --->   "%or_ln7_2 = or i1 %icmp_ln7_5, i1 %icmp_ln7_4" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 220 'or' 'or_ln7_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 221 [1/2] (2.57ns)   --->   "%tmp_4 = fcmp_ogt  i32 %sum_6_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 221 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_2)   --->   "%and_ln7_2 = and i1 %or_ln7_2, i1 %tmp_4" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 222 'and' 'and_ln7_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 223 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln7_2 = select i1 %and_ln7_2, i32 %sum_6_loc_load, i32 0" [lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 223 'select' 'select_ln7_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 224 [1/1] (0.00ns)   --->   "%fc3_output_addr_1 = getelementptr i32 %fc3_output, i64 0, i64 %zext_ln76_2" [lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 224 'getelementptr' 'fc3_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 225 [1/1] (0.61ns)   --->   "%store_ln84 = store i32 %select_ln7_2, i4 %fc3_output_addr_1" [lenet_support.cpp:84->lenet_main.cpp:49]   --->   Operation 225 'store' 'store_ln84' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_42 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_79_2.i51" [lenet_support.cpp:76->lenet_main.cpp:49]   --->   Operation 226 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 43 <SV = 33> <Delay = 0.61>
ST_43 : Operation 227 [1/2] (0.61ns)   --->   "%max = load i4 %fc3_output_addr" [lenet_support.cpp:12->lenet_main.cpp:52]   --->   Operation 227 'load' 'max' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 44 <SV = 34> <Delay = 0.40>
ST_44 : Operation 228 [2/2] (0.40ns)   --->   "%call_ln12 = call void @lenet_predict_Pipeline_VITIS_LOOP_13_1, i32 %max, i32 %fc3_output, i32 %max_5_loc" [lenet_support.cpp:12->lenet_main.cpp:52]   --->   Operation 228 'call' 'call_ln12' <Predicate = true> <Delay = 0.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 35> <Delay = 0.00>
ST_45 : Operation 229 [1/2] (0.00ns)   --->   "%call_ln12 = call void @lenet_predict_Pipeline_VITIS_LOOP_13_1, i32 %max, i32 %fc3_output, i32 %max_5_loc" [lenet_support.cpp:12->lenet_main.cpp:52]   --->   Operation 229 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 36> <Delay = 0.00>
ST_46 : Operation 230 [1/1] (0.00ns)   --->   "%max_5_loc_load = load i32 %max_5_loc"   --->   Operation 230 'load' 'max_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 231 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_17_2, i32 %fc3_output, i32 %max_5_loc_load, i32 %sum_9_loc"   --->   Operation 231 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 37> <Delay = 0.00>
ST_47 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_17_2, i32 %fc3_output, i32 %max_5_loc_load, i32 %sum_9_loc"   --->   Operation 232 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 38> <Delay = 0.00>
ST_48 : Operation 233 [1/1] (0.00ns)   --->   "%sum_9_loc_load = load i32 %sum_9_loc"   --->   Operation 233 'load' 'sum_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 234 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_21_3, i32 %fc3_output, i32 %sum_9_loc_load"   --->   Operation 234 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 39> <Delay = 0.00>
ST_49 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln0 = call void @lenet_predict_Pipeline_VITIS_LOOP_21_3, i32 %fc3_output, i32 %sum_9_loc_load"   --->   Operation 235 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 40> <Delay = 0.61>
ST_50 : Operation 236 [2/2] (0.61ns)   --->   "%max_prob = load i4 %fc3_output_addr" [lenet_main.cpp:55]   --->   Operation 236 'load' 'max_prob' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 51 <SV = 41> <Delay = 0.61>
ST_51 : Operation 237 [1/2] (0.61ns)   --->   "%max_prob = load i4 %fc3_output_addr" [lenet_main.cpp:55]   --->   Operation 237 'load' 'max_prob' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 52 <SV = 42> <Delay = 0.40>
ST_52 : Operation 238 [2/2] (0.40ns)   --->   "%call_ln55 = call void @lenet_predict_Pipeline_VITIS_LOOP_56_1, i32 %max_prob, i32 %fc3_output, i32 %i_023_loc" [lenet_main.cpp:55]   --->   Operation 238 'call' 'call_ln55' <Predicate = true> <Delay = 0.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 43> <Delay = 0.00>
ST_53 : Operation 239 [1/2] (0.00ns)   --->   "%call_ln55 = call void @lenet_predict_Pipeline_VITIS_LOOP_56_1, i32 %max_prob, i32 %fc3_output, i32 %i_023_loc" [lenet_main.cpp:55]   --->   Operation 239 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 44> <Delay = 1.00>
ST_54 : Operation 240 [1/1] (0.00ns)   --->   "%i_023_loc_load = load i32 %i_023_loc"   --->   Operation 240 'load' 'i_023_loc_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 241 [1/1] (1.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %predicted_class_74, i32 %i_023_loc_load" [lenet_main.cpp:59]   --->   Operation 241 'write' 'write_ln59' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_54 : Operation 242 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [lenet_main.cpp:62]   --->   Operation 242 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('fc3_weights_74_read') on port 'fc3_weights_74' [15]  (1.000 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', lenet_support.cpp:76->lenet_main.cpp:47) [69]  (0.000 ns)
	bus request operation ('empty', lenet_support.cpp:76->lenet_main.cpp:47) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:47) [70]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:76->lenet_main.cpp:47) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:47) [70]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:76->lenet_main.cpp:47) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:47) [70]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:76->lenet_main.cpp:47) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:47) [70]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:76->lenet_main.cpp:47) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:47) [70]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:76->lenet_main.cpp:47) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:47) [70]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:76->lenet_main.cpp:47) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:47) [70]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', lenet_support.cpp:76->lenet_main.cpp:47) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:47) [70]  (7.300 ns)

 <State 15>: 1.109ns
The critical path consists of the following:
	'load' operation ('i', lenet_support.cpp:76->lenet_main.cpp:47) on local variable 'i' [74]  (0.000 ns)
	'add' operation ('add_ln76', lenet_support.cpp:76->lenet_main.cpp:47) [77]  (0.707 ns)
	'store' operation ('store_ln76', lenet_support.cpp:76->lenet_main.cpp:47) of variable 'add_ln76', lenet_support.cpp:76->lenet_main.cpp:47 on local variable 'i' [95]  (0.402 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 2.574ns
The critical path consists of the following:
	'load' operation ('sum_loc_load') on local variable 'sum_loc' [83]  (0.000 ns)
	multiplexor before operation 'fcmp' with delay (0.718 ns)
'fcmp' operation ('tmp_6', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47) [90]  (1.856 ns)

 <State 18>: 4.085ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47) [90]  (2.574 ns)
	'and' operation ('and_ln7', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47) [91]  (0.000 ns)
	'select' operation ('select_ln7', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47) [92]  (0.412 ns)
	'store' operation ('store_ln84', lenet_support.cpp:84->lenet_main.cpp:47) of variable 'select_ln7', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:47 on array 'fc1_output', lenet_main.cpp:38 [94]  (1.099 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', lenet_support.cpp:76->lenet_main.cpp:48) [101]  (0.000 ns)
	bus request operation ('empty_38', lenet_support.cpp:76->lenet_main.cpp:48) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:48) [102]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', lenet_support.cpp:76->lenet_main.cpp:48) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:48) [102]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', lenet_support.cpp:76->lenet_main.cpp:48) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:48) [102]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', lenet_support.cpp:76->lenet_main.cpp:48) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:48) [102]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', lenet_support.cpp:76->lenet_main.cpp:48) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:48) [102]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', lenet_support.cpp:76->lenet_main.cpp:48) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:48) [102]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', lenet_support.cpp:76->lenet_main.cpp:48) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:48) [102]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_38', lenet_support.cpp:76->lenet_main.cpp:48) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:48) [102]  (7.300 ns)

 <State 27>: 1.109ns
The critical path consists of the following:
	'load' operation ('i', lenet_support.cpp:76->lenet_main.cpp:48) on local variable 'i' [106]  (0.000 ns)
	'add' operation ('add_ln76_1', lenet_support.cpp:76->lenet_main.cpp:48) [109]  (0.707 ns)
	'store' operation ('store_ln76', lenet_support.cpp:76->lenet_main.cpp:48) of variable 'add_ln76_1', lenet_support.cpp:76->lenet_main.cpp:48 on local variable 'i' [127]  (0.402 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 2.574ns
The critical path consists of the following:
	'load' operation ('sum_3_loc_load') on local variable 'sum_3_loc' [115]  (0.000 ns)
	multiplexor before operation 'fcmp' with delay (0.718 ns)
'fcmp' operation ('tmp_8', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48) [122]  (1.856 ns)

 <State 30>: 4.085ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48) [122]  (2.574 ns)
	'and' operation ('and_ln7_1', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48) [123]  (0.000 ns)
	'select' operation ('select_ln7_1', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48) [124]  (0.412 ns)
	'store' operation ('store_ln84', lenet_support.cpp:84->lenet_main.cpp:48) of variable 'select_ln7_1', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:48 on array 'fc2_output', lenet_main.cpp:39 [126]  (1.099 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', lenet_support.cpp:76->lenet_main.cpp:49) [133]  (0.000 ns)
	bus request operation ('empty_39', lenet_support.cpp:76->lenet_main.cpp:49) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:49) [134]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', lenet_support.cpp:76->lenet_main.cpp:49) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:49) [134]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', lenet_support.cpp:76->lenet_main.cpp:49) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:49) [134]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', lenet_support.cpp:76->lenet_main.cpp:49) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:49) [134]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', lenet_support.cpp:76->lenet_main.cpp:49) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:49) [134]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', lenet_support.cpp:76->lenet_main.cpp:49) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:49) [134]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', lenet_support.cpp:76->lenet_main.cpp:49) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:49) [134]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', lenet_support.cpp:76->lenet_main.cpp:49) on port 'gmem' (lenet_support.cpp:76->lenet_main.cpp:49) [134]  (7.300 ns)

 <State 39>: 1.125ns
The critical path consists of the following:
	'load' operation ('i', lenet_support.cpp:76->lenet_main.cpp:49) on local variable 'i' [138]  (0.000 ns)
	'add' operation ('add_ln76_2', lenet_support.cpp:76->lenet_main.cpp:49) [141]  (0.723 ns)
	'store' operation ('store_ln76', lenet_support.cpp:76->lenet_main.cpp:49) of variable 'add_ln76_2', lenet_support.cpp:76->lenet_main.cpp:49 on local variable 'i' [159]  (0.402 ns)

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 2.574ns
The critical path consists of the following:
	'load' operation ('sum_6_loc_load') on local variable 'sum_6_loc' [147]  (0.000 ns)
	multiplexor before operation 'fcmp' with delay (0.718 ns)
'fcmp' operation ('tmp_4', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49) [154]  (1.856 ns)

 <State 42>: 3.600ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49) [154]  (2.574 ns)
	'and' operation ('and_ln7_2', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49) [155]  (0.000 ns)
	'select' operation ('select_ln7_2', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49) [156]  (0.412 ns)
	'store' operation ('store_ln84', lenet_support.cpp:84->lenet_main.cpp:49) of variable 'select_ln7_2', lenet_support.cpp:7->lenet_support.cpp:84->lenet_main.cpp:49 on array 'fc3_output', lenet_main.cpp:40 [158]  (0.614 ns)

 <State 43>: 0.614ns
The critical path consists of the following:
	'load' operation ('max', lenet_support.cpp:12->lenet_main.cpp:52) on array 'fc3_output', lenet_main.cpp:40 [163]  (0.614 ns)

 <State 44>: 0.402ns
The critical path consists of the following:
	'call' operation ('call_ln12', lenet_support.cpp:12->lenet_main.cpp:52) to 'lenet_predict_Pipeline_VITIS_LOOP_13_1' [164]  (0.402 ns)

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.000ns
The critical path consists of the following:

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 0.000ns
The critical path consists of the following:

 <State 49>: 0.000ns
The critical path consists of the following:

 <State 50>: 0.614ns
The critical path consists of the following:
	'load' operation ('max_prob', lenet_main.cpp:55) on array 'fc3_output', lenet_main.cpp:40 [169]  (0.614 ns)

 <State 51>: 0.614ns
The critical path consists of the following:
	'load' operation ('max_prob', lenet_main.cpp:55) on array 'fc3_output', lenet_main.cpp:40 [169]  (0.614 ns)

 <State 52>: 0.402ns
The critical path consists of the following:
	'call' operation ('call_ln55', lenet_main.cpp:55) to 'lenet_predict_Pipeline_VITIS_LOOP_56_1' [170]  (0.402 ns)

 <State 53>: 0.000ns
The critical path consists of the following:

 <State 54>: 1.000ns
The critical path consists of the following:
	'load' operation ('i_023_loc_load') on local variable 'i_023_loc' [171]  (0.000 ns)
	s_axi write operation ('write_ln59', lenet_main.cpp:59) on port 'predicted_class_74' (lenet_main.cpp:59) [172]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
