Amaru, L.; Gaillardon, P.- E.; Testa, E.; and Micheli, G. D. 2019. The EPFL Combinational Benchmark Suite. In 24th International Workshop on Logic & Synthesis (IWLS).Amizadeh, S.; Matusevych, S.; and Weimer, M. 2018. Learning to solve circuit- sat: An unsupervised differentiable approach. In International conference on learning representations.Armin, B.; Tobias, F.; Katalin, F.; Mathias, F.; Nils, F.; and Florian, P. 2024. CaDiCaL, Gimsatul, IsaSAT and Kissat entering the SAT Competition 2024. Proc. of SAT Competition, 8- 10. Audemard, G.; and Simon, L. 2018. On the Glucose SAT Solver. International Journal on Artificial Intelligence Tools, 27(01): 1840001. Brayton, R. K.; and Mishchenko, A. 2010. ABC: An Academic Industrial- Strength Verification Tool. In International Conference on Computer Aided Verification.Chanseok, O. 2015. Between SAT and UNSAT: the fundamental difference in CDCL SAT. In International Conference on Theory and Applications of Satisfiability Testing, 307- 323. Springer.Davidson, S. 1999. ITC'99 Benchmark Circuits - Preliminary Results. In International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), 1125- 1125. Eén, N.; Mishchenko, A.; and Sörensson, N. 2007. Applying logic synthesis for speeding up SAT. In Theory and Applications of Satisfiability Testing - SAT 2007, 272- 286. Springer.Fang, W.; Li, W.; Liu, S.; Lu, Y.; Zhang, H.; and Xie, Z. 2025a. NetTAG: A Multimodal RTL- and- Layout- Aligned Netlist Foundation Model via Text- Attributed Graph. arXiv preprint arXiv:2504.09260. Fang, W.; Liu, S.; Wang, J.; and Xie, Z. 2025b. Circuitfusion: multimodal circuit representation learning for agile chip design. arXiv preprint arXiv:2505.02168. Fleury, A.; and Heisinger, M. 2020. Cadical, kissat, paracooba, plungeling and treengeling entering the sat competition 2020. Sat Competition, 2020: 50. Goldberg, E.; Prasad, M.; and Brayton, R. 2001. Using SAT for combinational equivalence checking. Design, Automation, and Test in Europe. Design, Automation, and Test in Europe.Kingma, D.; and Ba, J. 2014. Adam: A Method for Stochastic Optimization. arXiv: Learning, arXiv: Learning.Liu, J.; Zhai, J.; Zhao, M.; Lin, Z.; Yu, B.; and Shi, C. 2024. PolarGate: Breaking the Functionality Representation Bottleneck of And- Inverter Graph Neural Network. In 2024 IEEE/ACM International Conference on Computer- Aided Design (ICCAD).Lu, F.; Wang, L.- C.; Cheng, K.- T.; and Huang, R.- Y. 2003. A circuit SAT solver with signal correlation guided learning. In 2003 Design, Automation and Test in Europe Conference and Exhibition, 892- 897. Marques- Silva, J.; Lynce, I.; and Malik, S. 2021. Conflict- driven clause learning SAT solvers. In Handbook of satisfiability, 133- 182. ios Press.  

OpenCore, T. 1999. OpenCore. https://opencores.org/.Qian, Y.; Chen, Z.; Zhang, X.; and Cai, S. 2025. X- SAT: An Efficient Circuit- Based SAT Solver. In 2025 62nd ACM/IEEE Design Automation Conference (DAC). IEEE.Shi, Z.; Li, Z.; Ma, C.; Zhou, Y.; Zheng, Z.; Liu, J.; Pan, H.; Zhou, L.; Li, K.; Zhu, J.; Yan, L.; He, Z.; Xue, C.; Jiang, W.; Yang, F.; Sun, G.; Yang, X.; Chen, G.; Shi, C.; Chu, Z.; Yang, J.; and Xu, Q. 2025a. ForgeEDA: Towards Verifiable and Customizable Circuit Benchmarks. arXiv preprint arXiv:2505.02016. Shi, Z.; Ma, C.; Zheng, Z.; Zhou, L.; Pan, H.; Jiang, W.; Yang, F.; Yang, X.; Chu, Z.; and Xu, Q. 2025b. DeepCell: Multiview Representation Learning for Post- Mapping Netlists. arXiv preprint arXiv:2502.06816. Shi, Z.; Pan, H.; Khan, S.; Li, M.; Liu, Y.; Huang, J.; Zhen, H.- L.; Yuan, M.; Chu, Z.; and Xu, Q. 2023. Deepgate2: Functionality- aware circuit representation learning. In 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD), 1- 9. IEEE.Shi, Z.; Tang, T.; Zhu, J.; Sadaf, K.; Zhen, H.- L.; Yuan, M.; Chu, Z.; and Xu, Q. 2025c. Logic Optimization Meets SAT: A Novel Framework for Circuit- SAT Solving. In 2025 62nd ACM/IEEE Design Automation Conference (DAC). IEEE.Shi, Z.; Zheng, Z.; Khan, S.; Zhong, J.; Li, M.; and Xu, Q. 2024. DeepGate3: Towards Scalable Circuit Representation Learning. arXiv preprint arXiv:2407.11095. Stephan, P.; Brayton, R.; and Sangiovanni- Vincentelli, A. 1996. Combinational test generation using satisfiability. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, 1167- 1176. Vaswani, A.; Shazeer, N.; Parmar, N.; Uszkoreit, J.; Jones, L.; Gomez, A. N.; Kaiser, L. u.; and Polosukhin, I. 2017. Attention is All you Need. In Guyon, I.; Luxburg, U. V.; Bengio, S.; Wallach, H.; Fergus, R.; Vishwanathan, S.; and Garnett, R., eds., Advances in Neural Information Processing Systems, volume 30. Curran Associates, Inc.Wang, Z.; Bai, C.; He, Z.; Zhang, G.; Xu, Q.; Ho, T.- Y.; Huang, Y.; and Yu, B. 2024. Fgnn2: A powerful pre- training framework for learning the logic functionality of circuits. IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems.Wang, Z.; Bai, C.; He, Z.; Zhang, G.; Xu, Q.; Ho, T.- Y.; Yu, B.; and Huang, Y. 2022. Functionality matters in netlist representation learning. In Proceedings of the 59th ACM/IEEE Design Automation Conference, 61- 66. Wu, C.- A.; Lin, T.- H.; Lee, C.- C.; and Huang, C.- Y. 2007. QuteSAT: A Robust Circuit- based SAT Solver for Complex Circuit Structure. In 2007 Design, Automation & Test in Europe Conference & Exhibition, 1- 6. Wu, H.; Zheng, H.; Pu, Y.; and Yu, B. 2025. Circuit Representation Learning with Masked Gate Modeling and Verilog- AIG Alignment. arXiv preprint arXiv:2502.12732. Zheng, Z.; Huang, S.; Zhong, J.; Shi, Z.; Dai, G.; Xu, N.; and Xu, Q. 2025. DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale. arXiv preprint arXiv:2502.01681.