<dec f='llvm/llvm/include/llvm/IR/CallingConv.h' l='48' type='9'/>
<doc f='llvm/llvm/include/llvm/IR/CallingConv.h' l='44'>// Cold - This calling convention attempts to make code in the caller as
    // efficient as possible under the assumption that the call is not commonly
    // executed.  As such, these calls often preserve all registers so that the
    // call does not break any live ranges in the caller side.</doc>
<use f='llvm/llvm/lib/Analysis/InlineCost.cpp' l='1785' u='r' c='_ZN12_GLOBAL__N_112CallAnalyzer11analyzeCallERN4llvm8CallBaseE'/>
<use f='llvm/llvm/lib/AsmParser/LLParser.cpp' l='1967' u='r' c='_ZN4llvm8LLParser24ParseOptionalCallingConvERj'/>
<use f='llvm/llvm/lib/IR/AsmWriter.cpp' l='349' c='_ZL16PrintCallingConvjRN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/lib/IR/Verifier.cpp' l='2198' c='_ZN12_GLOBAL__N_18Verifier13visitFunctionERKN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='891' c='_ZN4llvm18AMDGPUCallLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='916' c='_ZN4llvm18AMDGPUCallLowering19CCAssignFnForReturnEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp' l='58' c='_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp' l='78' c='_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1562' c='_ZNK4llvm18R600TargetLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5125' u='r' c='_ZNK4llvm17PPCTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5356' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_32SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_513113675'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6757' u='r' c='_ZNK4llvm17PPCTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6772' u='r' c='_ZNK4llvm17PPCTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='168' u='r' c='_ZNK4llvm15PPCRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='235' u='r' c='_ZNK4llvm15PPCRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='623' u='r' c='_ZL20callingConvSupportedj'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='344' c='_ZNK4llvm15X86RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='458' c='_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Transforms/IPO/GlobalOpt.cpp' l='2207' u='r' c='_ZL23changeCallSitesToColdCCPN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Transforms/IPO/GlobalOpt.cpp' l='2323' u='r' c='_ZL17OptimizeFunctionsRN4llvm6ModuleEPNS_17TargetLibraryInfoENS_12function_refIFRNS_19TargetTransformInfoERNS_8FunctionEEEENS4_IFRNS_18BlockFrequencyI9729831'/>
<use f='llvm/llvm/lib/Transforms/IPO/HotColdSplitting.cpp' l='221' u='r' c='_ZNK12_GLOBAL__N_116HotColdSplitting14isFunctionColdERKN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Transforms/IPO/HotColdSplitting.cpp' l='358' u='r' c='_ZN12_GLOBAL__N_116HotColdSplitting17extractColdRegionERKN4llvm11SmallVectorIPNS1_10BasicBlockELj0EEERNS1_13DominatorTreeEPNS1_18BlockFrequencyInfoERN14963532'/>
<use f='llvm/llvm/lib/Transforms/IPO/HotColdSplitting.cpp' l='359' u='r' c='_ZN12_GLOBAL__N_116HotColdSplitting17extractColdRegionERKN4llvm11SmallVectorIPNS1_10BasicBlockELj0EEERNS1_13DominatorTreeEPNS1_18BlockFrequencyInfoERN14963532'/>
<use f='llvm/llvm/lib/Transforms/IPO/PartialInlining.cpp' l='1162' u='r' c='_ZN12_GLOBAL__N_118PartialInlinerImpl14FunctionCloner30doMultiRegionFunctionOutliningEv'/>
<use f='llvm/llvm/lib/Transforms/IPO/PartialInlining.cpp' l='1163' u='r' c='_ZN12_GLOBAL__N_118PartialInlinerImpl14FunctionCloner30doMultiRegionFunctionOutliningEv'/>
<use f='llvm/llvm/lib/Transforms/Scalar/RewriteStatepointsForGC.cpp' l='1324' u='r' c='_ZL17CreateGCRelocatesN4llvm8ArrayRefIPNS_5ValueEEEiS3_PNS_11InstructionENS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE'/>
<use f='llvm/llvm/unittests/Transforms/Utils/CloningTest.cpp' l='189' u='r' c='_ZN12_GLOBAL__N_139CloneInstruction_CallingConvention_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Transforms/Utils/CloningTest.cpp' l='201' c='_ZN12_GLOBAL__N_139CloneInstruction_CallingConvention_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Transforms/Utils/CloningTest.cpp' l='201' u='r' c='_ZN12_GLOBAL__N_139CloneInstruction_CallingConvention_Test8TestBodyEv'/>
