// Seed: 1785366136
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output wire id_2,
    output tri1 id_3,
    input tri id_4
);
  always @(posedge id_0) id_2 = id_0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    output tri1 id_5,
    input tri id_6,
    input wand id_7,
    output wand id_8,
    output supply1 id_9,
    output supply0 id_10,
    output wor id_11,
    output wire id_12,
    input wand id_13,
    input tri id_14,
    input uwire id_15,
    input uwire id_16,
    input wor id_17,
    output supply1 id_18
);
  assign id_18 = 1;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_12,
      id_5,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
