<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Top-Level Ports</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part43.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part45.htm">Next &gt;</a></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark45">&zwnj;</a>Top-Level Ports</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The GDDR6 reference design top-level RTL module has the following I/O ports:</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">parameter must be</p><h1 style="padding-top: 12pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark47">&zwnj;</a>Table 30 • Speedster7t AC7t1400 and AC7t1500 GDDR6 Reference Design Top-Level RTL Ports</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Signal Name</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_357.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_nap_clk</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock driving the logic interfacing with the NAP running at 500 MHz.</p></td></tr><tr style="height:31pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_358.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">i_reg_clk</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 9pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 5pt;text-indent: 0pt;text-align: left;">Clock driving the logic interfacing with the register control block running at 200 MHz.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_359.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_adm_clk</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="122" height="18" alt="image" src="Image_360.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock driving the <span class="s13">ACX_DEVICE_MANAGER </span>soft IP running at 100 MHz.</p></td></tr></table><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Signal Name</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:40pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="38" height="17" alt="image" src="Image_361.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">led_l</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">8</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 5pt;text-indent: 0pt;text-align: left;">LED output bus to determine status of training and test which are tied to GPIO LED outputs on the VectorPath S7t-VG6 and 815 cards (only applicable to AC7t1500).</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_362.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_*_dc0_clk</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock driving the logic interfacing with the DC interface.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_363.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_*_dc0_*</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">DC interface AXI signals.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_364.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_lock</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_365.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Lock signal for clock <span class="s13">i_nap_clk </span>.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="110" height="18" alt="image" src="Image_366.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_reg_adm_lock</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_367.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_368.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Lock signal for clocks <span class="s13">i_reg_clk </span>and <span class="s13">i_adm_clk.</span></p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_369.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_nap_lock</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Lock signal for PLLs driving eastern GDDR6 NAP channels</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_370.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_dci_lock</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">PLL lock signal for DC interface channels on GDDR subsystems 5 and 6.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_371.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_nap_lock</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Lock signal for PLLs driving western GDDR6 NAP channels</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_372.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_dci_lock</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">PLL lock signal for DC interface channels on GDDR subsystems 1 and 2.</p></td></tr></table><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part43.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part45.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
