Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 30 21:19:31 2023
| Host         : DESKTOP-COSH0DL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_loopback_top_control_sets_placed.rpt
| Design       : uart_loopback_top
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      8 |            1 |
|      9 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              58 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------+-----------------------+------------------+----------------+
|    Clock Signal    |          Enable Signal         |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------+-----------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | u_uart_send/uart_txd_i_1_n_0   | u_uart_recv/sys_rst_n |                1 |              1 |
|  sys_clk_IBUF_BUFG | u_uart_recv/rx_cnt0            | u_uart_recv/sys_rst_n |                1 |              4 |
|  sys_clk_IBUF_BUFG | u_uart_send/tx_cnt0            | u_uart_recv/sys_rst_n |                1 |              4 |
|  sys_clk_IBUF_BUFG | u_uart_loop/recv_done_flag     | u_uart_recv/sys_rst_n |                2 |              8 |
|  sys_clk_IBUF_BUFG | u_uart_send/tx_data[7]_i_1_n_0 | u_uart_recv/sys_rst_n |                2 |              9 |
|  sys_clk_IBUF_BUFG |                                | u_uart_recv/sys_rst_n |               23 |             58 |
+--------------------+--------------------------------+-----------------------+------------------+----------------+


