<HTML>
<HEAD><TITLE>I/O Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Top"></A><B><U><big>I/O Timing Report</big></U></B>
Loading design for application iotiming from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Loading design for application iotiming from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Loading design for application iotiming from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
// Design: sdram_controller
// Package: CABGA256
// ncd File: sdram_controller_impl1.ncd
// Version: Diamond (64-bit) 3.14.0.75.2
// Written on Wed Mar 19 17:03:34 2025
// M: Minimum Performance Grade
// iotiming sdram_controller_impl1.ncd sdram_controller_impl1.prf -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml

I/O Timing Report (All units are in ns)

Worst Case Results across Performance Grades (M, 6, 5, 4):

// Input Setup and Hold Times

Port                     Clock Edge  Setup Performance_Grade  Hold Performance_Grade
----------------------------------------------------------------------
soc_side_rst_n_pin       clk   R     5.391      4       0.288     6
soc_side_wr_data_pin[0]  clk   R    -0.183      M       2.361     4
soc_side_wr_data_pin[10] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[11] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[12] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[13] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[14] clk   R    -0.206      M       2.415     4
soc_side_wr_data_pin[15] clk   R    -0.209      M       2.445     4
soc_side_wr_data_pin[16] clk   R    -0.206      M       2.415     4
soc_side_wr_data_pin[17] clk   R    -0.209      M       2.445     4
soc_side_wr_data_pin[18] clk   R    -0.205      M       2.426     4
soc_side_wr_data_pin[19] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[1]  clk   R    -0.205      M       2.426     4
soc_side_wr_data_pin[20] clk   R    -0.205      M       2.426     4
soc_side_wr_data_pin[21] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[22] clk   R    -0.209      M       2.445     4
soc_side_wr_data_pin[23] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[24] clk   R    -0.203      M       2.403     4
soc_side_wr_data_pin[25] clk   R    -0.206      M       2.415     4
soc_side_wr_data_pin[26] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[27] clk   R    -0.205      M       2.426     4
soc_side_wr_data_pin[28] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[29] clk   R    -0.187      M       2.373     4
soc_side_wr_data_pin[2]  clk   R    -0.187      M       2.373     4
soc_side_wr_data_pin[30] clk   R    -0.187      M       2.373     4
soc_side_wr_data_pin[31] clk   R    -0.187      M       2.373     4
soc_side_wr_data_pin[3]  clk   R    -0.205      M       2.426     4
soc_side_wr_data_pin[4]  clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[5]  clk   R    -0.187      M       2.373     4
soc_side_wr_data_pin[6]  clk   R    -0.183      M       2.361     4
soc_side_wr_data_pin[7]  clk   R    -0.205      M       2.426     4
soc_side_wr_data_pin[8]  clk   R    -0.205      M       2.426     4
soc_side_wr_data_pin[9]  clk   R    -0.205      M       2.426     4
soc_side_wr_en_pin       clk   R     4.550      4       0.238     6


// Clock to Output Delay

Port                        Clock Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade
------------------------------------------------------------------------
ram_side_addr_pin[0]        clk   R    12.466         4        3.441          M
ram_side_addr_pin[10]       clk   R    14.938         4        3.078          M
ram_side_addr_pin[11]       clk   R    10.339         4        3.050          M
ram_side_addr_pin[1]        clk   R    12.345         4        3.518          M
ram_side_addr_pin[2]        clk   R    12.454         4        3.528          M
ram_side_addr_pin[3]        clk   R    12.758         4        3.474          M
ram_side_addr_pin[4]        clk   R    13.036         4        3.171          M
ram_side_addr_pin[5]        clk   R    12.938         4        3.178          M
ram_side_addr_pin[6]        clk   R    12.153         4        3.358          M
ram_side_addr_pin[7]        clk   R    12.119         4        3.444          M
ram_side_addr_pin[8]        clk   R    12.758         4        3.474          M
ram_side_addr_pin[9]        clk   R    11.150         4        3.051          M
ram_side_bank_addr_pin[0]   clk   R    12.010         4        3.434          M
ram_side_bank_addr_pin[1]   clk   R    10.886         4        3.135          M
ram_side_cas_n_pin          clk   R     7.874         4        2.529          M
ram_side_chip0_data_pin[0]  clk   R    13.388         4        2.794          M
ram_side_chip0_data_pin[10] clk   R    15.026         4        2.844          M
ram_side_chip0_data_pin[11] clk   R    16.006         4        3.011          M
ram_side_chip0_data_pin[12] clk   R    15.026         4        2.844          M
ram_side_chip0_data_pin[13] clk   R    16.006         4        2.844          M
ram_side_chip0_data_pin[14] clk   R    15.345         4        2.798          M
ram_side_chip0_data_pin[15] clk   R    17.281         4        2.790          M
ram_side_chip0_data_pin[1]  clk   R    11.444         4        2.796          M
ram_side_chip0_data_pin[2]  clk   R    15.016         4        2.790          M
ram_side_chip0_data_pin[3]  clk   R    17.292         4        2.716          M
ram_side_chip0_data_pin[4]  clk   R    14.622         4        2.958          M
ram_side_chip0_data_pin[5]  clk   R    14.979         4        2.789          M
ram_side_chip0_data_pin[6]  clk   R    13.388         4        2.794          M
ram_side_chip0_data_pin[7]  clk   R    11.047         4        2.796          M
ram_side_chip0_data_pin[8]  clk   R    10.526         4        2.731          M
ram_side_chip0_data_pin[9]  clk   R    11.120         4        2.796          M
ram_side_chip0_ldqm_pin     clk   R    14.041         4        3.403          M
ram_side_chip0_udqm_pin     clk   R    14.335         4        3.464          M
ram_side_chip1_data_pin[0]  clk   R    15.338         4        2.798          M
ram_side_chip1_data_pin[10] clk   R    14.586         4        2.844          M
ram_side_chip1_data_pin[11] clk   R    11.040         4        2.716          M
ram_side_chip1_data_pin[12] clk   R    14.592         4        2.764          M
ram_side_chip1_data_pin[13] clk   R    15.443         4        2.789          M
ram_side_chip1_data_pin[14] clk   R    15.000         4        2.789          M
ram_side_chip1_data_pin[15] clk   R    15.000         4        2.902          M
ram_side_chip1_data_pin[1]  clk   R    16.427         4        2.790          M
ram_side_chip1_data_pin[2]  clk   R    10.526         4        2.731          M
ram_side_chip1_data_pin[3]  clk   R    14.592         4        2.844          M
ram_side_chip1_data_pin[4]  clk   R    11.547         4        2.716          M
ram_side_chip1_data_pin[5]  clk   R    15.572         4        2.958          M
ram_side_chip1_data_pin[6]  clk   R    16.427         4        2.790          M
ram_side_chip1_data_pin[7]  clk   R    15.572         4        2.844          M
ram_side_chip1_data_pin[8]  clk   R    11.812         4        2.801          M
ram_side_chip1_data_pin[9]  clk   R    15.494         4        2.798          M
ram_side_chip1_ldqm_pin     clk   R    14.125         4        3.431          M
ram_side_chip1_udqm_pin     clk   R    14.371         4        3.485          M
ram_side_ras_n_pin          clk   R     7.855         4        2.536          M
ram_side_wr_en_pin          clk   R     7.874         4        2.529          M
soc_side_busy_pin           clk   R     7.866         4        2.541          M
WARNING: you must also run trce with hold speed: 4
WARNING: you must also run trce with hold speed: 6
WARNING: you must also run trce with setup speed: M



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
