ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32wbxx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SystemInit,"ax",%progbits
  20              		.align	1
  21              		.global	SystemInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SystemInit:
  27              	.LFB1104:
  28              		.file 1 "Core/Src/system_stm32wbxx.c"
   1:Core/Src/system_stm32wbxx.c **** /**
   2:Core/Src/system_stm32wbxx.c ****   ******************************************************************************
   3:Core/Src/system_stm32wbxx.c ****   * @file    system_stm32wbxx.c
   4:Core/Src/system_stm32wbxx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32wbxx.c ****   * @brief   CMSIS Cortex Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32wbxx.c ****   *
   7:Core/Src/system_stm32wbxx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32wbxx.c ****   *   user application:
   9:Core/Src/system_stm32wbxx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32wbxx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32wbxx.c ****   *                      the "startup_stm32wbxx.s" file.
  12:Core/Src/system_stm32wbxx.c ****   *
  13:Core/Src/system_stm32wbxx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32wbxx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32wbxx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32wbxx.c ****   *
  17:Core/Src/system_stm32wbxx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32wbxx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32wbxx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32wbxx.c ****   *
  21:Core/Src/system_stm32wbxx.c ****   *   After each device reset the MSI (4 MHz) is used as system clock source.
  22:Core/Src/system_stm32wbxx.c ****   *   Then SystemInit() function is called, in "startup_stm32wbxx.s" file, to
  23:Core/Src/system_stm32wbxx.c ****   *   configure the system clock before to branch to main program.
  24:Core/Src/system_stm32wbxx.c ****   *
  25:Core/Src/system_stm32wbxx.c ****   *   This file configures the system clock as follows:
  26:Core/Src/system_stm32wbxx.c ****   *=============================================================================
  27:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  28:Core/Src/system_stm32wbxx.c ****   *        System Clock source                    | MSI
  29:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  30:Core/Src/system_stm32wbxx.c ****   *        SYSCLK(Hz)                             | 4000000
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 2


  31:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  32:Core/Src/system_stm32wbxx.c ****   *        HCLK(Hz)                               | 4000000
  33:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  34:Core/Src/system_stm32wbxx.c ****   *        AHB Prescaler                          | 1
  35:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  36:Core/Src/system_stm32wbxx.c ****   *        APB1 Prescaler                         | 1
  37:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  38:Core/Src/system_stm32wbxx.c ****   *        APB2 Prescaler                         | 1
  39:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  40:Core/Src/system_stm32wbxx.c ****   *        PLL_M                                  | 1
  41:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  42:Core/Src/system_stm32wbxx.c ****   *        PLL_N                                  | 8
  43:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  44:Core/Src/system_stm32wbxx.c ****   *        PLL_P                                  | 7
  45:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  46:Core/Src/system_stm32wbxx.c ****   *        PLL_Q                                  | 2
  47:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  48:Core/Src/system_stm32wbxx.c ****   *        PLL_R                                  | 2
  49:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  50:Core/Src/system_stm32wbxx.c ****   *        PLLSAI1_P                              | NA
  51:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  52:Core/Src/system_stm32wbxx.c ****   *        PLLSAI1_Q                              | NA
  53:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  54:Core/Src/system_stm32wbxx.c ****   *        PLLSAI1_R                              | NA
  55:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  56:Core/Src/system_stm32wbxx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  57:Core/Src/system_stm32wbxx.c ****   *        SDIO and RNG clock                     |
  58:Core/Src/system_stm32wbxx.c ****   *-----------------------------------------------------------------------------
  59:Core/Src/system_stm32wbxx.c ****   *=============================================================================
  60:Core/Src/system_stm32wbxx.c ****   ******************************************************************************
  61:Core/Src/system_stm32wbxx.c ****   * @attention
  62:Core/Src/system_stm32wbxx.c ****   *
  63:Core/Src/system_stm32wbxx.c ****   * Copyright (c) 2019-2021 STMicroelectronics.
  64:Core/Src/system_stm32wbxx.c ****   * All rights reserved.
  65:Core/Src/system_stm32wbxx.c ****   *
  66:Core/Src/system_stm32wbxx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  67:Core/Src/system_stm32wbxx.c ****   * in the root directory of this software component.
  68:Core/Src/system_stm32wbxx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  69:Core/Src/system_stm32wbxx.c ****   *
  70:Core/Src/system_stm32wbxx.c ****   ******************************************************************************
  71:Core/Src/system_stm32wbxx.c ****   */
  72:Core/Src/system_stm32wbxx.c **** 
  73:Core/Src/system_stm32wbxx.c **** /** @addtogroup CMSIS
  74:Core/Src/system_stm32wbxx.c ****   * @{
  75:Core/Src/system_stm32wbxx.c ****   */
  76:Core/Src/system_stm32wbxx.c **** 
  77:Core/Src/system_stm32wbxx.c **** /** @addtogroup stm32WBxx_system
  78:Core/Src/system_stm32wbxx.c ****   * @{
  79:Core/Src/system_stm32wbxx.c ****   */
  80:Core/Src/system_stm32wbxx.c **** 
  81:Core/Src/system_stm32wbxx.c **** /** @addtogroup stm32WBxx_System_Private_Includes
  82:Core/Src/system_stm32wbxx.c ****   * @{
  83:Core/Src/system_stm32wbxx.c ****   */
  84:Core/Src/system_stm32wbxx.c **** 
  85:Core/Src/system_stm32wbxx.c **** #include "stm32wbxx.h"
  86:Core/Src/system_stm32wbxx.c **** 
  87:Core/Src/system_stm32wbxx.c **** #if !defined  (HSE_VALUE)
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 3


  88:Core/Src/system_stm32wbxx.c **** #define HSE_VALUE    (32000000UL) /*!< Value of the External oscillator in Hz */
  89:Core/Src/system_stm32wbxx.c **** #endif /* HSE_VALUE */
  90:Core/Src/system_stm32wbxx.c **** 
  91:Core/Src/system_stm32wbxx.c **** #if !defined  (MSI_VALUE)
  92:Core/Src/system_stm32wbxx.c **** #define MSI_VALUE    (4000000UL) /*!< Value of the Internal oscillator in Hz*/
  93:Core/Src/system_stm32wbxx.c **** #endif /* MSI_VALUE */
  94:Core/Src/system_stm32wbxx.c **** 
  95:Core/Src/system_stm32wbxx.c **** #if !defined  (HSI_VALUE)
  96:Core/Src/system_stm32wbxx.c **** #define HSI_VALUE    (16000000UL) /*!< Value of the Internal oscillator in Hz*/
  97:Core/Src/system_stm32wbxx.c **** #endif /* HSI_VALUE */
  98:Core/Src/system_stm32wbxx.c **** 
  99:Core/Src/system_stm32wbxx.c **** #if !defined  (LSI_VALUE)
 100:Core/Src/system_stm32wbxx.c **** #define LSI_VALUE  (32000UL)       /*!< Value of LSI in Hz*/
 101:Core/Src/system_stm32wbxx.c **** #endif /* LSI_VALUE */
 102:Core/Src/system_stm32wbxx.c **** 
 103:Core/Src/system_stm32wbxx.c **** #if !defined  (LSE_VALUE)
 104:Core/Src/system_stm32wbxx.c **** #if defined(STM32WB5Mxx)
 105:Core/Src/system_stm32wbxx.c ****   #define LSE_VALUE    32774U     /*!< Value of the LSE oscillator in Hz */
 106:Core/Src/system_stm32wbxx.c **** #else
 107:Core/Src/system_stm32wbxx.c ****   #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 108:Core/Src/system_stm32wbxx.c **** #endif /* STM32WB5Mxx */
 109:Core/Src/system_stm32wbxx.c **** #endif /* LSE_VALUE */
 110:Core/Src/system_stm32wbxx.c **** 
 111:Core/Src/system_stm32wbxx.c **** /**
 112:Core/Src/system_stm32wbxx.c ****   * @}
 113:Core/Src/system_stm32wbxx.c ****   */
 114:Core/Src/system_stm32wbxx.c **** 
 115:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_TypesDefinitions
 116:Core/Src/system_stm32wbxx.c ****   * @{
 117:Core/Src/system_stm32wbxx.c ****   */
 118:Core/Src/system_stm32wbxx.c **** 
 119:Core/Src/system_stm32wbxx.c **** /**
 120:Core/Src/system_stm32wbxx.c ****   * @}
 121:Core/Src/system_stm32wbxx.c ****   */
 122:Core/Src/system_stm32wbxx.c **** 
 123:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_Defines
 124:Core/Src/system_stm32wbxx.c ****   * @{
 125:Core/Src/system_stm32wbxx.c ****   */
 126:Core/Src/system_stm32wbxx.c **** 
 127:Core/Src/system_stm32wbxx.c **** /* Note: Following vector table addresses must be defined in line with linker
 128:Core/Src/system_stm32wbxx.c ****          configuration. */
 129:Core/Src/system_stm32wbxx.c **** /*!< Uncomment the following line if you need to relocate CPU1 CM4 and/or CPU2
 130:Core/Src/system_stm32wbxx.c ****      CM0+ vector table anywhere in Sram or Flash. Else vector table will be kept
 131:Core/Src/system_stm32wbxx.c ****      at address 0x00 which correspond to automatic remap of boot address selected */
 132:Core/Src/system_stm32wbxx.c **** /* #define USER_VECT_TAB_ADDRESS */
 133:Core/Src/system_stm32wbxx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 134:Core/Src/system_stm32wbxx.c **** /*!< Uncomment this line for user vector table remap in Sram else user remap
 135:Core/Src/system_stm32wbxx.c ****      will be done in Flash. */
 136:Core/Src/system_stm32wbxx.c **** /* #define VECT_TAB_SRAM */
 137:Core/Src/system_stm32wbxx.c **** #if defined(VECT_TAB_SRAM)
 138:Core/Src/system_stm32wbxx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM1_BASE      /*!< Vector Table base address field.
 139:Core/Src/system_stm32wbxx.c ****                                                      This value must be a multiple of 0x200. */
 140:Core/Src/system_stm32wbxx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 141:Core/Src/system_stm32wbxx.c ****                                                      This value must be a multiple of 0x200. */
 142:Core/Src/system_stm32wbxx.c **** #else
 143:Core/Src/system_stm32wbxx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 144:Core/Src/system_stm32wbxx.c ****                                                      This value must be a multiple of 0x200. */
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 4


 145:Core/Src/system_stm32wbxx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 146:Core/Src/system_stm32wbxx.c ****                                                      This value must be a multiple of 0x200. */
 147:Core/Src/system_stm32wbxx.c **** #endif /* VECT_TAB_SRAM */
 148:Core/Src/system_stm32wbxx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 149:Core/Src/system_stm32wbxx.c **** 
 150:Core/Src/system_stm32wbxx.c **** /**
 151:Core/Src/system_stm32wbxx.c ****   * @}
 152:Core/Src/system_stm32wbxx.c ****   */
 153:Core/Src/system_stm32wbxx.c **** 
 154:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_Macros
 155:Core/Src/system_stm32wbxx.c ****   * @{
 156:Core/Src/system_stm32wbxx.c ****   */
 157:Core/Src/system_stm32wbxx.c **** 
 158:Core/Src/system_stm32wbxx.c **** /**
 159:Core/Src/system_stm32wbxx.c ****   * @}
 160:Core/Src/system_stm32wbxx.c ****   */
 161:Core/Src/system_stm32wbxx.c **** 
 162:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_Variables
 163:Core/Src/system_stm32wbxx.c ****   * @{
 164:Core/Src/system_stm32wbxx.c ****   */
 165:Core/Src/system_stm32wbxx.c **** /* The SystemCoreClock variable is updated in three ways:
 166:Core/Src/system_stm32wbxx.c ****     1) by calling CMSIS function SystemCoreClockUpdate()
 167:Core/Src/system_stm32wbxx.c ****     2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 168:Core/Src/system_stm32wbxx.c ****     3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 169:Core/Src/system_stm32wbxx.c ****        Note: If you use this function to configure the system clock; then there
 170:Core/Src/system_stm32wbxx.c ****              is no need to call the 2 first functions listed above, since SystemCoreClock
 171:Core/Src/system_stm32wbxx.c ****              variable is updated automatically.
 172:Core/Src/system_stm32wbxx.c **** */
 173:Core/Src/system_stm32wbxx.c **** uint32_t SystemCoreClock = 4000000UL ; /*CPU1: M4 on MSI clock after startup (4MHz)*/
 174:Core/Src/system_stm32wbxx.c **** 
 175:Core/Src/system_stm32wbxx.c **** const uint32_t AHBPrescTable[16UL] = {1UL, 3UL, 5UL, 1UL, 1UL, 6UL, 10UL, 32UL, 2UL, 4UL, 8UL, 16UL
 176:Core/Src/system_stm32wbxx.c **** 
 177:Core/Src/system_stm32wbxx.c **** const uint32_t APBPrescTable[8UL]  = {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL};
 178:Core/Src/system_stm32wbxx.c **** 
 179:Core/Src/system_stm32wbxx.c **** const uint32_t MSIRangeTable[16UL] = {100000UL, 200000UL, 400000UL, 800000UL, 1000000UL, 2000000UL,
 180:Core/Src/system_stm32wbxx.c ****                                       4000000UL, 8000000UL, 16000000UL, 24000000UL, 32000000UL, 480
 181:Core/Src/system_stm32wbxx.c ****                                      }; /* 0UL values are incorrect cases */
 182:Core/Src/system_stm32wbxx.c **** 
 183:Core/Src/system_stm32wbxx.c **** #if defined(STM32WB55xx) || defined(STM32WB5Mxx) || defined(STM32WB35xx) || defined (STM32WB15xx) |
 184:Core/Src/system_stm32wbxx.c **** const uint32_t SmpsPrescalerTable[4UL][6UL] = {{1UL, 3UL, 2UL, 2UL, 1UL, 2UL}, \
 185:Core/Src/system_stm32wbxx.c ****   {2UL, 6UL, 4UL, 3UL, 2UL, 4UL}, \
 186:Core/Src/system_stm32wbxx.c ****   {4UL, 12UL, 8UL, 6UL, 4UL, 8UL}, \
 187:Core/Src/system_stm32wbxx.c ****   {4UL, 12UL, 8UL, 6UL, 4UL, 8UL}
 188:Core/Src/system_stm32wbxx.c **** };
 189:Core/Src/system_stm32wbxx.c **** #endif /* STM32WB55xx || STM32WB5Mxx || STM32WB35xx || STM32WB15xx || STM32WB1Mxx */
 190:Core/Src/system_stm32wbxx.c **** 
 191:Core/Src/system_stm32wbxx.c **** /**
 192:Core/Src/system_stm32wbxx.c ****   * @}
 193:Core/Src/system_stm32wbxx.c ****   */
 194:Core/Src/system_stm32wbxx.c **** 
 195:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_FunctionPrototypes
 196:Core/Src/system_stm32wbxx.c ****   * @{
 197:Core/Src/system_stm32wbxx.c ****   */
 198:Core/Src/system_stm32wbxx.c **** 
 199:Core/Src/system_stm32wbxx.c **** /**
 200:Core/Src/system_stm32wbxx.c ****   * @}
 201:Core/Src/system_stm32wbxx.c ****   */
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 5


 202:Core/Src/system_stm32wbxx.c **** 
 203:Core/Src/system_stm32wbxx.c **** /** @addtogroup STM32WBxx_System_Private_Functions
 204:Core/Src/system_stm32wbxx.c ****   * @{
 205:Core/Src/system_stm32wbxx.c ****   */
 206:Core/Src/system_stm32wbxx.c **** 
 207:Core/Src/system_stm32wbxx.c **** /**
 208:Core/Src/system_stm32wbxx.c ****   * @brief  Setup the microcontroller system.
 209:Core/Src/system_stm32wbxx.c ****   * @param  None
 210:Core/Src/system_stm32wbxx.c ****   * @retval None
 211:Core/Src/system_stm32wbxx.c ****   */
 212:Core/Src/system_stm32wbxx.c **** void SystemInit(void)
 213:Core/Src/system_stm32wbxx.c **** {
  29              		.loc 1 213 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 214:Core/Src/system_stm32wbxx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 215:Core/Src/system_stm32wbxx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 216:Core/Src/system_stm32wbxx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 217:Core/Src/system_stm32wbxx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 218:Core/Src/system_stm32wbxx.c **** 
 219:Core/Src/system_stm32wbxx.c ****   /* FPU settings ------------------------------------------------------------*/
 220:Core/Src/system_stm32wbxx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 221:Core/Src/system_stm32wbxx.c ****   SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access *
  34              		.loc 1 221 3 view .LVU1
  35              		.loc 1 221 14 is_stmt 0 view .LVU2
  36 0000 164A     		ldr	r2, .L2
  37 0002 D2F88830 		ldr	r3, [r2, #136]
  38 0006 43F47003 		orr	r3, r3, #15728640
  39 000a C2F88830 		str	r3, [r2, #136]
 222:Core/Src/system_stm32wbxx.c **** #endif /* FPU */
 223:Core/Src/system_stm32wbxx.c **** 
 224:Core/Src/system_stm32wbxx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 225:Core/Src/system_stm32wbxx.c ****   /* Set MSION bit */
 226:Core/Src/system_stm32wbxx.c ****   RCC->CR |= RCC_CR_MSION;
  40              		.loc 1 226 3 is_stmt 1 view .LVU3
  41              		.loc 1 226 11 is_stmt 0 view .LVU4
  42 000e 4FF0B043 		mov	r3, #1476395008
  43 0012 1A68     		ldr	r2, [r3]
  44 0014 42F00102 		orr	r2, r2, #1
  45 0018 1A60     		str	r2, [r3]
 227:Core/Src/system_stm32wbxx.c **** 
 228:Core/Src/system_stm32wbxx.c ****   /* Reset CFGR register */
 229:Core/Src/system_stm32wbxx.c ****   RCC->CFGR = 0x00070000U;
  46              		.loc 1 229 3 is_stmt 1 view .LVU5
  47              		.loc 1 229 13 is_stmt 0 view .LVU6
  48 001a 4FF4E022 		mov	r2, #458752
  49 001e 9A60     		str	r2, [r3, #8]
 230:Core/Src/system_stm32wbxx.c **** 
 231:Core/Src/system_stm32wbxx.c ****   /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
 232:Core/Src/system_stm32wbxx.c ****   RCC->CR &= (uint32_t)0xFAF6FEFBU;
  50              		.loc 1 232 3 is_stmt 1 view .LVU7
  51              		.loc 1 232 11 is_stmt 0 view .LVU8
  52 0020 1968     		ldr	r1, [r3]
  53 0022 A2F1A262 		sub	r2, r2, #84934656
  54 0026 A2F20512 		subw	r2, r2, #261
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 6


  55 002a 0A40     		ands	r2, r2, r1
  56 002c 1A60     		str	r2, [r3]
 233:Core/Src/system_stm32wbxx.c **** 
 234:Core/Src/system_stm32wbxx.c ****   /*!< Reset LSI1 and LSI2 bits */
 235:Core/Src/system_stm32wbxx.c ****   RCC->CSR &= (uint32_t)0xFFFFFFFAU;
  57              		.loc 1 235 3 is_stmt 1 view .LVU9
  58              		.loc 1 235 12 is_stmt 0 view .LVU10
  59 002e D3F89420 		ldr	r2, [r3, #148]
  60 0032 22F00502 		bic	r2, r2, #5
  61 0036 C3F89420 		str	r2, [r3, #148]
 236:Core/Src/system_stm32wbxx.c **** 
 237:Core/Src/system_stm32wbxx.c ****   /*!< Reset HSI48ON  bit */
 238:Core/Src/system_stm32wbxx.c ****   RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
  62              		.loc 1 238 3 is_stmt 1 view .LVU11
  63              		.loc 1 238 14 is_stmt 0 view .LVU12
  64 003a D3F89820 		ldr	r2, [r3, #152]
  65 003e 22F00102 		bic	r2, r2, #1
  66 0042 C3F89820 		str	r2, [r3, #152]
 239:Core/Src/system_stm32wbxx.c **** 
 240:Core/Src/system_stm32wbxx.c ****   /* Reset PLLCFGR register */
 241:Core/Src/system_stm32wbxx.c ****   RCC->PLLCFGR = 0x22041000U;
  67              		.loc 1 241 3 is_stmt 1 view .LVU13
  68              		.loc 1 241 16 is_stmt 0 view .LVU14
  69 0046 064A     		ldr	r2, .L2+4
  70 0048 DA60     		str	r2, [r3, #12]
 242:Core/Src/system_stm32wbxx.c **** 
 243:Core/Src/system_stm32wbxx.c **** #if defined(STM32WB55xx) || defined(STM32WB5Mxx)
 244:Core/Src/system_stm32wbxx.c ****   /* Reset PLLSAI1CFGR register */
 245:Core/Src/system_stm32wbxx.c ****   RCC->PLLSAI1CFGR = 0x22041000U;
  71              		.loc 1 245 3 is_stmt 1 view .LVU15
  72              		.loc 1 245 20 is_stmt 0 view .LVU16
  73 004a 1A61     		str	r2, [r3, #16]
 246:Core/Src/system_stm32wbxx.c **** #endif /* STM32WB55xx || STM32WB5Mxx */
 247:Core/Src/system_stm32wbxx.c **** 
 248:Core/Src/system_stm32wbxx.c ****   /* Reset HSEBYP bit */
 249:Core/Src/system_stm32wbxx.c ****   RCC->CR &= 0xFFFBFFFFU;
  74              		.loc 1 249 3 is_stmt 1 view .LVU17
  75              		.loc 1 249 11 is_stmt 0 view .LVU18
  76 004c 1A68     		ldr	r2, [r3]
  77 004e 22F48022 		bic	r2, r2, #262144
  78 0052 1A60     		str	r2, [r3]
 250:Core/Src/system_stm32wbxx.c **** 
 251:Core/Src/system_stm32wbxx.c ****   /* Disable all interrupts */
 252:Core/Src/system_stm32wbxx.c ****   RCC->CIER = 0x00000000;
  79              		.loc 1 252 3 is_stmt 1 view .LVU19
  80              		.loc 1 252 13 is_stmt 0 view .LVU20
  81 0054 0022     		movs	r2, #0
  82 0056 9A61     		str	r2, [r3, #24]
 253:Core/Src/system_stm32wbxx.c **** }
  83              		.loc 1 253 1 view .LVU21
  84 0058 7047     		bx	lr
  85              	.L3:
  86 005a 00BF     		.align	2
  87              	.L2:
  88 005c 00ED00E0 		.word	-536810240
  89 0060 00100422 		.word	570691584
  90              		.cfi_endproc
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 7


  91              	.LFE1104:
  93              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  94              		.align	1
  95              		.global	SystemCoreClockUpdate
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	SystemCoreClockUpdate:
 101              	.LFB1105:
 254:Core/Src/system_stm32wbxx.c **** 
 255:Core/Src/system_stm32wbxx.c **** /**
 256:Core/Src/system_stm32wbxx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 257:Core/Src/system_stm32wbxx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 258:Core/Src/system_stm32wbxx.c ****   *         be used by the user application to setup the SysTick timer or configure
 259:Core/Src/system_stm32wbxx.c ****   *         other parameters.
 260:Core/Src/system_stm32wbxx.c ****   *
 261:Core/Src/system_stm32wbxx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 262:Core/Src/system_stm32wbxx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 263:Core/Src/system_stm32wbxx.c ****   *         based on this variable will be incorrect.
 264:Core/Src/system_stm32wbxx.c ****   *
 265:Core/Src/system_stm32wbxx.c ****   * @note   - The system frequency computed by this function is not the real
 266:Core/Src/system_stm32wbxx.c ****   *           frequency in the chip. It is calculated based on the predefined
 267:Core/Src/system_stm32wbxx.c ****   *           constant and the selected clock source:
 268:Core/Src/system_stm32wbxx.c ****   *
 269:Core/Src/system_stm32wbxx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*)
 270:Core/Src/system_stm32wbxx.c ****   *
 271:Core/Src/system_stm32wbxx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 272:Core/Src/system_stm32wbxx.c ****   *
 273:Core/Src/system_stm32wbxx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 274:Core/Src/system_stm32wbxx.c ****   *
 275:Core/Src/system_stm32wbxx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 276:Core/Src/system_stm32wbxx.c ****   *             or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors.
 277:Core/Src/system_stm32wbxx.c ****   *
 278:Core/Src/system_stm32wbxx.c ****   *         (*) MSI_VALUE is a constant defined in stm32wbxx_hal.h file (default value
 279:Core/Src/system_stm32wbxx.c ****   *             4 MHz) but the real value may vary depending on the variations
 280:Core/Src/system_stm32wbxx.c ****   *             in voltage and temperature.
 281:Core/Src/system_stm32wbxx.c ****   *
 282:Core/Src/system_stm32wbxx.c ****   *         (**) HSI_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value
 283:Core/Src/system_stm32wbxx.c ****   *              16 MHz) but the real value may vary depending on the variations
 284:Core/Src/system_stm32wbxx.c ****   *              in voltage and temperature.
 285:Core/Src/system_stm32wbxx.c ****   *
 286:Core/Src/system_stm32wbxx.c ****   *         (***) HSE_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value
 287:Core/Src/system_stm32wbxx.c ****   *              32 MHz), user has to ensure that HSE_VALUE is same as the real
 288:Core/Src/system_stm32wbxx.c ****   *              frequency of the crystal used. Otherwise, this function may
 289:Core/Src/system_stm32wbxx.c ****   *              have wrong result.
 290:Core/Src/system_stm32wbxx.c ****   *
 291:Core/Src/system_stm32wbxx.c ****   *         - The result of this function could be not correct when using fractional
 292:Core/Src/system_stm32wbxx.c ****   *           value for HSE crystal.
 293:Core/Src/system_stm32wbxx.c ****   *
 294:Core/Src/system_stm32wbxx.c ****   * @param  None
 295:Core/Src/system_stm32wbxx.c ****   * @retval None
 296:Core/Src/system_stm32wbxx.c ****   */
 297:Core/Src/system_stm32wbxx.c **** void SystemCoreClockUpdate(void)
 298:Core/Src/system_stm32wbxx.c **** {
 102              		.loc 1 298 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 8


 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 299:Core/Src/system_stm32wbxx.c ****   uint32_t tmp, msirange, pllvco, pllr, pllsource, pllm;
 107              		.loc 1 299 3 view .LVU23
 300:Core/Src/system_stm32wbxx.c **** 
 301:Core/Src/system_stm32wbxx.c ****   /* Get MSI Range frequency--------------------------------------------------*/
 302:Core/Src/system_stm32wbxx.c **** 
 303:Core/Src/system_stm32wbxx.c ****   /*MSI frequency range in Hz*/
 304:Core/Src/system_stm32wbxx.c ****   msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 108              		.loc 1 304 3 view .LVU24
 109              		.loc 1 304 32 is_stmt 0 view .LVU25
 110 0000 4FF0B042 		mov	r2, #1476395008
 111 0004 1368     		ldr	r3, [r2]
 112              		.loc 1 304 56 view .LVU26
 113 0006 C3F30313 		ubfx	r3, r3, #4, #4
 114              		.loc 1 304 12 view .LVU27
 115 000a 2949     		ldr	r1, .L17
 116 000c 51F82310 		ldr	r1, [r1, r3, lsl #2]
 117              	.LVL0:
 305:Core/Src/system_stm32wbxx.c **** 
 306:Core/Src/system_stm32wbxx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 307:Core/Src/system_stm32wbxx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 118              		.loc 1 307 3 is_stmt 1 view .LVU28
 119              		.loc 1 307 14 is_stmt 0 view .LVU29
 120 0010 9368     		ldr	r3, [r2, #8]
 121              		.loc 1 307 21 view .LVU30
 122 0012 03F00C03 		and	r3, r3, #12
 123              		.loc 1 307 3 view .LVU31
 124 0016 0C2B     		cmp	r3, #12
 125 0018 46D8     		bhi	.L5
 126 001a DFE803F0 		tbb	[pc, r3]
 127              	.L7:
 128 001e 07       		.byte	(.L10-.L7)/2
 129 001f 45       		.byte	(.L5-.L7)/2
 130 0020 45       		.byte	(.L5-.L7)/2
 131 0021 45       		.byte	(.L5-.L7)/2
 132 0022 17       		.byte	(.L9-.L7)/2
 133 0023 45       		.byte	(.L5-.L7)/2
 134 0024 45       		.byte	(.L5-.L7)/2
 135 0025 45       		.byte	(.L5-.L7)/2
 136 0026 1B       		.byte	(.L8-.L7)/2
 137 0027 45       		.byte	(.L5-.L7)/2
 138 0028 45       		.byte	(.L5-.L7)/2
 139 0029 45       		.byte	(.L5-.L7)/2
 140 002a 1F       		.byte	(.L6-.L7)/2
 141 002b 00       		.p2align 1
 142              	.L10:
 308:Core/Src/system_stm32wbxx.c ****   {
 309:Core/Src/system_stm32wbxx.c ****     case 0x00: /* MSI used as system clock source */
 310:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = msirange;
 143              		.loc 1 310 7 is_stmt 1 view .LVU32
 144              		.loc 1 310 23 is_stmt 0 view .LVU33
 145 002c 214B     		ldr	r3, .L17+4
 146 002e 1960     		str	r1, [r3]
 311:Core/Src/system_stm32wbxx.c ****       break;
 147              		.loc 1 311 7 is_stmt 1 view .LVU34
 148              	.LVL1:
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 9


 149              	.L11:
 312:Core/Src/system_stm32wbxx.c **** 
 313:Core/Src/system_stm32wbxx.c ****     case 0x04: /* HSI used as system clock source */
 314:Core/Src/system_stm32wbxx.c ****       /* HSI used as system clock source */
 315:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = HSI_VALUE;
 316:Core/Src/system_stm32wbxx.c ****       break;
 317:Core/Src/system_stm32wbxx.c **** 
 318:Core/Src/system_stm32wbxx.c ****     case 0x08:  /* HSE used as system clock source */
 319:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = HSE_VALUE;
 320:Core/Src/system_stm32wbxx.c ****       break;
 321:Core/Src/system_stm32wbxx.c **** 
 322:Core/Src/system_stm32wbxx.c ****     case 0x0C: /* PLL used as system clock  source */
 323:Core/Src/system_stm32wbxx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
 324:Core/Src/system_stm32wbxx.c ****          SYSCLK = PLL_VCO / PLLR
 325:Core/Src/system_stm32wbxx.c ****          */
 326:Core/Src/system_stm32wbxx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 327:Core/Src/system_stm32wbxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 328:Core/Src/system_stm32wbxx.c **** 
 329:Core/Src/system_stm32wbxx.c ****       if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 330:Core/Src/system_stm32wbxx.c ****       {
 331:Core/Src/system_stm32wbxx.c ****         pllvco = (HSI_VALUE / pllm);
 332:Core/Src/system_stm32wbxx.c ****       }
 333:Core/Src/system_stm32wbxx.c ****       else if (pllsource == 0x03UL) /* HSE used as PLL clock source */
 334:Core/Src/system_stm32wbxx.c ****       {
 335:Core/Src/system_stm32wbxx.c ****         pllvco = (HSE_VALUE / pllm);
 336:Core/Src/system_stm32wbxx.c ****       }
 337:Core/Src/system_stm32wbxx.c ****       else /* MSI used as PLL clock source */
 338:Core/Src/system_stm32wbxx.c ****       {
 339:Core/Src/system_stm32wbxx.c ****         pllvco = (msirange / pllm);
 340:Core/Src/system_stm32wbxx.c ****       }
 341:Core/Src/system_stm32wbxx.c **** 
 342:Core/Src/system_stm32wbxx.c ****       pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 343:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 344:Core/Src/system_stm32wbxx.c **** 
 345:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = pllvco / pllr;
 346:Core/Src/system_stm32wbxx.c ****       break;
 347:Core/Src/system_stm32wbxx.c **** 
 348:Core/Src/system_stm32wbxx.c ****     default:
 349:Core/Src/system_stm32wbxx.c ****       SystemCoreClock = msirange;
 350:Core/Src/system_stm32wbxx.c ****       break;
 351:Core/Src/system_stm32wbxx.c ****   }
 352:Core/Src/system_stm32wbxx.c **** 
 353:Core/Src/system_stm32wbxx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 354:Core/Src/system_stm32wbxx.c ****   /* Get HCLK1 prescaler */
 355:Core/Src/system_stm32wbxx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 150              		.loc 1 355 3 view .LVU35
 151              		.loc 1 355 28 is_stmt 0 view .LVU36
 152 0030 4FF0B043 		mov	r3, #1476395008
 153 0034 9B68     		ldr	r3, [r3, #8]
 154              		.loc 1 355 52 view .LVU37
 155 0036 C3F30313 		ubfx	r3, r3, #4, #4
 156              		.loc 1 355 7 view .LVU38
 157 003a 1F4A     		ldr	r2, .L17+8
 158 003c 52F82310 		ldr	r1, [r2, r3, lsl #2]
 159              	.LVL2:
 356:Core/Src/system_stm32wbxx.c **** 
 357:Core/Src/system_stm32wbxx.c ****   /* HCLK clock frequency */
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 10


 358:Core/Src/system_stm32wbxx.c ****   SystemCoreClock = SystemCoreClock / tmp;
 160              		.loc 1 358 3 is_stmt 1 view .LVU39
 161              		.loc 1 358 37 is_stmt 0 view .LVU40
 162 0040 1C4A     		ldr	r2, .L17+4
 163 0042 1368     		ldr	r3, [r2]
 164 0044 B3FBF1F3 		udiv	r3, r3, r1
 165              		.loc 1 358 19 view .LVU41
 166 0048 1360     		str	r3, [r2]
 359:Core/Src/system_stm32wbxx.c **** }
 167              		.loc 1 359 1 view .LVU42
 168 004a 7047     		bx	lr
 169              	.LVL3:
 170              	.L9:
 315:Core/Src/system_stm32wbxx.c ****       break;
 171              		.loc 1 315 7 is_stmt 1 view .LVU43
 315:Core/Src/system_stm32wbxx.c ****       break;
 172              		.loc 1 315 23 is_stmt 0 view .LVU44
 173 004c 194B     		ldr	r3, .L17+4
 174 004e 1B4A     		ldr	r2, .L17+12
 175 0050 1A60     		str	r2, [r3]
 316:Core/Src/system_stm32wbxx.c **** 
 176              		.loc 1 316 7 is_stmt 1 view .LVU45
 177 0052 EDE7     		b	.L11
 178              	.L8:
 319:Core/Src/system_stm32wbxx.c ****       break;
 179              		.loc 1 319 7 view .LVU46
 319:Core/Src/system_stm32wbxx.c ****       break;
 180              		.loc 1 319 23 is_stmt 0 view .LVU47
 181 0054 174B     		ldr	r3, .L17+4
 182 0056 1A4A     		ldr	r2, .L17+16
 183 0058 1A60     		str	r2, [r3]
 320:Core/Src/system_stm32wbxx.c **** 
 184              		.loc 1 320 7 is_stmt 1 view .LVU48
 185 005a E9E7     		b	.L11
 186              	.L6:
 326:Core/Src/system_stm32wbxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 187              		.loc 1 326 7 view .LVU49
 326:Core/Src/system_stm32wbxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 188              		.loc 1 326 23 is_stmt 0 view .LVU50
 189 005c 4FF0B043 		mov	r3, #1476395008
 190 0060 DA68     		ldr	r2, [r3, #12]
 326:Core/Src/system_stm32wbxx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 191              		.loc 1 326 17 view .LVU51
 192 0062 02F00302 		and	r2, r2, #3
 193              	.LVL4:
 327:Core/Src/system_stm32wbxx.c **** 
 194              		.loc 1 327 7 is_stmt 1 view .LVU52
 327:Core/Src/system_stm32wbxx.c **** 
 195              		.loc 1 327 19 is_stmt 0 view .LVU53
 196 0066 DB68     		ldr	r3, [r3, #12]
 327:Core/Src/system_stm32wbxx.c **** 
 197              		.loc 1 327 49 view .LVU54
 198 0068 C3F30213 		ubfx	r3, r3, #4, #3
 327:Core/Src/system_stm32wbxx.c **** 
 199              		.loc 1 327 12 view .LVU55
 200 006c 0133     		adds	r3, r3, #1
 201              	.LVL5:
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 11


 329:Core/Src/system_stm32wbxx.c ****       {
 202              		.loc 1 329 7 is_stmt 1 view .LVU56
 329:Core/Src/system_stm32wbxx.c ****       {
 203              		.loc 1 329 10 is_stmt 0 view .LVU57
 204 006e 022A     		cmp	r2, #2
 205 0070 12D0     		beq	.L15
 333:Core/Src/system_stm32wbxx.c ****       {
 206              		.loc 1 333 12 is_stmt 1 view .LVU58
 333:Core/Src/system_stm32wbxx.c ****       {
 207              		.loc 1 333 15 is_stmt 0 view .LVU59
 208 0072 032A     		cmp	r2, #3
 209 0074 14D0     		beq	.L16
 339:Core/Src/system_stm32wbxx.c ****       }
 210              		.loc 1 339 9 is_stmt 1 view .LVU60
 339:Core/Src/system_stm32wbxx.c ****       }
 211              		.loc 1 339 16 is_stmt 0 view .LVU61
 212 0076 B1FBF3F2 		udiv	r2, r1, r3
 213              	.LVL6:
 214              	.L13:
 342:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 215              		.loc 1 342 7 is_stmt 1 view .LVU62
 342:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 216              		.loc 1 342 30 is_stmt 0 view .LVU63
 217 007a 4FF0B041 		mov	r1, #1476395008
 218              	.LVL7:
 342:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 219              		.loc 1 342 30 view .LVU64
 220 007e CB68     		ldr	r3, [r1, #12]
 221              	.LVL8:
 342:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 222              		.loc 1 342 60 view .LVU65
 223 0080 C3F30623 		ubfx	r3, r3, #8, #7
 342:Core/Src/system_stm32wbxx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 224              		.loc 1 342 14 view .LVU66
 225 0084 02FB03F3 		mul	r3, r2, r3
 226              	.LVL9:
 343:Core/Src/system_stm32wbxx.c **** 
 227              		.loc 1 343 7 is_stmt 1 view .LVU67
 343:Core/Src/system_stm32wbxx.c **** 
 228              		.loc 1 343 20 is_stmt 0 view .LVU68
 229 0088 CA68     		ldr	r2, [r1, #12]
 343:Core/Src/system_stm32wbxx.c **** 
 230              		.loc 1 343 50 view .LVU69
 231 008a 520F     		lsrs	r2, r2, #29
 343:Core/Src/system_stm32wbxx.c **** 
 232              		.loc 1 343 12 view .LVU70
 233 008c 0132     		adds	r2, r2, #1
 234              	.LVL10:
 345:Core/Src/system_stm32wbxx.c ****       break;
 235              		.loc 1 345 7 is_stmt 1 view .LVU71
 345:Core/Src/system_stm32wbxx.c ****       break;
 236              		.loc 1 345 32 is_stmt 0 view .LVU72
 237 008e B3FBF2F3 		udiv	r3, r3, r2
 238              	.LVL11:
 345:Core/Src/system_stm32wbxx.c ****       break;
 239              		.loc 1 345 23 view .LVU73
 240 0092 084A     		ldr	r2, .L17+4
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 12


 241              	.LVL12:
 345:Core/Src/system_stm32wbxx.c ****       break;
 242              		.loc 1 345 23 view .LVU74
 243 0094 1360     		str	r3, [r2]
 346:Core/Src/system_stm32wbxx.c **** 
 244              		.loc 1 346 7 is_stmt 1 view .LVU75
 245 0096 CBE7     		b	.L11
 246              	.LVL13:
 247              	.L15:
 331:Core/Src/system_stm32wbxx.c ****       }
 248              		.loc 1 331 9 view .LVU76
 331:Core/Src/system_stm32wbxx.c ****       }
 249              		.loc 1 331 16 is_stmt 0 view .LVU77
 250 0098 084A     		ldr	r2, .L17+12
 251              	.LVL14:
 331:Core/Src/system_stm32wbxx.c ****       }
 252              		.loc 1 331 16 view .LVU78
 253 009a B2FBF3F2 		udiv	r2, r2, r3
 254              	.LVL15:
 331:Core/Src/system_stm32wbxx.c ****       }
 255              		.loc 1 331 16 view .LVU79
 256 009e ECE7     		b	.L13
 257              	.LVL16:
 258              	.L16:
 335:Core/Src/system_stm32wbxx.c ****       }
 259              		.loc 1 335 9 is_stmt 1 view .LVU80
 335:Core/Src/system_stm32wbxx.c ****       }
 260              		.loc 1 335 16 is_stmt 0 view .LVU81
 261 00a0 074A     		ldr	r2, .L17+16
 262              	.LVL17:
 335:Core/Src/system_stm32wbxx.c ****       }
 263              		.loc 1 335 16 view .LVU82
 264 00a2 B2FBF3F2 		udiv	r2, r2, r3
 265              	.LVL18:
 335:Core/Src/system_stm32wbxx.c ****       }
 266              		.loc 1 335 16 view .LVU83
 267 00a6 E8E7     		b	.L13
 268              	.LVL19:
 269              	.L5:
 349:Core/Src/system_stm32wbxx.c ****       break;
 270              		.loc 1 349 7 is_stmt 1 view .LVU84
 349:Core/Src/system_stm32wbxx.c ****       break;
 271              		.loc 1 349 23 is_stmt 0 view .LVU85
 272 00a8 024B     		ldr	r3, .L17+4
 273 00aa 1960     		str	r1, [r3]
 350:Core/Src/system_stm32wbxx.c ****   }
 274              		.loc 1 350 7 is_stmt 1 view .LVU86
 275 00ac C0E7     		b	.L11
 276              	.L18:
 277 00ae 00BF     		.align	2
 278              	.L17:
 279 00b0 00000000 		.word	.LANCHOR0
 280 00b4 00000000 		.word	.LANCHOR1
 281 00b8 00000000 		.word	.LANCHOR2
 282 00bc 0024F400 		.word	16000000
 283 00c0 0048E801 		.word	32000000
 284              		.cfi_endproc
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 13


 285              	.LFE1105:
 287              		.global	SmpsPrescalerTable
 288              		.global	MSIRangeTable
 289              		.global	APBPrescTable
 290              		.global	AHBPrescTable
 291              		.global	SystemCoreClock
 292              		.section	.data.SystemCoreClock,"aw"
 293              		.align	2
 294              		.set	.LANCHOR1,. + 0
 297              	SystemCoreClock:
 298 0000 00093D00 		.word	4000000
 299              		.section	.rodata.AHBPrescTable,"a"
 300              		.align	2
 301              		.set	.LANCHOR2,. + 0
 304              	AHBPrescTable:
 305 0000 01000000 		.word	1
 306 0004 03000000 		.word	3
 307 0008 05000000 		.word	5
 308 000c 01000000 		.word	1
 309 0010 01000000 		.word	1
 310 0014 06000000 		.word	6
 311 0018 0A000000 		.word	10
 312 001c 20000000 		.word	32
 313 0020 02000000 		.word	2
 314 0024 04000000 		.word	4
 315 0028 08000000 		.word	8
 316 002c 10000000 		.word	16
 317 0030 40000000 		.word	64
 318 0034 80000000 		.word	128
 319 0038 00010000 		.word	256
 320 003c 00020000 		.word	512
 321              		.section	.rodata.APBPrescTable,"a"
 322              		.align	2
 325              	APBPrescTable:
 326 0000 00000000 		.word	0
 327 0004 00000000 		.word	0
 328 0008 00000000 		.word	0
 329 000c 00000000 		.word	0
 330 0010 01000000 		.word	1
 331 0014 02000000 		.word	2
 332 0018 03000000 		.word	3
 333 001c 04000000 		.word	4
 334              		.section	.rodata.MSIRangeTable,"a"
 335              		.align	2
 336              		.set	.LANCHOR0,. + 0
 339              	MSIRangeTable:
 340 0000 A0860100 		.word	100000
 341 0004 400D0300 		.word	200000
 342 0008 801A0600 		.word	400000
 343 000c 00350C00 		.word	800000
 344 0010 40420F00 		.word	1000000
 345 0014 80841E00 		.word	2000000
 346 0018 00093D00 		.word	4000000
 347 001c 00127A00 		.word	8000000
 348 0020 0024F400 		.word	16000000
 349 0024 00366E01 		.word	24000000
 350 0028 0048E801 		.word	32000000
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 14


 351 002c 006CDC02 		.word	48000000
 352 0030 00000000 		.word	0
 353 0034 00000000 		.word	0
 354 0038 00000000 		.word	0
 355 003c 00000000 		.word	0
 356              		.section	.rodata.SmpsPrescalerTable,"a"
 357              		.align	2
 360              	SmpsPrescalerTable:
 361 0000 01000000 		.word	1
 362 0004 03000000 		.word	3
 363 0008 02000000 		.word	2
 364 000c 02000000 		.word	2
 365 0010 01000000 		.word	1
 366 0014 02000000 		.word	2
 367 0018 02000000 		.word	2
 368 001c 06000000 		.word	6
 369 0020 04000000 		.word	4
 370 0024 03000000 		.word	3
 371 0028 02000000 		.word	2
 372 002c 04000000 		.word	4
 373 0030 04000000 		.word	4
 374 0034 0C000000 		.word	12
 375 0038 08000000 		.word	8
 376 003c 06000000 		.word	6
 377 0040 04000000 		.word	4
 378 0044 08000000 		.word	8
 379 0048 04000000 		.word	4
 380 004c 0C000000 		.word	12
 381 0050 08000000 		.word	8
 382 0054 06000000 		.word	6
 383 0058 04000000 		.word	4
 384 005c 08000000 		.word	8
 385              		.text
 386              	.Letext0:
 387              		.file 2 "/Users/aeheigl/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@
 388              		.file 3 "/Users/aeheigl/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@
 389              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 390              		.file 5 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
 391              		.file 6 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
ARM GAS  /var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32wbxx.c
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:20     .text.SystemInit:0000000000000000 $t
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:26     .text.SystemInit:0000000000000000 SystemInit
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:88     .text.SystemInit:000000000000005c $d
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:94     .text.SystemCoreClockUpdate:0000000000000000 $t
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:100    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:128    .text.SystemCoreClockUpdate:000000000000001e $d
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:279    .text.SystemCoreClockUpdate:00000000000000b0 $d
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:360    .rodata.SmpsPrescalerTable:0000000000000000 SmpsPrescalerTable
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:339    .rodata.MSIRangeTable:0000000000000000 MSIRangeTable
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:325    .rodata.APBPrescTable:0000000000000000 APBPrescTable
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:304    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:297    .data.SystemCoreClock:0000000000000000 SystemCoreClock
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:293    .data.SystemCoreClock:0000000000000000 $d
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:300    .rodata.AHBPrescTable:0000000000000000 $d
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:322    .rodata.APBPrescTable:0000000000000000 $d
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:335    .rodata.MSIRangeTable:0000000000000000 $d
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:357    .rodata.SmpsPrescalerTable:0000000000000000 $d
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:141    .text.SystemCoreClockUpdate:000000000000002b $d
/var/folders/r0/ydptfcq11zg26w5yg1gx1gdc0000gn/T//cc9MtCJT.s:141    .text.SystemCoreClockUpdate:000000000000002c $t

NO UNDEFINED SYMBOLS
