<stg><name>QuantAct</name>


<trans_list>

<trans id="425" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="8" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="545" op_0_bw="545" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1">
<![CDATA[
arrayctor.loop1.preheader:6  %empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="545">
<![CDATA[
arrayctor.loop1.preheader:7  %tmp_data_V_6 = extractvalue { i512, i8, i8, i16, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="512">
<![CDATA[
arrayctor.loop1.preheader:8  %N = trunc i512 %tmp_data_V_6 to i32

]]></Node>
<StgValue><ssdm name="N"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="512" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:9  %out_data_data_V = zext i32 %N to i512

]]></Node>
<StgValue><ssdm name="out_data_data_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1" op_6_bw="512" op_7_bw="8" op_8_bw="8" op_9_bw="16" op_10_bw="1">
<![CDATA[
arrayctor.loop1.preheader:10  call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %out_data_data_V, i8 1, i8 40, i16 13, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln2108"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str230, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str234, [1 x i8]* @p_str235)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str223, i32 0, i32 0, [1 x i8]* @p_str224, [1 x i8]* @p_str225, [1 x i8]* @p_str226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str227, [1 x i8]* @p_str228)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str216, i32 0, i32 0, [1 x i8]* @p_str217, [1 x i8]* @p_str218, [1 x i8]* @p_str219, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str220, [1 x i8]* @p_str221)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str209, i32 0, i32 0, [1 x i8]* @p_str210, [1 x i8]* @p_str211, [1 x i8]* @p_str212, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str213, [1 x i8]* @p_str214)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str202, i32 0, i32 0, [1 x i8]* @p_str203, [1 x i8]* @p_str204, [1 x i8]* @p_str205, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str206, [1 x i8]* @p_str207)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1" op_6_bw="512" op_7_bw="8" op_8_bw="8" op_9_bw="16" op_10_bw="1">
<![CDATA[
arrayctor.loop1.preheader:10  call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %out_data_data_V, i8 1, i8 40, i16 13, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln2108"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
arrayctor.loop1.preheader:11  %p_shl = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %N, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
arrayctor.loop1.preheader:12  %tmp_6 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %N, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="38" op_0_bw="36">
<![CDATA[
arrayctor.loop1.preheader:13  %p_shl190 = zext i36 %tmp_6 to i38

]]></Node>
<StgValue><ssdm name="p_shl190"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
arrayctor.loop1.preheader:14  %bound = sub i38 %p_shl, %p_shl190

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:15  br label %0

]]></Node>
<StgValue><ssdm name="br_ln2111"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="38" op_0_bw="38" op_1_bw="0" op_2_bw="38" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i38 [ 0, %arrayctor.loop1.preheader ], [ %add_ln2111, %hls_label_24_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i32 [ 0, %arrayctor.loop1.preheader ], [ %select_ln2111, %hls_label_24_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:2  %p_Val2_1 = phi i512 [ %out_data_data_V, %arrayctor.loop1.preheader ], [ %tmp_data_V_5, %hls_label_24_end ]

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:3  %j_0 = phi i6 [ 0, %arrayctor.loop1.preheader ], [ %j, %hls_label_24_end ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln2149 = icmp eq i32 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln2149"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  %tmp_user_V = select i1 %icmp_ln2149, i3 -3, i3 -4

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
:6  %icmp_ln2111 = icmp eq i38 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="icmp_ln2111"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:7  %add_ln2111 = add i38 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln2111"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln2111, label %2, label %hls_label_24_begin

]]></Node>
<StgValue><ssdm name="br_ln2111"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:1  %icmp_ln2113 = icmp eq i6 %j_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln2113"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_24_begin:2  %select_ln2149 = select i1 %icmp_ln2113, i6 0, i6 %j_0

]]></Node>
<StgValue><ssdm name="select_ln2149"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_24_begin:3  %add_ln2111_1 = add nsw i32 1, %i_0

]]></Node>
<StgValue><ssdm name="add_ln2111_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_24_begin:4  %icmp_ln2149_1 = icmp eq i32 %add_ln2111_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln2149_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_24_begin:5  %select_ln302_2 = select i1 %icmp_ln2149_1, i3 -3, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln302_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_24_begin:6  %tmp_user_V_2 = select i1 %icmp_ln2113, i3 %select_ln302_2, i3 %tmp_user_V

]]></Node>
<StgValue><ssdm name="tmp_user_V_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_24_begin:9  %select_ln2111 = select i1 %icmp_ln2113, i32 %add_ln2111_1, i32 %i_0

]]></Node>
<StgValue><ssdm name="select_ln2111"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="6">
<![CDATA[
hls_label_24_begin:10  %ii = trunc i6 %select_ln2149 to i2

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_24_begin:11  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="6">
<![CDATA[
hls_label_24_begin:31  %zext_ln2124 = zext i6 %select_ln2149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln2124"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:32  %m_0_addr = getelementptr [48 x i31]* @m_0, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_0_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:33  %m_0_load = load i31* %m_0_addr, align 4

]]></Node>
<StgValue><ssdm name="m_0_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:38  %m_1_addr = getelementptr [48 x i31]* @m_1, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_1_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:39  %m_1_load = load i31* %m_1_addr, align 4

]]></Node>
<StgValue><ssdm name="m_1_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:44  %m_2_addr = getelementptr [48 x i31]* @m_2, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_2_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:45  %m_2_load = load i31* %m_2_addr, align 4

]]></Node>
<StgValue><ssdm name="m_2_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:50  %m_3_addr = getelementptr [48 x i31]* @m_3, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_3_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:51  %m_3_load = load i31* %m_3_addr, align 4

]]></Node>
<StgValue><ssdm name="m_3_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:56  %m_4_addr = getelementptr [48 x i31]* @m_4, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_4_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:57  %m_4_load = load i31* %m_4_addr, align 4

]]></Node>
<StgValue><ssdm name="m_4_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:62  %m_5_addr = getelementptr [48 x i31]* @m_5, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_5_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:63  %m_5_load = load i31* %m_5_addr, align 4

]]></Node>
<StgValue><ssdm name="m_5_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:68  %m_6_addr = getelementptr [48 x i31]* @m_6, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_6_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:69  %m_6_load = load i31* %m_6_addr, align 4

]]></Node>
<StgValue><ssdm name="m_6_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:74  %m_7_addr = getelementptr [48 x i31]* @m_7, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_7_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:75  %m_7_load = load i31* %m_7_addr, align 4

]]></Node>
<StgValue><ssdm name="m_7_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:80  %m_8_addr = getelementptr [48 x i31]* @m_8, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_8_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:81  %m_8_load = load i31* %m_8_addr, align 4

]]></Node>
<StgValue><ssdm name="m_8_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:86  %m_9_addr = getelementptr [48 x i31]* @m_9, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_9_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:87  %m_9_load = load i31* %m_9_addr, align 4

]]></Node>
<StgValue><ssdm name="m_9_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:92  %m_10_addr = getelementptr [48 x i31]* @m_10, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_10_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:93  %m_10_load = load i31* %m_10_addr, align 4

]]></Node>
<StgValue><ssdm name="m_10_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:98  %m_11_addr = getelementptr [48 x i31]* @m_11, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_11_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:99  %m_11_load = load i31* %m_11_addr, align 4

]]></Node>
<StgValue><ssdm name="m_11_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:104  %m_12_addr = getelementptr [48 x i31]* @m_12, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_12_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:105  %m_12_load = load i31* %m_12_addr, align 4

]]></Node>
<StgValue><ssdm name="m_12_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:110  %m_13_addr = getelementptr [48 x i31]* @m_13, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_13_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:111  %m_13_load = load i31* %m_13_addr, align 4

]]></Node>
<StgValue><ssdm name="m_13_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:116  %m_14_addr = getelementptr [48 x i31]* @m_14, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_14_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:117  %m_14_load = load i31* %m_14_addr, align 4

]]></Node>
<StgValue><ssdm name="m_14_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:122  %m_15_addr = getelementptr [48 x i31]* @m_15, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="m_15_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:123  %m_15_load = load i31* %m_15_addr, align 4

]]></Node>
<StgValue><ssdm name="m_15_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_24_begin:345  %icmp_ln2146 = icmp eq i2 %ii, -1

]]></Node>
<StgValue><ssdm name="icmp_ln2146"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_24_begin:346  br i1 %icmp_ln2146, label %1, label %hls_label_24_end

]]></Node>
<StgValue><ssdm name="br_ln2146"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln2146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %select_ln2149, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln2146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:1  %and_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_8, i2 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln2146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %out_data_last_V = icmp eq i6 %and_ln, -20

]]></Node>
<StgValue><ssdm name="out_data_last_V"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_24_end:0  %empty_293 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_end:1  %j = add i6 %select_ln2149, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
hls_label_24_end:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="545" op_0_bw="545" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1" op_6_bw="545">
<![CDATA[
hls_label_24_begin:13  %empty_294 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="512" op_0_bw="545">
<![CDATA[
hls_label_24_begin:14  %tmp_data_V = extractvalue { i512, i8, i8, i16, i1 } %empty_294, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="512">
<![CDATA[
hls_label_24_begin:15  %trunc_ln647 = trunc i512 %tmp_data_V to i32

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:16  %p_Result_17_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_17_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:17  %p_Result_17_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_17_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:18  %p_Result_17_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_17_3"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:19  %p_Result_17_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_17_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:20  %p_Result_17_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_17_5"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:21  %p_Result_17_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_17_6"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:22  %p_Result_17_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_17_7"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:23  %p_Result_17_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="p_Result_17_8"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:24  %p_Result_17_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="p_Result_17_9"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:25  %p_Result_17_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="p_Result_17_s"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:26  %p_Result_17_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="p_Result_17_10"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:27  %p_Result_17_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="p_Result_17_11"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:28  %p_Result_17_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="p_Result_17_12"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:29  %p_Result_17_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="p_Result_17_13"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:30  %p_Result_17_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_17_14"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:33  %m_0_load = load i31* %m_0_addr, align 4

]]></Node>
<StgValue><ssdm name="m_0_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:39  %m_1_load = load i31* %m_1_addr, align 4

]]></Node>
<StgValue><ssdm name="m_1_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:45  %m_2_load = load i31* %m_2_addr, align 4

]]></Node>
<StgValue><ssdm name="m_2_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:51  %m_3_load = load i31* %m_3_addr, align 4

]]></Node>
<StgValue><ssdm name="m_3_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:57  %m_4_load = load i31* %m_4_addr, align 4

]]></Node>
<StgValue><ssdm name="m_4_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:63  %m_5_load = load i31* %m_5_addr, align 4

]]></Node>
<StgValue><ssdm name="m_5_load"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:69  %m_6_load = load i31* %m_6_addr, align 4

]]></Node>
<StgValue><ssdm name="m_6_load"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:75  %m_7_load = load i31* %m_7_addr, align 4

]]></Node>
<StgValue><ssdm name="m_7_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:81  %m_8_load = load i31* %m_8_addr, align 4

]]></Node>
<StgValue><ssdm name="m_8_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:87  %m_9_load = load i31* %m_9_addr, align 4

]]></Node>
<StgValue><ssdm name="m_9_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:93  %m_10_load = load i31* %m_10_addr, align 4

]]></Node>
<StgValue><ssdm name="m_10_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:99  %m_11_load = load i31* %m_11_addr, align 4

]]></Node>
<StgValue><ssdm name="m_11_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:105  %m_12_load = load i31* %m_12_addr, align 4

]]></Node>
<StgValue><ssdm name="m_12_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:111  %m_13_load = load i31* %m_13_addr, align 4

]]></Node>
<StgValue><ssdm name="m_13_load"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:117  %m_14_load = load i31* %m_14_addr, align 4

]]></Node>
<StgValue><ssdm name="m_14_load"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="31" op_0_bw="6">
<![CDATA[
hls_label_24_begin:123  %m_15_load = load i31* %m_15_addr, align 4

]]></Node>
<StgValue><ssdm name="m_15_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:34  %zext_ln215 = zext i31 %m_0_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:35  %sext_ln1352 = sext i32 %trunc_ln647 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:36  %mul_ln1352 = mul i63 %sext_ln1352, %zext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:40  %zext_ln215_1 = zext i31 %m_1_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:41  %sext_ln1352_1 = sext i32 %p_Result_17_1 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:42  %mul_ln1352_1 = mul i63 %sext_ln1352_1, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:46  %zext_ln215_2 = zext i31 %m_2_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:47  %sext_ln1352_2 = sext i32 %p_Result_17_2 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:48  %mul_ln1352_2 = mul i63 %sext_ln1352_2, %zext_ln215_2

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:52  %zext_ln215_3 = zext i31 %m_3_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:53  %sext_ln1352_3 = sext i32 %p_Result_17_3 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:54  %mul_ln1352_3 = mul i63 %sext_ln1352_3, %zext_ln215_3

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:58  %zext_ln215_4 = zext i31 %m_4_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:59  %sext_ln1352_4 = sext i32 %p_Result_17_4 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_4"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:60  %mul_ln1352_4 = mul i63 %sext_ln1352_4, %zext_ln215_4

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:64  %zext_ln215_5 = zext i31 %m_5_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:65  %sext_ln1352_5 = sext i32 %p_Result_17_5 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_5"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:66  %mul_ln1352_5 = mul i63 %sext_ln1352_5, %zext_ln215_5

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:70  %zext_ln215_6 = zext i31 %m_6_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:71  %sext_ln1352_6 = sext i32 %p_Result_17_6 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_6"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:72  %mul_ln1352_6 = mul i63 %sext_ln1352_6, %zext_ln215_6

]]></Node>
<StgValue><ssdm name="mul_ln1352_6"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:76  %zext_ln215_7 = zext i31 %m_7_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:77  %sext_ln1352_7 = sext i32 %p_Result_17_7 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_7"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:78  %mul_ln1352_7 = mul i63 %sext_ln1352_7, %zext_ln215_7

]]></Node>
<StgValue><ssdm name="mul_ln1352_7"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:82  %zext_ln215_8 = zext i31 %m_8_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:83  %sext_ln1352_8 = sext i32 %p_Result_17_8 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_8"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:84  %mul_ln1352_8 = mul i63 %sext_ln1352_8, %zext_ln215_8

]]></Node>
<StgValue><ssdm name="mul_ln1352_8"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:88  %zext_ln215_9 = zext i31 %m_9_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:89  %sext_ln1352_9 = sext i32 %p_Result_17_9 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_9"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:90  %mul_ln1352_9 = mul i63 %sext_ln1352_9, %zext_ln215_9

]]></Node>
<StgValue><ssdm name="mul_ln1352_9"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:94  %zext_ln215_10 = zext i31 %m_10_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:95  %sext_ln1352_10 = sext i32 %p_Result_17_s to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_10"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:96  %mul_ln1352_10 = mul i63 %sext_ln1352_10, %zext_ln215_10

]]></Node>
<StgValue><ssdm name="mul_ln1352_10"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:100  %zext_ln215_11 = zext i31 %m_11_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:101  %sext_ln1352_11 = sext i32 %p_Result_17_10 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_11"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:102  %mul_ln1352_11 = mul i63 %sext_ln1352_11, %zext_ln215_11

]]></Node>
<StgValue><ssdm name="mul_ln1352_11"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:106  %zext_ln215_12 = zext i31 %m_12_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:107  %sext_ln1352_12 = sext i32 %p_Result_17_11 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_12"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:108  %mul_ln1352_12 = mul i63 %sext_ln1352_12, %zext_ln215_12

]]></Node>
<StgValue><ssdm name="mul_ln1352_12"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:112  %zext_ln215_13 = zext i31 %m_13_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:113  %sext_ln1352_13 = sext i32 %p_Result_17_12 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_13"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:114  %mul_ln1352_13 = mul i63 %sext_ln1352_13, %zext_ln215_13

]]></Node>
<StgValue><ssdm name="mul_ln1352_13"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:118  %zext_ln215_14 = zext i31 %m_14_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_14"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:119  %sext_ln1352_14 = sext i32 %p_Result_17_13 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_14"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:120  %mul_ln1352_14 = mul i63 %sext_ln1352_14, %zext_ln215_14

]]></Node>
<StgValue><ssdm name="mul_ln1352_14"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="63" op_0_bw="31">
<![CDATA[
hls_label_24_begin:124  %zext_ln215_15 = zext i31 %m_15_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln215_15"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="63" op_0_bw="32">
<![CDATA[
hls_label_24_begin:125  %sext_ln1352_15 = sext i32 %p_Result_17_14 to i63

]]></Node>
<StgValue><ssdm name="sext_ln1352_15"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:126  %mul_ln1352_15 = mul i63 %sext_ln1352_15, %zext_ln215_15

]]></Node>
<StgValue><ssdm name="mul_ln1352_15"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:128  %e_0_addr = getelementptr [48 x i6]* @e_0, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_0_addr"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:129  %e_0_load = load i6* %e_0_addr, align 1

]]></Node>
<StgValue><ssdm name="e_0_load"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:140  %e_1_addr = getelementptr [48 x i6]* @e_1, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_1_addr"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:141  %e_1_load = load i6* %e_1_addr, align 1

]]></Node>
<StgValue><ssdm name="e_1_load"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:152  %e_2_addr = getelementptr [48 x i6]* @e_2, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_2_addr"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:153  %e_2_load = load i6* %e_2_addr, align 1

]]></Node>
<StgValue><ssdm name="e_2_load"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:164  %e_3_addr = getelementptr [48 x i6]* @e_3, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_3_addr"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:165  %e_3_load = load i6* %e_3_addr, align 1

]]></Node>
<StgValue><ssdm name="e_3_load"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:176  %e_4_addr = getelementptr [48 x i6]* @e_4, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_4_addr"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:177  %e_4_load = load i6* %e_4_addr, align 1

]]></Node>
<StgValue><ssdm name="e_4_load"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:188  %e_5_addr = getelementptr [48 x i6]* @e_5, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_5_addr"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:189  %e_5_load = load i6* %e_5_addr, align 1

]]></Node>
<StgValue><ssdm name="e_5_load"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:200  %e_6_addr = getelementptr [48 x i6]* @e_6, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_6_addr"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:201  %e_6_load = load i6* %e_6_addr, align 1

]]></Node>
<StgValue><ssdm name="e_6_load"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:212  %e_7_addr = getelementptr [48 x i6]* @e_7, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_7_addr"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:213  %e_7_load = load i6* %e_7_addr, align 1

]]></Node>
<StgValue><ssdm name="e_7_load"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:224  %e_8_addr = getelementptr [48 x i6]* @e_8, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_8_addr"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:225  %e_8_load = load i6* %e_8_addr, align 1

]]></Node>
<StgValue><ssdm name="e_8_load"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:236  %e_9_addr = getelementptr [48 x i6]* @e_9, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_9_addr"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:237  %e_9_load = load i6* %e_9_addr, align 1

]]></Node>
<StgValue><ssdm name="e_9_load"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:248  %e_10_addr = getelementptr [48 x i6]* @e_10, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_10_addr"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:249  %e_10_load = load i6* %e_10_addr, align 1

]]></Node>
<StgValue><ssdm name="e_10_load"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:260  %e_11_addr = getelementptr [48 x i6]* @e_11, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_11_addr"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:261  %e_11_load = load i6* %e_11_addr, align 1

]]></Node>
<StgValue><ssdm name="e_11_load"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:272  %e_12_addr = getelementptr [48 x i6]* @e_12, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_12_addr"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:273  %e_12_load = load i6* %e_12_addr, align 1

]]></Node>
<StgValue><ssdm name="e_12_load"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:284  %e_13_addr = getelementptr [48 x i6]* @e_13, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_13_addr"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:285  %e_13_load = load i6* %e_13_addr, align 1

]]></Node>
<StgValue><ssdm name="e_13_load"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:296  %e_14_addr = getelementptr [48 x i6]* @e_14, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_14_addr"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:297  %e_14_load = load i6* %e_14_addr, align 1

]]></Node>
<StgValue><ssdm name="e_14_load"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_24_begin:308  %e_15_addr = getelementptr [48 x i6]* @e_15, i64 0, i64 %zext_ln2124

]]></Node>
<StgValue><ssdm name="e_15_addr"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:309  %e_15_load = load i6* %e_15_addr, align 1

]]></Node>
<StgValue><ssdm name="e_15_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:37  %trunc_ln1352 = trunc i63 %mul_ln1352 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:43  %trunc_ln1352_1 = trunc i63 %mul_ln1352_1 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_1"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:49  %trunc_ln1352_2 = trunc i63 %mul_ln1352_2 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_2"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:55  %trunc_ln1352_3 = trunc i63 %mul_ln1352_3 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_3"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:61  %trunc_ln1352_4 = trunc i63 %mul_ln1352_4 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_4"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:67  %trunc_ln1352_5 = trunc i63 %mul_ln1352_5 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_5"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:73  %trunc_ln1352_6 = trunc i63 %mul_ln1352_6 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_6"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:79  %trunc_ln1352_7 = trunc i63 %mul_ln1352_7 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_7"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:85  %trunc_ln1352_8 = trunc i63 %mul_ln1352_8 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_8"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:91  %trunc_ln1352_9 = trunc i63 %mul_ln1352_9 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_9"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:97  %trunc_ln1352_10 = trunc i63 %mul_ln1352_10 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_10"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:103  %trunc_ln1352_11 = trunc i63 %mul_ln1352_11 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_11"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:109  %trunc_ln1352_12 = trunc i63 %mul_ln1352_12 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_12"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:115  %trunc_ln1352_13 = trunc i63 %mul_ln1352_13 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_13"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:121  %trunc_ln1352_14 = trunc i63 %mul_ln1352_14 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_14"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="41" op_0_bw="63">
<![CDATA[
hls_label_24_begin:127  %trunc_ln1352_15 = trunc i63 %mul_ln1352_15 to i41

]]></Node>
<StgValue><ssdm name="trunc_ln1352_15"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:129  %e_0_load = load i6* %e_0_addr, align 1

]]></Node>
<StgValue><ssdm name="e_0_load"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:130  %add_ln555 = add i6 -1, %e_0_load

]]></Node>
<StgValue><ssdm name="add_ln555"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:131  %zext_ln791 = zext i6 %add_ln555 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:132  %shl_ln791 = shl i41 1, %zext_ln791

]]></Node>
<StgValue><ssdm name="shl_ln791"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:133  %and_ln791 = and i41 %shl_ln791, %trunc_ln1352

]]></Node>
<StgValue><ssdm name="and_ln791"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:134  %icmp_ln791 = icmp eq i41 %and_ln791, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:135  %zext_ln808 = zext i6 %e_0_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:136  %ashr_ln808 = ashr i63 %mul_ln1352, %zext_ln808

]]></Node>
<StgValue><ssdm name="ashr_ln808"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:137  %trunc_ln802 = trunc i63 %ashr_ln808 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:141  %e_1_load = load i6* %e_1_addr, align 1

]]></Node>
<StgValue><ssdm name="e_1_load"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:142  %add_ln555_1 = add i6 -1, %e_1_load

]]></Node>
<StgValue><ssdm name="add_ln555_1"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:143  %zext_ln791_1 = zext i6 %add_ln555_1 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_1"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:144  %shl_ln791_1 = shl i41 1, %zext_ln791_1

]]></Node>
<StgValue><ssdm name="shl_ln791_1"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:145  %and_ln791_1 = and i41 %shl_ln791_1, %trunc_ln1352_1

]]></Node>
<StgValue><ssdm name="and_ln791_1"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:146  %icmp_ln791_1 = icmp eq i41 %and_ln791_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_1"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:147  %zext_ln808_1 = zext i6 %e_1_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_1"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:148  %ashr_ln808_1 = ashr i63 %mul_ln1352_1, %zext_ln808_1

]]></Node>
<StgValue><ssdm name="ashr_ln808_1"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:149  %trunc_ln802_1 = trunc i63 %ashr_ln808_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_1"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:153  %e_2_load = load i6* %e_2_addr, align 1

]]></Node>
<StgValue><ssdm name="e_2_load"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:154  %add_ln555_2 = add i6 -1, %e_2_load

]]></Node>
<StgValue><ssdm name="add_ln555_2"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:155  %zext_ln791_2 = zext i6 %add_ln555_2 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_2"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:156  %shl_ln791_2 = shl i41 1, %zext_ln791_2

]]></Node>
<StgValue><ssdm name="shl_ln791_2"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:157  %and_ln791_2 = and i41 %shl_ln791_2, %trunc_ln1352_2

]]></Node>
<StgValue><ssdm name="and_ln791_2"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:158  %icmp_ln791_2 = icmp eq i41 %and_ln791_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_2"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:159  %zext_ln808_2 = zext i6 %e_2_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_2"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:160  %ashr_ln808_2 = ashr i63 %mul_ln1352_2, %zext_ln808_2

]]></Node>
<StgValue><ssdm name="ashr_ln808_2"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:161  %trunc_ln802_2 = trunc i63 %ashr_ln808_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_2"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:165  %e_3_load = load i6* %e_3_addr, align 1

]]></Node>
<StgValue><ssdm name="e_3_load"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:166  %add_ln555_3 = add i6 -1, %e_3_load

]]></Node>
<StgValue><ssdm name="add_ln555_3"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:167  %zext_ln791_3 = zext i6 %add_ln555_3 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_3"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:168  %shl_ln791_3 = shl i41 1, %zext_ln791_3

]]></Node>
<StgValue><ssdm name="shl_ln791_3"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:169  %and_ln791_3 = and i41 %shl_ln791_3, %trunc_ln1352_3

]]></Node>
<StgValue><ssdm name="and_ln791_3"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:170  %icmp_ln791_3 = icmp eq i41 %and_ln791_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_3"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:171  %zext_ln808_3 = zext i6 %e_3_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_3"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:172  %ashr_ln808_3 = ashr i63 %mul_ln1352_3, %zext_ln808_3

]]></Node>
<StgValue><ssdm name="ashr_ln808_3"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:173  %trunc_ln802_3 = trunc i63 %ashr_ln808_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_3"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:177  %e_4_load = load i6* %e_4_addr, align 1

]]></Node>
<StgValue><ssdm name="e_4_load"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:178  %add_ln555_4 = add i6 -1, %e_4_load

]]></Node>
<StgValue><ssdm name="add_ln555_4"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:179  %zext_ln791_4 = zext i6 %add_ln555_4 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_4"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:180  %shl_ln791_4 = shl i41 1, %zext_ln791_4

]]></Node>
<StgValue><ssdm name="shl_ln791_4"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:181  %and_ln791_4 = and i41 %shl_ln791_4, %trunc_ln1352_4

]]></Node>
<StgValue><ssdm name="and_ln791_4"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:182  %icmp_ln791_4 = icmp eq i41 %and_ln791_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_4"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:183  %zext_ln808_4 = zext i6 %e_4_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_4"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:184  %ashr_ln808_4 = ashr i63 %mul_ln1352_4, %zext_ln808_4

]]></Node>
<StgValue><ssdm name="ashr_ln808_4"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:185  %trunc_ln802_4 = trunc i63 %ashr_ln808_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_4"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:189  %e_5_load = load i6* %e_5_addr, align 1

]]></Node>
<StgValue><ssdm name="e_5_load"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:190  %add_ln555_5 = add i6 -1, %e_5_load

]]></Node>
<StgValue><ssdm name="add_ln555_5"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:191  %zext_ln791_5 = zext i6 %add_ln555_5 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_5"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:192  %shl_ln791_5 = shl i41 1, %zext_ln791_5

]]></Node>
<StgValue><ssdm name="shl_ln791_5"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:193  %and_ln791_5 = and i41 %shl_ln791_5, %trunc_ln1352_5

]]></Node>
<StgValue><ssdm name="and_ln791_5"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:194  %icmp_ln791_5 = icmp eq i41 %and_ln791_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_5"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:195  %zext_ln808_5 = zext i6 %e_5_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_5"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:196  %ashr_ln808_5 = ashr i63 %mul_ln1352_5, %zext_ln808_5

]]></Node>
<StgValue><ssdm name="ashr_ln808_5"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:197  %trunc_ln802_5 = trunc i63 %ashr_ln808_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_5"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:201  %e_6_load = load i6* %e_6_addr, align 1

]]></Node>
<StgValue><ssdm name="e_6_load"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:202  %add_ln555_6 = add i6 -1, %e_6_load

]]></Node>
<StgValue><ssdm name="add_ln555_6"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:203  %zext_ln791_6 = zext i6 %add_ln555_6 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_6"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:204  %shl_ln791_6 = shl i41 1, %zext_ln791_6

]]></Node>
<StgValue><ssdm name="shl_ln791_6"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:205  %and_ln791_6 = and i41 %shl_ln791_6, %trunc_ln1352_6

]]></Node>
<StgValue><ssdm name="and_ln791_6"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:206  %icmp_ln791_6 = icmp eq i41 %and_ln791_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_6"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:207  %zext_ln808_6 = zext i6 %e_6_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_6"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:208  %ashr_ln808_6 = ashr i63 %mul_ln1352_6, %zext_ln808_6

]]></Node>
<StgValue><ssdm name="ashr_ln808_6"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:209  %trunc_ln802_6 = trunc i63 %ashr_ln808_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_6"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:213  %e_7_load = load i6* %e_7_addr, align 1

]]></Node>
<StgValue><ssdm name="e_7_load"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:214  %add_ln555_7 = add i6 -1, %e_7_load

]]></Node>
<StgValue><ssdm name="add_ln555_7"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:215  %zext_ln791_7 = zext i6 %add_ln555_7 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_7"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:216  %shl_ln791_7 = shl i41 1, %zext_ln791_7

]]></Node>
<StgValue><ssdm name="shl_ln791_7"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:217  %and_ln791_7 = and i41 %shl_ln791_7, %trunc_ln1352_7

]]></Node>
<StgValue><ssdm name="and_ln791_7"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:218  %icmp_ln791_7 = icmp eq i41 %and_ln791_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_7"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:219  %zext_ln808_7 = zext i6 %e_7_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_7"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:220  %ashr_ln808_7 = ashr i63 %mul_ln1352_7, %zext_ln808_7

]]></Node>
<StgValue><ssdm name="ashr_ln808_7"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:221  %trunc_ln802_7 = trunc i63 %ashr_ln808_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_7"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:225  %e_8_load = load i6* %e_8_addr, align 1

]]></Node>
<StgValue><ssdm name="e_8_load"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:226  %add_ln555_8 = add i6 -1, %e_8_load

]]></Node>
<StgValue><ssdm name="add_ln555_8"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:227  %zext_ln791_8 = zext i6 %add_ln555_8 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_8"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:228  %shl_ln791_8 = shl i41 1, %zext_ln791_8

]]></Node>
<StgValue><ssdm name="shl_ln791_8"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:229  %and_ln791_8 = and i41 %shl_ln791_8, %trunc_ln1352_8

]]></Node>
<StgValue><ssdm name="and_ln791_8"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:230  %icmp_ln791_8 = icmp eq i41 %and_ln791_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_8"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:231  %zext_ln808_8 = zext i6 %e_8_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_8"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:232  %ashr_ln808_8 = ashr i63 %mul_ln1352_8, %zext_ln808_8

]]></Node>
<StgValue><ssdm name="ashr_ln808_8"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:233  %trunc_ln802_8 = trunc i63 %ashr_ln808_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_8"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:237  %e_9_load = load i6* %e_9_addr, align 1

]]></Node>
<StgValue><ssdm name="e_9_load"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:238  %add_ln555_9 = add i6 -1, %e_9_load

]]></Node>
<StgValue><ssdm name="add_ln555_9"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:239  %zext_ln791_9 = zext i6 %add_ln555_9 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_9"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:240  %shl_ln791_9 = shl i41 1, %zext_ln791_9

]]></Node>
<StgValue><ssdm name="shl_ln791_9"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:241  %and_ln791_9 = and i41 %shl_ln791_9, %trunc_ln1352_9

]]></Node>
<StgValue><ssdm name="and_ln791_9"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:242  %icmp_ln791_9 = icmp eq i41 %and_ln791_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_9"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:243  %zext_ln808_9 = zext i6 %e_9_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_9"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:244  %ashr_ln808_9 = ashr i63 %mul_ln1352_9, %zext_ln808_9

]]></Node>
<StgValue><ssdm name="ashr_ln808_9"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:245  %trunc_ln802_9 = trunc i63 %ashr_ln808_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_9"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:249  %e_10_load = load i6* %e_10_addr, align 1

]]></Node>
<StgValue><ssdm name="e_10_load"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:250  %add_ln555_10 = add i6 -1, %e_10_load

]]></Node>
<StgValue><ssdm name="add_ln555_10"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:251  %zext_ln791_10 = zext i6 %add_ln555_10 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_10"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:252  %shl_ln791_10 = shl i41 1, %zext_ln791_10

]]></Node>
<StgValue><ssdm name="shl_ln791_10"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:253  %and_ln791_10 = and i41 %shl_ln791_10, %trunc_ln1352_10

]]></Node>
<StgValue><ssdm name="and_ln791_10"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:254  %icmp_ln791_10 = icmp eq i41 %and_ln791_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_10"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:255  %zext_ln808_10 = zext i6 %e_10_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_10"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:256  %ashr_ln808_10 = ashr i63 %mul_ln1352_10, %zext_ln808_10

]]></Node>
<StgValue><ssdm name="ashr_ln808_10"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:257  %trunc_ln802_10 = trunc i63 %ashr_ln808_10 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_10"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:261  %e_11_load = load i6* %e_11_addr, align 1

]]></Node>
<StgValue><ssdm name="e_11_load"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:262  %add_ln555_11 = add i6 -1, %e_11_load

]]></Node>
<StgValue><ssdm name="add_ln555_11"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:263  %zext_ln791_11 = zext i6 %add_ln555_11 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_11"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:264  %shl_ln791_11 = shl i41 1, %zext_ln791_11

]]></Node>
<StgValue><ssdm name="shl_ln791_11"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:265  %and_ln791_11 = and i41 %shl_ln791_11, %trunc_ln1352_11

]]></Node>
<StgValue><ssdm name="and_ln791_11"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:266  %icmp_ln791_11 = icmp eq i41 %and_ln791_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_11"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:267  %zext_ln808_11 = zext i6 %e_11_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_11"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:268  %ashr_ln808_11 = ashr i63 %mul_ln1352_11, %zext_ln808_11

]]></Node>
<StgValue><ssdm name="ashr_ln808_11"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:269  %trunc_ln802_11 = trunc i63 %ashr_ln808_11 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_11"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:273  %e_12_load = load i6* %e_12_addr, align 1

]]></Node>
<StgValue><ssdm name="e_12_load"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:274  %add_ln555_12 = add i6 -1, %e_12_load

]]></Node>
<StgValue><ssdm name="add_ln555_12"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:275  %zext_ln791_12 = zext i6 %add_ln555_12 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_12"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:276  %shl_ln791_12 = shl i41 1, %zext_ln791_12

]]></Node>
<StgValue><ssdm name="shl_ln791_12"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:277  %and_ln791_12 = and i41 %shl_ln791_12, %trunc_ln1352_12

]]></Node>
<StgValue><ssdm name="and_ln791_12"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:278  %icmp_ln791_12 = icmp eq i41 %and_ln791_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_12"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:279  %zext_ln808_12 = zext i6 %e_12_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_12"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:280  %ashr_ln808_12 = ashr i63 %mul_ln1352_12, %zext_ln808_12

]]></Node>
<StgValue><ssdm name="ashr_ln808_12"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:281  %trunc_ln802_12 = trunc i63 %ashr_ln808_12 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_12"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:285  %e_13_load = load i6* %e_13_addr, align 1

]]></Node>
<StgValue><ssdm name="e_13_load"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:286  %add_ln555_13 = add i6 -1, %e_13_load

]]></Node>
<StgValue><ssdm name="add_ln555_13"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:287  %zext_ln791_13 = zext i6 %add_ln555_13 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_13"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:288  %shl_ln791_13 = shl i41 1, %zext_ln791_13

]]></Node>
<StgValue><ssdm name="shl_ln791_13"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:289  %and_ln791_13 = and i41 %shl_ln791_13, %trunc_ln1352_13

]]></Node>
<StgValue><ssdm name="and_ln791_13"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:290  %icmp_ln791_13 = icmp eq i41 %and_ln791_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_13"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:291  %zext_ln808_13 = zext i6 %e_13_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_13"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:292  %ashr_ln808_13 = ashr i63 %mul_ln1352_13, %zext_ln808_13

]]></Node>
<StgValue><ssdm name="ashr_ln808_13"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:293  %trunc_ln802_13 = trunc i63 %ashr_ln808_13 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_13"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:297  %e_14_load = load i6* %e_14_addr, align 1

]]></Node>
<StgValue><ssdm name="e_14_load"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:298  %add_ln555_14 = add i6 -1, %e_14_load

]]></Node>
<StgValue><ssdm name="add_ln555_14"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:299  %zext_ln791_14 = zext i6 %add_ln555_14 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_14"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:300  %shl_ln791_14 = shl i41 1, %zext_ln791_14

]]></Node>
<StgValue><ssdm name="shl_ln791_14"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:301  %and_ln791_14 = and i41 %shl_ln791_14, %trunc_ln1352_14

]]></Node>
<StgValue><ssdm name="and_ln791_14"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:302  %icmp_ln791_14 = icmp eq i41 %and_ln791_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_14"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:303  %zext_ln808_14 = zext i6 %e_14_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_14"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:304  %ashr_ln808_14 = ashr i63 %mul_ln1352_14, %zext_ln808_14

]]></Node>
<StgValue><ssdm name="ashr_ln808_14"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:305  %trunc_ln802_14 = trunc i63 %ashr_ln808_14 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_14"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6">
<![CDATA[
hls_label_24_begin:309  %e_15_load = load i6* %e_15_addr, align 1

]]></Node>
<StgValue><ssdm name="e_15_load"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_24_begin:310  %add_ln555_15 = add i6 -1, %e_15_load

]]></Node>
<StgValue><ssdm name="add_ln555_15"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="41" op_0_bw="6">
<![CDATA[
hls_label_24_begin:311  %zext_ln791_15 = zext i6 %add_ln555_15 to i41

]]></Node>
<StgValue><ssdm name="zext_ln791_15"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:312  %shl_ln791_15 = shl i41 1, %zext_ln791_15

]]></Node>
<StgValue><ssdm name="shl_ln791_15"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:313  %and_ln791_15 = and i41 %shl_ln791_15, %trunc_ln1352_15

]]></Node>
<StgValue><ssdm name="and_ln791_15"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
hls_label_24_begin:314  %icmp_ln791_15 = icmp eq i41 %and_ln791_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_15"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="63" op_0_bw="6">
<![CDATA[
hls_label_24_begin:315  %zext_ln808_15 = zext i6 %e_15_load to i63

]]></Node>
<StgValue><ssdm name="zext_ln808_15"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_24_begin:316  %ashr_ln808_15 = ashr i63 %mul_ln1352_15, %zext_ln808_15

]]></Node>
<StgValue><ssdm name="ashr_ln808_15"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="63">
<![CDATA[
hls_label_24_begin:317  %trunc_ln802_15 = trunc i63 %ashr_ln808_15 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln802_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_24_begin:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 24576, i64 12288)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="3">
<![CDATA[
hls_label_24_begin:7  %sext_ln2149 = sext i3 %tmp_user_V_2 to i4

]]></Node>
<StgValue><ssdm name="sext_ln2149"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="4">
<![CDATA[
hls_label_24_begin:8  %zext_ln2149 = zext i4 %sext_ln2149 to i16

]]></Node>
<StgValue><ssdm name="zext_ln2149"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_24_begin:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln2114"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:138  %add_ln802 = add i8 1, %trunc_ln802

]]></Node>
<StgValue><ssdm name="add_ln802"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:139  %in_data2_0_V = select i1 %icmp_ln791, i8 %trunc_ln802, i8 %add_ln802

]]></Node>
<StgValue><ssdm name="in_data2_0_V"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:150  %add_ln802_1 = add i8 1, %trunc_ln802_1

]]></Node>
<StgValue><ssdm name="add_ln802_1"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:151  %in_data2_1_V = select i1 %icmp_ln791_1, i8 %trunc_ln802_1, i8 %add_ln802_1

]]></Node>
<StgValue><ssdm name="in_data2_1_V"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:162  %add_ln802_2 = add i8 1, %trunc_ln802_2

]]></Node>
<StgValue><ssdm name="add_ln802_2"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:163  %in_data2_2_V = select i1 %icmp_ln791_2, i8 %trunc_ln802_2, i8 %add_ln802_2

]]></Node>
<StgValue><ssdm name="in_data2_2_V"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:174  %add_ln802_3 = add i8 1, %trunc_ln802_3

]]></Node>
<StgValue><ssdm name="add_ln802_3"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:175  %in_data2_3_V = select i1 %icmp_ln791_3, i8 %trunc_ln802_3, i8 %add_ln802_3

]]></Node>
<StgValue><ssdm name="in_data2_3_V"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:186  %add_ln802_4 = add i8 1, %trunc_ln802_4

]]></Node>
<StgValue><ssdm name="add_ln802_4"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:187  %in_data2_4_V = select i1 %icmp_ln791_4, i8 %trunc_ln802_4, i8 %add_ln802_4

]]></Node>
<StgValue><ssdm name="in_data2_4_V"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:198  %add_ln802_5 = add i8 1, %trunc_ln802_5

]]></Node>
<StgValue><ssdm name="add_ln802_5"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:199  %in_data2_5_V = select i1 %icmp_ln791_5, i8 %trunc_ln802_5, i8 %add_ln802_5

]]></Node>
<StgValue><ssdm name="in_data2_5_V"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:210  %add_ln802_6 = add i8 1, %trunc_ln802_6

]]></Node>
<StgValue><ssdm name="add_ln802_6"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:211  %in_data2_6_V = select i1 %icmp_ln791_6, i8 %trunc_ln802_6, i8 %add_ln802_6

]]></Node>
<StgValue><ssdm name="in_data2_6_V"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:222  %add_ln802_7 = add i8 1, %trunc_ln802_7

]]></Node>
<StgValue><ssdm name="add_ln802_7"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:223  %in_data2_7_V = select i1 %icmp_ln791_7, i8 %trunc_ln802_7, i8 %add_ln802_7

]]></Node>
<StgValue><ssdm name="in_data2_7_V"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:234  %add_ln802_8 = add i8 1, %trunc_ln802_8

]]></Node>
<StgValue><ssdm name="add_ln802_8"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:235  %in_data2_8_V = select i1 %icmp_ln791_8, i8 %trunc_ln802_8, i8 %add_ln802_8

]]></Node>
<StgValue><ssdm name="in_data2_8_V"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:246  %add_ln802_9 = add i8 1, %trunc_ln802_9

]]></Node>
<StgValue><ssdm name="add_ln802_9"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:247  %in_data2_9_V = select i1 %icmp_ln791_9, i8 %trunc_ln802_9, i8 %add_ln802_9

]]></Node>
<StgValue><ssdm name="in_data2_9_V"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:258  %add_ln802_10 = add i8 1, %trunc_ln802_10

]]></Node>
<StgValue><ssdm name="add_ln802_10"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:259  %in_data2_10_V = select i1 %icmp_ln791_10, i8 %trunc_ln802_10, i8 %add_ln802_10

]]></Node>
<StgValue><ssdm name="in_data2_10_V"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:270  %add_ln802_11 = add i8 1, %trunc_ln802_11

]]></Node>
<StgValue><ssdm name="add_ln802_11"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:271  %in_data2_11_V = select i1 %icmp_ln791_11, i8 %trunc_ln802_11, i8 %add_ln802_11

]]></Node>
<StgValue><ssdm name="in_data2_11_V"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:282  %add_ln802_12 = add i8 1, %trunc_ln802_12

]]></Node>
<StgValue><ssdm name="add_ln802_12"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:283  %in_data2_12_V = select i1 %icmp_ln791_12, i8 %trunc_ln802_12, i8 %add_ln802_12

]]></Node>
<StgValue><ssdm name="in_data2_12_V"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:294  %add_ln802_13 = add i8 1, %trunc_ln802_13

]]></Node>
<StgValue><ssdm name="add_ln802_13"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:295  %in_data2_13_V = select i1 %icmp_ln791_13, i8 %trunc_ln802_13, i8 %add_ln802_13

]]></Node>
<StgValue><ssdm name="in_data2_13_V"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:306  %add_ln802_14 = add i8 1, %trunc_ln802_14

]]></Node>
<StgValue><ssdm name="add_ln802_14"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:307  %in_data2_14_V = select i1 %icmp_ln791_14, i8 %trunc_ln802_14, i8 %add_ln802_14

]]></Node>
<StgValue><ssdm name="in_data2_14_V"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
<literal name="icmp_ln791_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_24_begin:318  %add_ln802_15 = add i8 1, %trunc_ln802_15

]]></Node>
<StgValue><ssdm name="add_ln802_15"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_24_begin:319  %in_data2_15_V = select i1 %icmp_ln791_15, i8 %trunc_ln802_15, i8 %add_ln802_15

]]></Node>
<StgValue><ssdm name="in_data2_15_V"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
hls_label_24_begin:320  %p_Result_20_s = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %in_data2_15_V, i8 %in_data2_14_V, i8 %in_data2_13_V, i8 %in_data2_12_V, i8 %in_data2_11_V, i8 %in_data2_10_V, i8 %in_data2_9_V, i8 %in_data2_8_V, i8 %in_data2_7_V, i8 %in_data2_6_V, i8 %in_data2_5_V, i8 %in_data2_4_V, i8 %in_data2_3_V, i8 %in_data2_2_V, i8 %in_data2_1_V, i8 %in_data2_0_V)

]]></Node>
<StgValue><ssdm name="p_Result_20_s"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
hls_label_24_begin:321  %Lo_assign = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %ii, i7 0)

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_24_begin:322  %or_ln2144 = or i9 %Lo_assign, 127

]]></Node>
<StgValue><ssdm name="or_ln2144"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="512" op_0_bw="128">
<![CDATA[
hls_label_24_begin:323  %tmp_V = zext i128 %p_Result_20_s to i512

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_24_begin:324  %icmp_ln414 = icmp ugt i9 %Lo_assign, %or_ln2144

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="9">
<![CDATA[
hls_label_24_begin:325  %zext_ln414 = zext i9 %Lo_assign to i10

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="9">
<![CDATA[
hls_label_24_begin:326  %zext_ln414_5 = zext i9 %or_ln2144 to i10

]]></Node>
<StgValue><ssdm name="zext_ln414_5"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_24_begin:327  %xor_ln414 = xor i10 %zext_ln414, 511

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_24_begin:328  %select_ln414 = select i1 %icmp_ln414, i10 %zext_ln414, i10 %zext_ln414_5

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_24_begin:329  %select_ln414_4 = select i1 %icmp_ln414, i10 %zext_ln414_5, i10 %zext_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_4"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_24_begin:330  %select_ln414_5 = select i1 %icmp_ln414, i10 %xor_ln414, i10 %zext_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_5"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_24_begin:331  %xor_ln414_3 = xor i10 %select_ln414, 511

]]></Node>
<StgValue><ssdm name="xor_ln414_3"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="512" op_0_bw="10">
<![CDATA[
hls_label_24_begin:332  %zext_ln414_6 = zext i10 %select_ln414_5 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_6"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="512" op_0_bw="10">
<![CDATA[
hls_label_24_begin:333  %zext_ln414_7 = zext i10 %select_ln414_4 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_7"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="512" op_0_bw="10">
<![CDATA[
hls_label_24_begin:334  %zext_ln414_8 = zext i10 %xor_ln414_3 to i512

]]></Node>
<StgValue><ssdm name="zext_ln414_8"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
hls_label_24_begin:335  %shl_ln414 = shl i512 %tmp_V, %zext_ln414_6

]]></Node>
<StgValue><ssdm name="shl_ln414"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_24_begin:336  %tmp = call i512 @llvm.part.select.i512(i512 %shl_ln414, i32 511, i32 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
hls_label_24_begin:337  %select_ln414_6 = select i1 %icmp_ln414, i512 %tmp, i512 %shl_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_6"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
hls_label_24_begin:338  %shl_ln414_2 = shl i512 -1, %zext_ln414_7

]]></Node>
<StgValue><ssdm name="shl_ln414_2"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
hls_label_24_begin:339  %lshr_ln414 = lshr i512 -1, %zext_ln414_8

]]></Node>
<StgValue><ssdm name="lshr_ln414"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
hls_label_24_begin:340  %and_ln414 = and i512 %shl_ln414_2, %lshr_ln414

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
hls_label_24_begin:341  %xor_ln414_4 = xor i512 %and_ln414, -1

]]></Node>
<StgValue><ssdm name="xor_ln414_4"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
hls_label_24_begin:342  %and_ln414_3 = and i512 %p_Val2_1, %xor_ln414_4

]]></Node>
<StgValue><ssdm name="and_ln414_3"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
hls_label_24_begin:343  %and_ln414_4 = and i512 %select_ln414_6, %and_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_4"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
hls_label_24_begin:344  %tmp_data_V_5 = or i512 %and_ln414_3, %and_ln414_4

]]></Node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1" op_6_bw="512" op_7_bw="8" op_8_bw="8" op_9_bw="16" op_10_bw="1" op_11_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_5, i8 1, i8 40, i16 %zext_ln2149, i1 %out_data_last_V)

]]></Node>
<StgValue><ssdm name="write_ln2158"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="422" st_id="8" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="1" op_6_bw="512" op_7_bw="8" op_8_bw="8" op_9_bw="16" op_10_bw="1" op_11_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_5, i8 1, i8 40, i16 %zext_ln2149, i1 %out_data_last_V)

]]></Node>
<StgValue><ssdm name="write_ln2158"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %hls_label_24_end

]]></Node>
<StgValue><ssdm name="br_ln2159"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="424" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln2163"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
