

================================================================
== Vivado HLS Report for 'Context_layer'
================================================================
* Date:           Thu Aug 31 04:11:02 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    39218|    39218| 0.392 ms | 0.392 ms |  39218|  39218|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      792|      792|        66|          -|          -|    12|    no    |
        | + Loop 1.1      |       64|       64|         1|          -|          -|    64|    no    |
        |- l_gemm_i6      |    38424|    38424|      3202|          -|          -|    12|    no    |
        | + l_j6          |     3200|     3200|        50|          -|          -|    64|    no    |
        |  ++ l_S_k_0_k2  |       48|       48|         4|          -|          -|    12|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:131]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%v69_0 = phi i4 [ 0, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %v69, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'v69_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.30ns)   --->   "%icmp_ln131 = icmp eq i4 %v69_0, -4" [kernel.cpp:131]   --->   Operation 12 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%v69 = add i4 %v69_0, 1" [kernel.cpp:131]   --->   Operation 14 'add' 'v69' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %.preheader.preheader, label %.preheader259.preheader" [kernel.cpp:131]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_67 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %v69_0, i6 0)" [kernel.cpp:133]   --->   Operation 16 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i10 %tmp_67 to i11" [kernel.cpp:132]   --->   Operation 17 'zext' 'zext_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader259" [kernel.cpp:132]   --->   Operation 18 'br' <Predicate = (!icmp_ln131)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:136]   --->   Operation 19 'br' <Predicate = (icmp_ln131)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%v70_0 = phi i7 [ %v70, %0 ], [ 0, %.preheader259.preheader ]"   --->   Operation 20 'phi' 'v70_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln132 = icmp eq i7 %v70_0, -64" [kernel.cpp:132]   --->   Operation 21 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_429 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 22 'speclooptripcount' 'empty_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.87ns)   --->   "%v70 = add i7 %v70_0, 1" [kernel.cpp:132]   --->   Operation 23 'add' 'v70' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln132, label %.loopexit.loopexit, label %0" [kernel.cpp:132]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %v70_0 to i11" [kernel.cpp:133]   --->   Operation 25 'zext' 'zext_ln203' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln203 = add i11 %zext_ln132, %zext_ln203" [kernel.cpp:133]   --->   Operation 26 'add' 'add_ln203' <Predicate = (!icmp_ln132)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i11 %add_ln203 to i64" [kernel.cpp:133]   --->   Operation 27 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%v67_V_addr = getelementptr [768 x i24]* %v67_V, i64 0, i64 %zext_ln203_17" [kernel.cpp:133]   --->   Operation 28 'getelementptr' 'v67_V_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.25ns)   --->   "store i24 0, i24* %v67_V_addr, align 4" [kernel.cpp:133]   --->   Operation 29 'store' <Predicate = (!icmp_ln132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %.preheader259" [kernel.cpp:132]   --->   Operation 30 'br' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 31 'br' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.91>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%i6_0 = phi i4 [ %i6, %l_gemm_i6_end ], [ 0, %.preheader.preheader ]"   --->   Operation 32 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.30ns)   --->   "%icmp_ln136 = icmp eq i4 %i6_0, -4" [kernel.cpp:136]   --->   Operation 33 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_430 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 34 'speclooptripcount' 'empty_430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.73ns)   --->   "%i6 = add i4 %i6_0, 1" [kernel.cpp:136]   --->   Operation 35 'add' 'i6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %3, label %l_gemm_i6_begin" [kernel.cpp:136]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [kernel.cpp:136]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str14)" [kernel.cpp:136]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_68 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i6_0, i4 0)" [kernel.cpp:139]   --->   Operation 39 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %tmp_68 to i9" [kernel.cpp:139]   --->   Operation 40 'zext' 'zext_ln139' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_69 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i6_0, i2 0)" [kernel.cpp:139]   --->   Operation 41 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i6 %tmp_69 to i9" [kernel.cpp:139]   --->   Operation 42 'zext' 'zext_ln139_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.91ns)   --->   "%sub_ln139 = sub i9 %zext_ln139, %zext_ln139_1" [kernel.cpp:139]   --->   Operation 43 'sub' 'sub_ln139' <Predicate = (!icmp_ln136)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_70 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i6_0, i6 0)" [kernel.cpp:144]   --->   Operation 44 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i10 %tmp_70 to i11" [kernel.cpp:137]   --->   Operation 45 'zext' 'zext_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:137]   --->   Operation 46 'br' <Predicate = (!icmp_ln136)> <Delay = 1.76>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:151]   --->   Operation 47 'ret' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.87>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%j6_0 = phi i7 [ 0, %l_gemm_i6_begin ], [ %j6, %l_j6_end ]"   --->   Operation 48 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.48ns)   --->   "%icmp_ln137 = icmp eq i7 %j6_0, -64" [kernel.cpp:137]   --->   Operation 49 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_431 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 50 'speclooptripcount' 'empty_431' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.87ns)   --->   "%j6 = add i7 %j6_0, 1" [kernel.cpp:137]   --->   Operation 51 'add' 'j6' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln137, label %l_gemm_i6_end, label %l_j6_begin" [kernel.cpp:137]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str15) nounwind" [kernel.cpp:137]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str15)" [kernel.cpp:137]   --->   Operation 54 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i7 %j6_0 to i11" [kernel.cpp:144]   --->   Operation 55 'zext' 'zext_ln144' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln144 = add i11 %zext_ln137, %zext_ln144" [kernel.cpp:144]   --->   Operation 56 'add' 'add_ln144' <Predicate = (!icmp_ln137)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i11 %add_ln144 to i64" [kernel.cpp:144]   --->   Operation 57 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%v67_V_addr_1 = getelementptr [768 x i24]* %v67_V, i64 0, i64 %zext_ln144_1" [kernel.cpp:144]   --->   Operation 58 'getelementptr' 'v67_V_addr_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:138]   --->   Operation 59 'br' <Predicate = (!icmp_ln137)> <Delay = 1.76>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_434 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp)" [kernel.cpp:150]   --->   Operation 60 'specregionend' 'empty_434' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:136]   --->   Operation 61 'br' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.07>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%k2_0 = phi i4 [ 0, %l_j6_begin ], [ %k2, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit53 ]"   --->   Operation 62 'phi' 'k2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln138 = icmp eq i4 %k2_0, -4" [kernel.cpp:138]   --->   Operation 63 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%empty_432 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 64 'speclooptripcount' 'empty_432' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.73ns)   --->   "%k2 = add i4 %k2_0, 1" [kernel.cpp:138]   --->   Operation 65 'add' 'k2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln138, label %l_j6_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit53" [kernel.cpp:138]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i4 %k2_0 to i9" [kernel.cpp:139]   --->   Operation 67 'zext' 'zext_ln139_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln139 = add i9 %zext_ln139_2, %sub_ln139" [kernel.cpp:139]   --->   Operation 68 'add' 'add_ln139' <Predicate = (!icmp_ln138)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i9 %add_ln139 to i64" [kernel.cpp:139]   --->   Operation 69 'sext' 'sext_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%v65_V_addr = getelementptr [144 x i24]* %v65_V, i64 0, i64 %sext_ln139" [kernel.cpp:139]   --->   Operation 70 'getelementptr' 'v65_V_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_71 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %k2_0, i6 0)" [kernel.cpp:140]   --->   Operation 71 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i10 %tmp_71 to i11" [kernel.cpp:140]   --->   Operation 72 'zext' 'zext_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.73ns)   --->   "%add_ln140 = add i11 %zext_ln144, %zext_ln140" [kernel.cpp:140]   --->   Operation 73 'add' 'add_ln140' <Predicate = (!icmp_ln138)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i11 %add_ln140 to i64" [kernel.cpp:140]   --->   Operation 74 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%v66_V_addr = getelementptr [768 x i24]* %v66_V, i64 0, i64 %zext_ln140_1" [kernel.cpp:140]   --->   Operation 75 'getelementptr' 'v66_V_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 76 [2/2] (3.25ns)   --->   "%v74_V = load i24* %v65_V_addr, align 4" [kernel.cpp:139]   --->   Operation 76 'load' 'v74_V' <Predicate = (!icmp_ln138)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 77 [2/2] (3.25ns)   --->   "%v75_V = load i24* %v66_V_addr, align 4" [kernel.cpp:140]   --->   Operation 77 'load' 'v75_V' <Predicate = (!icmp_ln138)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_433 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str15, i32 %tmp_s)" [kernel.cpp:149]   --->   Operation 78 'specregionend' 'empty_433' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:137]   --->   Operation 79 'br' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 80 [1/2] (3.25ns)   --->   "%v74_V = load i24* %v65_V_addr, align 4" [kernel.cpp:139]   --->   Operation 80 'load' 'v74_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_7 : Operation 81 [1/2] (3.25ns)   --->   "%v75_V = load i24* %v66_V_addr, align 4" [kernel.cpp:140]   --->   Operation 81 'load' 'v75_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_7 : Operation 82 [2/2] (3.25ns)   --->   "%v79_V = load i24* %v67_V_addr_1, align 4" [kernel.cpp:144]   --->   Operation 82 'load' 'v79_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 8 <SV = 6> <Delay = 8.51>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%v76_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v74_V, i16 0)" [kernel.cpp:141]   --->   Operation 83 'bitconcatenate' 'v76_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%v77_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v75_V, i16 0)" [kernel.cpp:142]   --->   Operation 84 'bitconcatenate' 'v77_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i40 %v76_V to i72" [kernel.cpp:143]   --->   Operation 85 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %v77_V to i72" [kernel.cpp:143]   --->   Operation 86 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (8.51ns)   --->   "%r_V = mul i72 %sext_ln1116, %sext_ln1118" [kernel.cpp:143]   --->   Operation 87 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/2] (3.25ns)   --->   "%v79_V = load i24* %v67_V_addr_1, align 4" [kernel.cpp:144]   --->   Operation 88 'load' 'v79_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%v80_V = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %r_V, i32 48, i32 71)" [kernel.cpp:145]   --->   Operation 89 'partselect' 'v80_V' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 5.56>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str16) nounwind" [kernel.cpp:138]   --->   Operation 90 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (2.31ns)   --->   "%v81_V = add i24 %v79_V, %v80_V" [kernel.cpp:146]   --->   Operation 91 'add' 'v81_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (3.25ns)   --->   "store i24 %v81_V, i24* %v67_V_addr_1, align 4" [kernel.cpp:147]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:138]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v69') with incoming values : ('v69', kernel.cpp:131) [6]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v70') with incoming values : ('v70', kernel.cpp:132) [16]  (1.77 ns)

 <State 3>: 4.98ns
The critical path consists of the following:
	'phi' operation ('v70') with incoming values : ('v70', kernel.cpp:132) [16]  (0 ns)
	'add' operation ('add_ln203', kernel.cpp:133) [23]  (1.73 ns)
	'getelementptr' operation ('v67_V_addr', kernel.cpp:133) [25]  (0 ns)
	'store' operation ('store_ln133', kernel.cpp:133) of constant 0 on array 'v67_V' [26]  (3.25 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i6') with incoming values : ('i6', kernel.cpp:136) [33]  (0 ns)
	'sub' operation ('sub_ln139', kernel.cpp:139) [45]  (1.92 ns)

 <State 5>: 1.87ns
The critical path consists of the following:
	'phi' operation ('j6') with incoming values : ('j6', kernel.cpp:137) [50]  (0 ns)
	'add' operation ('j6', kernel.cpp:137) [53]  (1.87 ns)

 <State 6>: 5.08ns
The critical path consists of the following:
	'phi' operation ('k2') with incoming values : ('k2', kernel.cpp:138) [64]  (0 ns)
	'add' operation ('add_ln139', kernel.cpp:139) [72]  (1.82 ns)
	'getelementptr' operation ('v65_V_addr', kernel.cpp:139) [74]  (0 ns)
	'load' operation ('v74.V', kernel.cpp:139) on array 'v65_V' [80]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('v74.V', kernel.cpp:139) on array 'v65_V' [80]  (3.25 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:143) [86]  (8.51 ns)

 <State 9>: 5.57ns
The critical path consists of the following:
	'add' operation ('v81.V', kernel.cpp:146) [89]  (2.31 ns)
	'store' operation ('store_ln147', kernel.cpp:147) of variable 'v81.V', kernel.cpp:146 on array 'v67_V' [90]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
