{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466093293115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466093293115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 13:08:12 2016 " "Processing started: Thu Jun 16 13:08:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466093293115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466093293115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Nano -c Top --generate_functional_sim_netlist " "Command: quartus_map Nano -c Top --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466093293116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1466093293574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divclk.v 1 1 " "Found 1 design units, including 1 entities, in source file divclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divClk " "Found entity 1: divClk" {  } { { "divClk.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/divClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debounce.v(4) " "Verilog HDL information at debounce.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "debounce.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/debounce.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1466093293651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topplaca.v 1 1 " "Found 1 design units, including 1 entities, in source file topplaca.v" { { "Info" "ISGN_ENTITY_NAME" "1 topPlaca " "Found entity 1: topPlaca" {  } { { "topPlaca.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/topPlaca.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "procesador.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 2 2 " "Found 2 design units, including 2 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x3 " "Found entity 1: mux2x3" {  } { { "muxes.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293682 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2x8 " "Found entity 2: mux2x8" {  } { { "muxes.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/muxes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrl.v(52) " "Verilog HDL information at ctrl.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "ctrl.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1466093293689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/bancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Found entity 1: pulse" {  } { { "pulse.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466093293770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "procesador.v" "rom" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466093293860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lrg.mif " "Parameter \"init_file\" = \"lrg.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293861 ""}  } { { "rom.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466093293861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ar61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ar61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ar61 " "Found entity 1: altsyncram_ar61" {  } { { "db/altsyncram_ar61.tdf" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/db/altsyncram_ar61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093293953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093293953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ar61 rom:rom\|altsyncram:altsyncram_component\|altsyncram_ar61:auto_generated " "Elaborating entity \"altsyncram_ar61\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\|altsyncram_ar61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x3 mux2x3:muxAddRegWr " "Elaborating entity \"mux2x3\" for hierarchy \"mux2x3:muxAddRegWr\"" {  } { { "procesador.v" "muxAddRegWr" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293984 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out muxes.v(1) " "Output port \"out\" at muxes.v(1) has no driver" {  } { { "muxes.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/muxes.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466093293985 "|processador|mux2x3:muxAddRegWr"}
{ "Warning" "WSGN_EMPTY_SHELL" "mux2x3 " "Entity \"mux2x3\" contains only dangling pins" {  } { { "procesador.v" "muxAddRegWr" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 59 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1466093293986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x8 mux2x8:muxSelDSV " "Elaborating entity \"mux2x8\" for hierarchy \"mux2x8:muxSelDSV\"" {  } { { "procesador.v" "muxSelDSV" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293989 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out muxes.v(4) " "Output port \"out\" at muxes.v(4) has no driver" {  } { { "muxes.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/muxes.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466093293989 "|processador|mux2x8:muxSelDSV"}
{ "Warning" "WSGN_EMPTY_SHELL" "mux2x8 " "Entity \"mux2x8\" contains only dangling pins" {  } { { "procesador.v" "muxSelDSV" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 61 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1466093293990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:ctrl " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:ctrl\"" {  } { { "procesador.v" "ctrl" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093293996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula " "Elaborating entity \"ula\" for hierarchy \"ula:ula\"" {  } { { "procesador.v" "ula" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294006 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "resultado ula.v(5) " "Output port \"resultado\" at ula.v(5) has no driver" {  } { { "ula.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ula.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466093294007 "|processador|ula:ula"}
{ "Warning" "WSGN_EMPTY_SHELL" "ula " "Entity \"ula\" contains only dangling pins" {  } { { "procesador.v" "ula" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 85 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1466093294008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoRegistradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoRegistradores\"" {  } { { "procesador.v" "bancoRegistradores" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294011 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dadoR1 bancoRegistradores.v(5) " "Output port \"dadoR1\" at bancoRegistradores.v(5) has no driver" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/bancoRegistradores.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466093294012 "|processador|bancoRegistradores:bancoRegistradores"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dadoR2 bancoRegistradores.v(6) " "Output port \"dadoR2\" at bancoRegistradores.v(6) has no driver" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/bancoRegistradores.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466093294012 "|processador|bancoRegistradores:bancoRegistradores"}
{ "Warning" "WSGN_EMPTY_SHELL" "bancoRegistradores " "Entity \"bancoRegistradores\" contains only dangling pins" {  } { { "procesador.v" "bancoRegistradores" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 95 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1466093294013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:regPC " "Elaborating entity \"registrador\" for hierarchy \"registrador:regPC\"" {  } { { "procesador.v" "regPC" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294017 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dadoOut registrador.v(4) " "Output port \"dadoOut\" at registrador.v(4) has no driver" {  } { { "registrador.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/registrador.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466093294017 "|processador|registrador:regPC"}
{ "Warning" "WSGN_EMPTY_SHELL" "registrador " "Entity \"registrador\" contains only dangling pins" {  } { { "procesador.v" "regPC" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/procesador.v" 98 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1466093294018 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:ctrl\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:ctrl\|Mux1\"" {  } { { "ctrl.v" "Mux1" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466093294088 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:ctrl\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:ctrl\|Mux2\"" {  } { { "ctrl.v" "Mux2" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466093294088 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:ctrl\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:ctrl\|Mux3\"" {  } { { "ctrl.v" "Mux3" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466093294088 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:ctrl\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:ctrl\|Mux4\"" {  } { { "ctrl.v" "Mux4" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466093294088 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:ctrl\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:ctrl\|Mux5\"" {  } { { "ctrl.v" "Mux5" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466093294088 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:ctrl\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:ctrl\|Mux10\"" {  } { { "ctrl.v" "Mux10" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466093294088 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ctrl:ctrl\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ctrl:ctrl\|Mux11\"" {  } { { "ctrl.v" "Mux11" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466093294088 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1466093294088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:ctrl\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"ctrl:ctrl\|lpm_mux:Mux1\"" {  } { { "ctrl.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466093294148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:ctrl\|lpm_mux:Mux1 " "Instantiated megafunction \"ctrl:ctrl\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294149 ""}  } { { "ctrl.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466093294149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093294238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093294238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:ctrl\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"ctrl:ctrl\|lpm_mux:Mux2\"" {  } { { "ctrl.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466093294251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:ctrl\|lpm_mux:Mux2 " "Instantiated megafunction \"ctrl:ctrl\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294251 ""}  } { { "ctrl.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466093294251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466093294329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466093294329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:ctrl\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"ctrl:ctrl\|lpm_mux:Mux3\"" {  } { { "ctrl.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466093294342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:ctrl\|lpm_mux:Mux3 " "Instantiated megafunction \"ctrl:ctrl\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466093294342 ""}  } { { "ctrl.v" "" { Text "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/ctrl.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466093294342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466093294447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 13:08:14 2016 " "Processing ended: Thu Jun 16 13:08:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466093294447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466093294447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466093294447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466093294447 ""}
