.\" Man page generated from reStructuredText.
.
.TH "FPGASUPDATE" "8" "Nov 22, 2023" "2.10.0" "OPAE"
.SH NAME
fpgasupdate \- FPGA Secure Update tool
.
.nr rst2man-indent-level 0
.
.de1 rstReportMargin
\\$1 \\n[an-margin]
level \\n[rst2man-indent-level]
level margin: \\n[rst2man-indent\\n[rst2man-indent-level]]
-
\\n[rst2man-indent0]
\\n[rst2man-indent1]
\\n[rst2man-indent2]
..
.de1 INDENT
.\" .rstReportMargin pre:
. RS \\$1
. nr rst2man-indent\\n[rst2man-indent-level] \\n[an-margin]
. nr rst2man-indent-level +1
.\" .rstReportMargin post:
..
.de UNINDENT
. RE
.\" indent \\n[an-margin]
.\" old: \\n[rst2man-indent\\n[rst2man-indent-level]]
.nr rst2man-indent-level -1
.\" new: \\n[rst2man-indent\\n[rst2man-indent-level]]
.in \\n[rst2man-indent\\n[rst2man-indent-level]]u
..
.SH SYNOPSIS
.sp
\fBfpgasupdate [\-\-log\-level=<level>] file [bdf]\fP
.SH DESCRIPTION
.sp
The \fBfpgasupdate\fP command implements a secure firmware update for the following programmable accelerator cards (PACs):
.INDENT 0.0
.IP \(bu 2
Intel® PAC with Intel Arria® 10 GX FPGA
.IP \(bu 2
Intel FPGA PAC D5005
.IP \(bu 2
Intel PAC N3000
.UNINDENT
.sp
\fB\-\-log\-level <level>\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
Specifies the \(galog\-level\(ga which is the level of information output to your command tool.
The following seven levels  are available: \(gastate\(ga, \(gaioctl\(ga, \(gadebug\(ga, \(gainfo\(ga, \(gawarning\(ga,
\(gaerror\(ga, \(gacritical\(ga. Setting \(ga\-\-log\-level=state\(ga provides the most verbose output.
Setting \(ga\-\-log\-level=ioctl\(ga provides the second most information, and so on. The default
level is \(gainfo\(ga. 
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fBfile\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
Specifies the secure update firmware file to be programmed. This file may be to program a
static region (SR), programmable region (PR), root entry hash, key cancellation, or other
device\-specific firmware.
.ft P
.fi
.UNINDENT
.UNINDENT
.sp
\fBbdf\fP
.INDENT 0.0
.INDENT 3.5
.sp
.nf
.ft C
The PCIe&reg; address of the PAC to program. \(gabdf\(ga is of the form \(ga[ssss:]bb:dd:f\(ga,
corresponding to PCIe segment, bus, device, function. The segment is optional. If
you do not specify a segment, the segment defaults to \(ga0000\(ga. If the system has only
one PAC you can omit the \(gabdf\(ga and let \(gafpgasupdate\(ga  determine the address
automatically.
.ft P
.fi
.UNINDENT
.UNINDENT
.SH TROUBLESHOOTING
.sp
To gather more debug output, decrease the \fB\-\-log\-level\fP parameter.
.SH EXAMPLES
.sp
\fBfpgasupdate firmware.bin\fP
\fBfpgasupdate firmware.bin 05:00.0\fP
\fBfpgasupdate firmware.bin 0001:04:02.0 \-\-log\-level=ioctl\fP
.SH REVISION HISTORY
.sp
| Document Version |  Intel Acceleration Stack Version  | Changes  |
| —————\- |————————————|———\-|
|2019.07.26 | 1.2.1 Beta | Initial release. |
|2019.10.04 | 2.0.1 Beta  (Supported with Intel Quartus Prime Pro Edition 19.2.) | Editorial changes only. |
.SH AUTHOR
Intel DCG FPT SW
.SH COPYRIGHT
2017 Intel Corporation
.\" Generated by docutils manpage writer.
.
