Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3746167ad2ed40738506d1cc8f33906c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb6_behav xil_defaultlib.Tb6 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/mehbo/OneDrive/Documents/lab_6/lab_6.srcs/sources_1/new/Mux16x1.v" Line 1. Module Mux16x1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux4x1
Compiling module xil_defaultlib.Mux16x1
Compiling module xil_defaultlib.Tb6
Compiling module xil_defaultlib.glbl
Built simulation snapshot Tb6_behav
