

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 15 13:53:48 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.900 us|  0.900 us|   91|   91|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    822|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     760|   1204|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    462|    -|
|Register         |        -|    -|     373|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    1133|   2488|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_7_full_dsp_1_U2  |dadd_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U3   |ddiv_64ns_64ns_64_59_no_dsp_1   |        0|   0|    0|     0|    0|
    |sitodp_32s_64_6_no_dsp_1_U5        |sitodp_32s_64_6_no_dsp_1        |        0|   0|    0|     0|    0|
    |sitofp_32s_32_6_no_dsp_1_U1        |sitofp_32s_32_6_no_dsp_1        |        0|   0|    0|     0|    0|
    |uitodp_64ns_64_6_no_dsp_1_U4       |uitodp_64ns_64_6_no_dsp_1       |        0|   0|    0|     0|    0|
    |urem_8ns_10ns_8_12_seq_1_U6        |urem_8ns_10ns_8_12_seq_1        |        0|   0|  130|    63|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |        0|   3|  760|  1204|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +---------------------------------------+------------------------------------+---------------------+
    |                Instance               |               Module               |      Expression     |
    +---------------------------------------+------------------------------------+---------------------+
    |ama_submuladd_6s_8ns_8ns_8ns_8_4_1_U7  |ama_submuladd_6s_8ns_8ns_8ns_8_4_1  |  (i0 - i1) * i2 + i3|
    +---------------------------------------+------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln510_fu_166_p2   |         +|   0|  0|   12|          12|          11|
    |sub_ln1311_fu_180_p2  |         -|   0|  0|   12|          10|          11|
    |sub_ln17_fu_262_p2    |         -|   0|  0|   13|          10|          10|
    |and_ln17_fu_253_p2    |       and|   0|  0|    8|           8|           8|
    |r_V_fu_205_p2         |      lshr|   0|  0|  370|         113|         113|
    |ush_fu_189_p3         |    select|   0|  0|   12|           1|          12|
    |val_fu_239_p3         |    select|   0|  0|    8|           1|           8|
    |r_V_1_fu_211_p2       |       shl|   0|  0|  370|         113|         113|
    |xor_ln15_fu_284_p2    |       xor|   0|  0|    9|           9|           2|
    |xor_ln16_fu_247_p2    |       xor|   0|  0|    8|           8|           8|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  822|         285|         296|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  462|         92|    1|         92|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  462|         92|    1|         92|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |add_reg_325       |  64|   0|   64|          0|
    |ap_CS_fsm         |  91|   0|   91|          0|
    |conv6_reg_320     |  64|   0|   64|          0|
    |sub_ln17_reg_351  |  10|   0|   10|          0|
    |tmp_2_reg_335     |  11|   0|   11|          0|
    |tmp_3_reg_341     |  52|   0|   52|          0|
    |v_reg_310         |  64|   0|   64|          0|
    |xor_ln15_reg_361  |   9|   0|    9|          0|
    |xor_ln16_reg_346  |   8|   0|    8|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 373|   0|  373|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return      |  out|   32|  ap_ctrl_hs|           fn1|  return value|
|p              |   in|   64|     ap_none|             p|        scalar|
|p_5            |   in|    8|     ap_none|           p_5|        scalar|
|p_9            |   in|    8|     ap_none|           p_9|        scalar|
|p_11_address0  |  out|    4|   ap_memory|          p_11|         array|
|p_11_ce0       |  out|    1|   ap_memory|          p_11|         array|
|p_11_q0        |   in|    8|   ap_memory|          p_11|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 91
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.28>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_9" [dfg_199.c:13]   --->   Operation 92 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i8 %p_9_read" [dfg_199.c:14]   --->   Operation 93 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [6/6] (6.28ns)   --->   "%v = sitodp i32 %sext_ln14" [dfg_199.c:14]   --->   Operation 94 'sitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 95 [5/6] (6.28ns)   --->   "%v = sitodp i32 %sext_ln14" [dfg_199.c:14]   --->   Operation 95 'sitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 96 [4/6] (6.28ns)   --->   "%v = sitodp i32 %sext_ln14" [dfg_199.c:14]   --->   Operation 96 'sitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 97 [3/6] (6.28ns)   --->   "%v = sitodp i32 %sext_ln14" [dfg_199.c:14]   --->   Operation 97 'sitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 98 [2/6] (6.28ns)   --->   "%v = sitodp i32 %sext_ln14" [dfg_199.c:14]   --->   Operation 98 'sitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 99 [1/6] (6.28ns)   --->   "%v = sitodp i32 %sext_ln14" [dfg_199.c:14]   --->   Operation 99 'sitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 100 [7/7] (7.29ns)   --->   "%add = dadd i64 %v, i64 778" [dfg_199.c:16]   --->   Operation 100 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:13]   --->   Operation 101 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [6/6] (6.28ns)   --->   "%conv6 = uitodp i64 %p_read" [dfg_199.c:15]   --->   Operation 102 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 103 [6/7] (7.29ns)   --->   "%add = dadd i64 %v, i64 778" [dfg_199.c:16]   --->   Operation 103 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 104 [5/6] (6.28ns)   --->   "%conv6 = uitodp i64 %p_read" [dfg_199.c:15]   --->   Operation 104 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 105 [5/7] (7.29ns)   --->   "%add = dadd i64 %v, i64 778" [dfg_199.c:16]   --->   Operation 105 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 106 [4/6] (6.28ns)   --->   "%conv6 = uitodp i64 %p_read" [dfg_199.c:15]   --->   Operation 106 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 107 [4/7] (7.29ns)   --->   "%add = dadd i64 %v, i64 778" [dfg_199.c:16]   --->   Operation 107 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 108 [3/6] (6.28ns)   --->   "%conv6 = uitodp i64 %p_read" [dfg_199.c:15]   --->   Operation 108 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 109 [3/7] (7.29ns)   --->   "%add = dadd i64 %v, i64 778" [dfg_199.c:16]   --->   Operation 109 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 110 [2/6] (6.28ns)   --->   "%conv6 = uitodp i64 %p_read" [dfg_199.c:15]   --->   Operation 110 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 111 [2/7] (7.29ns)   --->   "%add = dadd i64 %v, i64 778" [dfg_199.c:16]   --->   Operation 111 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 112 [1/6] (6.28ns)   --->   "%conv6 = uitodp i64 %p_read" [dfg_199.c:15]   --->   Operation 112 'uitodp' 'conv6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 113 [1/7] (7.29ns)   --->   "%add = dadd i64 %v, i64 778" [dfg_199.c:16]   --->   Operation 113 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.55>
ST_14 : Operation 114 [59/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 114 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.55>
ST_15 : Operation 115 [58/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 115 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.55>
ST_16 : Operation 116 [57/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 116 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.55>
ST_17 : Operation 117 [56/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 117 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.55>
ST_18 : Operation 118 [55/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 118 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.55>
ST_19 : Operation 119 [54/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 119 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.55>
ST_20 : Operation 120 [53/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 120 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.55>
ST_21 : Operation 121 [52/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 121 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.55>
ST_22 : Operation 122 [51/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 122 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.55>
ST_23 : Operation 123 [50/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 123 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.55>
ST_24 : Operation 124 [49/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 124 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.55>
ST_25 : Operation 125 [48/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 125 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.55>
ST_26 : Operation 126 [47/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 126 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.55>
ST_27 : Operation 127 [46/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 127 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.55>
ST_28 : Operation 128 [45/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 128 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.55>
ST_29 : Operation 129 [44/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 129 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.55>
ST_30 : Operation 130 [43/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 130 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.55>
ST_31 : Operation 131 [42/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 131 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.55>
ST_32 : Operation 132 [41/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 132 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.55>
ST_33 : Operation 133 [40/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 133 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.55>
ST_34 : Operation 134 [39/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 134 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.55>
ST_35 : Operation 135 [38/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 135 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.55>
ST_36 : Operation 136 [37/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 136 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.55>
ST_37 : Operation 137 [36/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 137 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.55>
ST_38 : Operation 138 [35/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 138 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 139 [34/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 139 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 140 [33/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 140 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 141 [32/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 141 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 142 [31/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 142 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 143 [30/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 143 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 144 [29/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 144 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 145 [28/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 145 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 146 [27/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 146 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 147 [26/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 147 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 148 [25/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 148 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 149 [24/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 149 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 150 [23/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 150 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 151 [22/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 151 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 152 [21/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 152 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 153 [20/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 153 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.55>
ST_54 : Operation 154 [19/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 154 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 155 [18/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 155 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 156 [17/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 156 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 157 [16/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 157 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 158 [15/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 158 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 159 [14/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 159 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 160 [13/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 160 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 161 [12/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 161 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 162 [11/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 162 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 163 [10/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 163 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 164 [9/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 164 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 165 [8/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 165 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.55>
ST_66 : Operation 166 [7/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 166 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.55>
ST_67 : Operation 167 [6/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 167 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.55>
ST_68 : Operation 168 [5/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 168 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.55>
ST_69 : Operation 169 [1/1] (0.00ns)   --->   "%p_11_addr = getelementptr i8 %p_11, i64 0, i64 10" [dfg_199.c:13]   --->   Operation 169 'getelementptr' 'p_11_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 170 [2/2] (2.32ns)   --->   "%p_11_load = load i4 %p_11_addr" [dfg_199.c:13]   --->   Operation 170 'load' 'p_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_69 : Operation 171 [4/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 171 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.02>
ST_70 : Operation 172 [1/2] (2.32ns)   --->   "%p_11_load = load i4 %p_11_addr" [dfg_199.c:13]   --->   Operation 172 'load' 'p_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_70 : Operation 173 [1/1] (1.65ns) (grouped into DSP with root node v_7)   --->   "%sub_ln13 = sub i8 225, i8 %p_11_load" [dfg_199.c:13]   --->   Operation 173 'sub' 'sub_ln13' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 174 [3/3] (1.05ns) (grouped into DSP with root node v_7)   --->   "%mul_ln13 = mul i8 %sub_ln13, i8 97" [dfg_199.c:13]   --->   Operation 174 'mul' 'mul_ln13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 175 [3/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 175 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.55>
ST_71 : Operation 176 [2/3] (1.05ns) (grouped into DSP with root node v_7)   --->   "%mul_ln13 = mul i8 %sub_ln13, i8 97" [dfg_199.c:13]   --->   Operation 176 'mul' 'mul_ln13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 177 [2/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 177 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.55>
ST_72 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node v_7)   --->   "%mul_ln13 = mul i8 %sub_ln13, i8 97" [dfg_199.c:13]   --->   Operation 178 'mul' 'mul_ln13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 179 [2/2] (2.10ns) (root node of the DSP)   --->   "%v_7 = add i8 %mul_ln13, i8 123" [dfg_199.c:13]   --->   Operation 179 'add' 'v_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 180 [1/59] (4.55ns)   --->   "%dc = ddiv i64 %conv6, i64 %add" [dfg_199.c:15]   --->   Operation 180 'ddiv' 'dc' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 181 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 181 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 182 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i64 %data_V"   --->   Operation 183 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 73 <SV = 72> <Delay = 6.94>
ST_73 : Operation 184 [1/1] (0.00ns)   --->   "%p_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_5" [dfg_199.c:13]   --->   Operation 184 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 185 [1/2] (2.10ns) (root node of the DSP)   --->   "%v_7 = add i8 %mul_ln13, i8 123" [dfg_199.c:13]   --->   Operation 185 'add' 'v_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 186 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_3, i1 0"   --->   Operation 186 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 187 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 188 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 189 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 189 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 190 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 190 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 191 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_2"   --->   Operation 191 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 192 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 193 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 193 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 194 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 194 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 195 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 195 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16)   --->   "%r_V = lshr i113 %zext_ln68, i113 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 196 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16)   --->   "%r_V_1 = shl i113 %zext_ln68, i113 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 197 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V, i32 53"   --->   Operation 198 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 199 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_1, i32 53, i32 60"   --->   Operation 200 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16)   --->   "%val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_1"   --->   Operation 201 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 202 [1/1] (4.61ns) (out node of the LUT)   --->   "%xor_ln16 = xor i8 %val, i8 %p_5_read" [dfg_199.c:16]   --->   Operation 202 'xor' 'xor_ln16' <Predicate = true> <Delay = 4.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%and_ln17 = and i8 %v_7, i8 %p_5_read" [dfg_199.c:17]   --->   Operation 203 'and' 'and_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%zext_ln17_1 = zext i8 %and_ln17" [dfg_199.c:17]   --->   Operation 204 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 205 [1/1] (1.73ns) (out node of the LUT)   --->   "%sub_ln17 = sub i10 549, i10 %zext_ln17_1" [dfg_199.c:17]   --->   Operation 205 'sub' 'sub_ln17' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.47>
ST_74 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i8 %xor_ln16" [dfg_199.c:17]   --->   Operation 206 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 207 [12/12] (3.47ns)   --->   "%urem_ln16 = urem i10 %zext_ln17, i10 %sub_ln17" [dfg_199.c:16]   --->   Operation 207 'urem' 'urem_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.47>
ST_75 : Operation 208 [11/12] (3.47ns)   --->   "%urem_ln16 = urem i10 %zext_ln17, i10 %sub_ln17" [dfg_199.c:16]   --->   Operation 208 'urem' 'urem_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.47>
ST_76 : Operation 209 [10/12] (3.47ns)   --->   "%urem_ln16 = urem i10 %zext_ln17, i10 %sub_ln17" [dfg_199.c:16]   --->   Operation 209 'urem' 'urem_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.47>
ST_77 : Operation 210 [9/12] (3.47ns)   --->   "%urem_ln16 = urem i10 %zext_ln17, i10 %sub_ln17" [dfg_199.c:16]   --->   Operation 210 'urem' 'urem_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.47>
ST_78 : Operation 211 [8/12] (3.47ns)   --->   "%urem_ln16 = urem i10 %zext_ln17, i10 %sub_ln17" [dfg_199.c:16]   --->   Operation 211 'urem' 'urem_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.47>
ST_79 : Operation 212 [7/12] (3.47ns)   --->   "%urem_ln16 = urem i10 %zext_ln17, i10 %sub_ln17" [dfg_199.c:16]   --->   Operation 212 'urem' 'urem_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.47>
ST_80 : Operation 213 [6/12] (3.47ns)   --->   "%urem_ln16 = urem i10 %zext_ln17, i10 %sub_ln17" [dfg_199.c:16]   --->   Operation 213 'urem' 'urem_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.47>
ST_81 : Operation 214 [5/12] (3.47ns)   --->   "%urem_ln16 = urem i10 %zext_ln17, i10 %sub_ln17" [dfg_199.c:16]   --->   Operation 214 'urem' 'urem_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.47>
ST_82 : Operation 215 [4/12] (3.47ns)   --->   "%urem_ln16 = urem i10 %zext_ln17, i10 %sub_ln17" [dfg_199.c:16]   --->   Operation 215 'urem' 'urem_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.47>
ST_83 : Operation 216 [3/12] (3.47ns)   --->   "%urem_ln16 = urem i10 %zext_ln17, i10 %sub_ln17" [dfg_199.c:16]   --->   Operation 216 'urem' 'urem_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.47>
ST_84 : Operation 217 [2/12] (3.47ns)   --->   "%urem_ln16 = urem i10 %zext_ln17, i10 %sub_ln17" [dfg_199.c:16]   --->   Operation 217 'urem' 'urem_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.46>
ST_85 : Operation 218 [1/12] (3.47ns)   --->   "%urem_ln16 = urem i10 %zext_ln17, i10 %sub_ln17" [dfg_199.c:16]   --->   Operation 218 'urem' 'urem_ln16' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i8 %urem_ln16" [dfg_199.c:15]   --->   Operation 219 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %trunc_ln15" [dfg_199.c:15]   --->   Operation 220 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 221 [1/1] (0.99ns)   --->   "%xor_ln15 = xor i9 %zext_ln15, i9 511" [dfg_199.c:15]   --->   Operation 221 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.41>
ST_86 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i9 %xor_ln15" [dfg_199.c:15]   --->   Operation 222 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 223 [6/6] (6.41ns)   --->   "%result = sitofp i32 %sext_ln15" [dfg_199.c:15]   --->   Operation 223 'sitofp' 'result' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.41>
ST_87 : Operation 224 [5/6] (6.41ns)   --->   "%result = sitofp i32 %sext_ln15" [dfg_199.c:15]   --->   Operation 224 'sitofp' 'result' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.41>
ST_88 : Operation 225 [4/6] (6.41ns)   --->   "%result = sitofp i32 %sext_ln15" [dfg_199.c:15]   --->   Operation 225 'sitofp' 'result' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.41>
ST_89 : Operation 226 [3/6] (6.41ns)   --->   "%result = sitofp i32 %sext_ln15" [dfg_199.c:15]   --->   Operation 226 'sitofp' 'result' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.41>
ST_90 : Operation 227 [2/6] (6.41ns)   --->   "%result = sitofp i32 %sext_ln15" [dfg_199.c:15]   --->   Operation 227 'sitofp' 'result' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.41>
ST_91 : Operation 228 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 228 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 229 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 229 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 230 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 230 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_5"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 234 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_9"   --->   Operation 234 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 237 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_11"   --->   Operation 237 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 238 [1/6] (6.41ns)   --->   "%result = sitofp i32 %sext_ln15" [dfg_199.c:15]   --->   Operation 238 'sitofp' 'result' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 239 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i32 %result" [dfg_199.c:18]   --->   Operation 239 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_9_read                              (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln14                             (sext          ) [ 00111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v                                     (sitodp        ) [ 00000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read                                (read          ) [ 00000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv6                                 (uitodp        ) [ 00000000000000111111111111111111111111111111111111111111111111111111111110000000000000000000]
add                                   (dadd          ) [ 00000000000000111111111111111111111111111111111111111111111111111111111110000000000000000000]
p_11_addr                             (getelementptr ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
p_11_load                             (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln13                              (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000]
mul_ln13                              (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
dc                                    (ddiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
tmp_3                                 (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
p_5_read                              (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_7                                   (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln68                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln510                            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln510                             (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                 (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311                            (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                           (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                   (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast      (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                   (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                 (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                   (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                 (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                                   (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln16                              (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
and_ln17                              (and           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln17_1                           (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln17                              (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111111111111000000]
zext_ln17                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000]
urem_ln16                             (urem          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln15                            (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln15                              (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
sext_ln15                             (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                     (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                                (sitofp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln18                              (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i113.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i113.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="p_9_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_9_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/8 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_5_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_5_read/73 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_11_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_11_addr/69 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_11_load/69 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="result/86 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="1"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="1"/>
<pin id="118" dir="0" index="1" bw="64" slack="1"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="dc/14 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="conv6/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sext_ln14_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/72 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="0" index="3" bw="7" slack="0"/>
<pin id="141" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/72 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/72 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mantissa_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="54" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="52" slack="1"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/73 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln68_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="54" slack="0"/>
<pin id="161" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/73 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln510_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="1"/>
<pin id="165" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/73 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln510_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="0" index="1" bw="11" slack="0"/>
<pin id="169" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/73 "/>
</bind>
</comp>

<comp id="172" class="1004" name="isNeg_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="12" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/73 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sub_ln1311_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="1"/>
<pin id="183" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/73 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln1311_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/73 "/>
</bind>
</comp>

<comp id="189" class="1004" name="ush_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="12" slack="0"/>
<pin id="192" dir="0" index="2" bw="12" slack="0"/>
<pin id="193" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/73 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/73 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/73 "/>
</bind>
</comp>

<comp id="205" class="1004" name="r_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="54" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/73 "/>
</bind>
</comp>

<comp id="211" class="1004" name="r_V_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="54" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/73 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="113" slack="0"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/73 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln662_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/73 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="113" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/73 "/>
</bind>
</comp>

<comp id="239" class="1004" name="val_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/73 "/>
</bind>
</comp>

<comp id="247" class="1004" name="xor_ln16_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/73 "/>
</bind>
</comp>

<comp id="253" class="1004" name="and_ln17_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/73 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln17_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/73 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sub_ln17_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17/73 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln17_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/74 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="1"/>
<pin id="274" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln16/74 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln15_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/85 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln15_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/85 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xor_ln15_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="0" index="1" bw="9" slack="0"/>
<pin id="287" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/85 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln15_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/86 "/>
</bind>
</comp>

<comp id="294" class="1007" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="0" index="3" bw="8" slack="0"/>
<pin id="299" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="sub_ln13/70 mul_ln13/70 v_7/72 "/>
</bind>
</comp>

<comp id="305" class="1005" name="sext_ln14_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln14 "/>
</bind>
</comp>

<comp id="310" class="1005" name="v_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="315" class="1005" name="p_read_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="conv6_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv6 "/>
</bind>
</comp>

<comp id="325" class="1005" name="add_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="330" class="1005" name="p_11_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_11_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="1"/>
<pin id="337" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_3_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="52" slack="1"/>
<pin id="343" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="xor_ln16_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln16 "/>
</bind>
</comp>

<comp id="351" class="1005" name="sub_ln17_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="1"/>
<pin id="353" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln17 "/>
</bind>
</comp>

<comp id="356" class="1005" name="zext_ln17_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="1"/>
<pin id="358" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="361" class="1005" name="xor_ln15_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="1"/>
<pin id="363" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln15 "/>
</bind>
</comp>

<comp id="366" class="1005" name="sext_ln15_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="94" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="82" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="76" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="116" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="132" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="132" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="162"><net_src comp="150" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="172" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="166" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="159" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="159" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="201" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="205" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="211" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="244"><net_src comp="172" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="225" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="229" pin="4"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="88" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="88" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="54" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="102" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="304"><net_src comp="294" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="308"><net_src comp="127" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="313"><net_src comp="124" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="318"><net_src comp="82" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="323"><net_src comp="120" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="328"><net_src comp="111" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="333"><net_src comp="94" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="338"><net_src comp="136" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="344"><net_src comp="146" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="349"><net_src comp="247" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="354"><net_src comp="262" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="359"><net_src comp="268" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="364"><net_src comp="284" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="369"><net_src comp="290" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="108" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {8 }
	Port: fn1 : p_5 | {73 }
	Port: fn1 : p_9 | {1 }
	Port: fn1 : p_11 | {69 70 }
  - Chain level:
	State 1
		v : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
		p_11_load : 1
	State 70
		sub_ln13 : 1
		mul_ln13 : 2
	State 71
	State 72
		v_7 : 1
		data_V : 1
		tmp_2 : 2
		tmp_3 : 2
	State 73
		zext_ln68 : 1
		add_ln510 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
		sh_prom_i_i_i_i_i_cast_cast_cast : 4
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 5
		r_V : 6
		r_V_1 : 6
		tmp : 7
		zext_ln662 : 8
		tmp_1 : 7
		val : 9
		xor_ln16 : 10
		and_ln17 : 1
		zext_ln17_1 : 1
		sub_ln17 : 2
	State 74
		urem_ln16 : 1
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
		trunc_ln15 : 1
		zext_ln15 : 2
		xor_ln15 : 3
	State 86
		result : 1
	State 87
	State 88
	State 89
	State 90
	State 91
		ret_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   dadd   |                  grp_fu_111                  |    3    |   630   |   1141  |
|----------|----------------------------------------------|---------|---------|---------|
|   urem   |                  grp_fu_271                  |    0    |   130   |    63   |
|----------|----------------------------------------------|---------|---------|---------|
|   lshr   |                  r_V_fu_205                  |    0    |    0    |   161   |
|----------|----------------------------------------------|---------|---------|---------|
|    shl   |                 r_V_1_fu_211                 |    0    |    0    |   161   |
|----------|----------------------------------------------|---------|---------|---------|
|    sub   |               sub_ln1311_fu_180              |    0    |    0    |    12   |
|          |                sub_ln17_fu_262               |    0    |    0    |    13   |
|----------|----------------------------------------------|---------|---------|---------|
|  select  |                  ush_fu_189                  |    0    |    0    |    12   |
|          |                  val_fu_239                  |    0    |    0    |    8    |
|----------|----------------------------------------------|---------|---------|---------|
|    xor   |                xor_ln16_fu_247               |    0    |    0    |    8    |
|          |                xor_ln15_fu_284               |    0    |    0    |    9    |
|----------|----------------------------------------------|---------|---------|---------|
|    add   |               add_ln510_fu_166               |    0    |    0    |    12   |
|----------|----------------------------------------------|---------|---------|---------|
|    and   |                and_ln17_fu_253               |    0    |    0    |    8    |
|----------|----------------------------------------------|---------|---------|---------|
| submuladd|                  grp_fu_294                  |    1    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |              p_9_read_read_fu_76             |    0    |    0    |    0    |
|   read   |               p_read_read_fu_82              |    0    |    0    |    0    |
|          |              p_5_read_read_fu_88             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  sitofp  |                  grp_fu_108                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   ddiv   |                  grp_fu_116                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  uitodp  |                  grp_fu_120                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  sitodp  |                  grp_fu_124                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               sext_ln14_fu_127               |    0    |    0    |    0    |
|   sext   |              sext_ln1311_fu_185              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i_cast_cast_cast_fu_197   |    0    |    0    |    0    |
|          |               sext_ln15_fu_290               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|partselect|                 tmp_2_fu_136                 |    0    |    0    |    0    |
|          |                 tmp_1_fu_229                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   trunc  |                 tmp_3_fu_146                 |    0    |    0    |    0    |
|          |               trunc_ln15_fu_276              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                mantissa_fu_150               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               zext_ln68_fu_159               |    0    |    0    |    0    |
|          |               zext_ln510_fu_163              |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_201 |    0    |    0    |    0    |
|   zext   |               zext_ln662_fu_225              |    0    |    0    |    0    |
|          |              zext_ln17_1_fu_258              |    0    |    0    |    0    |
|          |               zext_ln17_fu_268               |    0    |    0    |    0    |
|          |               zext_ln15_fu_280               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
| bitselect|                 isNeg_fu_172                 |    0    |    0    |    0    |
|          |                  tmp_fu_217                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    4    |   760   |   1608  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   add_reg_325   |   64   |
|  conv6_reg_320  |   64   |
|p_11_addr_reg_330|    4   |
|  p_read_reg_315 |   64   |
|sext_ln14_reg_305|   32   |
|sext_ln15_reg_366|   32   |
| sub_ln17_reg_351|   10   |
|  tmp_2_reg_335  |   11   |
|  tmp_3_reg_341  |   52   |
|    v_reg_310    |   64   |
| xor_ln15_reg_361|    9   |
| xor_ln16_reg_346|    8   |
|zext_ln17_reg_356|   10   |
+-----------------+--------+
|      Total      |   424  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_108    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_120    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_124    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_271    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   186  ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   760  |  1608  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   424  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    7   |  1184  |  1653  |
+-----------+--------+--------+--------+--------+
