##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for emFile_1_Clock_1
		4.3::Critical Path Report for timer_clock
		4.4::Critical Path Report for xbee_spi_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. xbee_spi_IntClock:R)
		5.2::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
		5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.4::Critical Path Report for (xbee_spi_IntClock:R vs. xbee_spi_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 93.27 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: emFile_1_Clock_1           | Frequency: 53.50 MHz  | Target: 24.00 MHz  | 
Clock: timer_clock                | Frequency: 37.05 MHz  | Target: 0.00 MHz   | 
Clock: xbee_spi_IntClock          | Frequency: 51.00 MHz  | Target: 0.50 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          xbee_spi_IntClock  41666.7          30945       N/A              N/A         N/A              N/A         N/A              N/A         
emFile_1_Clock_1   emFile_1_Clock_1   41666.7          22974       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock        timer_clock        1e+009           999973012   N/A              N/A         N/A              N/A         N/A              N/A         
xbee_spi_IntClock  xbee_spi_IntClock  2e+006           1980392     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase    
-----------------------  ------------  ------------------  
\emFile_1:miso0(0)_PAD\  17472         emFile_1_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name                Clock to Out  Clock Name:Phase             
-----------------------  ------------  ---------------------------  
RTC_SCL_1(0)_PAD:out     21882         CyBUS_CLK(fixed-function):R  
RTC_SDA_1(0)_PAD:out     21347         CyBUS_CLK(fixed-function):R  
\emFile_1:mosi0(0)_PAD\  33816         emFile_1_Clock_1:R           
\emFile_1:sclk0(0)_PAD\  24656         emFile_1_Clock_1:R           
xbee_mosi(0)_PAD         34184         xbee_spi_IntClock:R          
xbee_sclk(0)_PAD         24072         xbee_spi_IntClock:R          
xbee_ss(0)_PAD           25791         xbee_spi_IntClock:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 93.27 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_miso(0)/fb
Path End       : \xbee_spi:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \xbee_spi:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30945p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#48 vs. xbee_spi_IntClock:R#2)   41667
- Setup time                                                -3500
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_miso(0)/in_clock                                       iocell15            0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
xbee_miso(0)/fb                      iocell15        1953   1953  30945  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/route_si  datapathcell9   5269   7222  30945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for emFile_1_Clock_1
**********************************************
Clock: emFile_1_Clock_1
Frequency: 53.50 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15182
-------------------------------------   ----- 
End-of-path arrival time (ps)           15182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  22974  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell18     4180   9540  22974  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell18     3350  12890  22974  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell24     2292  15182  22974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell24         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 37.05 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973012p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22758
-------------------------------------   ----- 
End-of-path arrival time (ps)           22758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   5108  11028  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  16158  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  16158  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19458  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19458  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22758  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22758  999973012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for xbee_spi_IntClock
***********************************************
Clock: xbee_spi_IntClock
Frequency: 51.00 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \xbee_spi:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \xbee_spi:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 1980392p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16098
-------------------------------------   ----- 
End-of-path arrival time (ps)           16098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:sR8:Dp:u0\/so_comb          datapathcell9   5360   5360  1980392  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg_split\/main_3  macrocell17     4475   9835  1980392  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg_split\/q       macrocell17     3350  13185  1980392  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg\/main_0        macrocell37     2913  16098  1980392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg\/clock_0                      macrocell37         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. xbee_spi_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_miso(0)/fb
Path End       : \xbee_spi:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \xbee_spi:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30945p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#48 vs. xbee_spi_IntClock:R#2)   41667
- Setup time                                                -3500
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_miso(0)/in_clock                                       iocell15            0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
xbee_miso(0)/fb                      iocell15        1953   1953  30945  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/route_si  datapathcell9   5269   7222  30945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15182
-------------------------------------   ----- 
End-of-path arrival time (ps)           15182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  22974  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell18     4180   9540  22974  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell18     3350  12890  22974  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell24     2292  15182  22974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell24         0      0  RISE       1


5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973012p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22758
-------------------------------------   ----- 
End-of-path arrival time (ps)           22758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   5108  11028  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  16158  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  16158  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19458  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19458  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22758  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22758  999973012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (xbee_spi_IntClock:R vs. xbee_spi_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \xbee_spi:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \xbee_spi:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 1980392p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16098
-------------------------------------   ----- 
End-of-path arrival time (ps)           16098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:sR8:Dp:u0\/so_comb          datapathcell9   5360   5360  1980392  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg_split\/main_3  macrocell17     4475   9835  1980392  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg_split\/q       macrocell17     3350  13185  1980392  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg\/main_0        macrocell37     2913  16098  1980392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg\/clock_0                      macrocell37         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15182
-------------------------------------   ----- 
End-of-path arrival time (ps)           15182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  22974  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell18     4180   9540  22974  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell18     3350  12890  22974  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell24     2292  15182  22974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23155p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   5360   5360  22974  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      4004   9364  23155  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12714  23155  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell24     2287  15001  23155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile_1:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 25506p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15661
-------------------------------------   ----- 
End-of-path arrival time (ps)           15661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  25506  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/main_5          macrocell6      6425  10005  25506  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/q               macrocell6      3350  13355  25506  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/status_6           statusicell2    2306  15661  25506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/clock                       statusicell2        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 25927p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12890
-------------------------------------   ----- 
End-of-path arrival time (ps)           12890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2   count7cell      1940   1940  25927  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_2  macrocell2      3610   5550  25927  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell2      3350   8900  25927  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3990  12890  25927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 27901p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13266
-------------------------------------   ----- 
End-of-path arrival time (ps)           13266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell21    1250   1250  27532  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/main_2  macrocell4     6351   7601  27901  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/q       macrocell4     3350  10951  27901  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_0   statusicell1   2315  13266  27901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell1        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 28023p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10133
-------------------------------------   ----- 
End-of-path arrival time (ps)           10133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  28023  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_8              macrocell21     6553  10133  28023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 28264p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12903
-------------------------------------   ----- 
End-of-path arrival time (ps)           12903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2   count7cell     1940   1940  25927  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_2  macrocell2     3610   5550  25927  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell2     3350   8900  25927  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_3    statusicell1   4003  12903  28264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell1        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 28940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9217
-------------------------------------   ---- 
End-of-path arrival time (ps)           9217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  28023  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_8              macrocell20     5637   9217  28940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 28952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9205
-------------------------------------   ---- 
End-of-path arrival time (ps)           9205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  28023  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_8              macrocell19     5625   9205  28952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29309p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q            macrocell21     1250   1250  27532  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   5098   6348  29309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 29488p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8669
-------------------------------------   ---- 
End-of-path arrival time (ps)           8669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q        macrocell19   1250   1250  27036  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_0  macrocell27   7419   8669  29488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29542p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell1   5360   5360  22974  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell23     3255   8615  29542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 29542p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell1   5360   5360  22974  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell26     3255   8615  29542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell26         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5938
-------------------------------------   ---- 
End-of-path arrival time (ps)           5938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q            macrocell20     1250   1250  26897  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   4688   5938  29719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 30054p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8103
-------------------------------------   ---- 
End-of-path arrival time (ps)           8103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q          macrocell19   1250   1250  27036  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_0  macrocell28   6853   8103  30054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30068p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q            macrocell19     1250   1250  27036  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   4339   5589  30068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_1\/main_2
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 30095p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell21   1250   1250  27532  RISE       1
\emFile_1:Net_1\/main_2          macrocell22   6811   8061  30095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30320p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell27   1250   1250  26185  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_9  macrocell19   6587   7837  30320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 30337p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell27   1250   1250  26185  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_9  macrocell20   6569   7819  30337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_22\/main_2
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 30503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell21   1250   1250  27532  RISE       1
\emFile_1:Net_22\/main_2         macrocell29   6403   7653  30503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell29         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 30694p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7463
-------------------------------------   ---- 
End-of-path arrival time (ps)           7463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q          macrocell20   1250   1250  26897  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_1  macrocell28   6213   7463  30694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 30707p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q        macrocell20   1250   1250  26897  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_1  macrocell27   6199   7449  30707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_miso(0)/fb
Path End       : \xbee_spi:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \xbee_spi:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30945p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#48 vs. xbee_spi_IntClock:R#2)   41667
- Setup time                                                -3500
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_miso(0)/in_clock                                       iocell15            0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
xbee_miso(0)/fb                      iocell15        1953   1953  30945  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/route_si  datapathcell9   5269   7222  30945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7061
-------------------------------------   ---- 
End-of-path arrival time (ps)           7061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25927  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_5     macrocell27   5121   7061  31096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31111p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7046
-------------------------------------   ---- 
End-of-path arrival time (ps)           7046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26131  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_4     macrocell27   5106   7046  31111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31251p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25943  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_3     macrocell27   4966   6906  31251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31562p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26285  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_7     macrocell27   4655   6595  31562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31584p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6573
-------------------------------------   ---- 
End-of-path arrival time (ps)           6573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25927  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_5      macrocell19   4633   6573  31584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31584p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6573
-------------------------------------   ---- 
End-of-path arrival time (ps)           6573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25927  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_5    macrocell25   4633   6573  31584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31604p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25927  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_5      macrocell20   4613   6553  31604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31632p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q          macrocell21   1250   1250  27532  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_2  macrocell28   5274   6524  31632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6509
-------------------------------------   ---- 
End-of-path arrival time (ps)           6509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q        macrocell21   1250   1250  27532  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_2  macrocell27   5259   6509  31648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26601  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_6     macrocell27   4496   6436  31721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31769p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25943  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_3      macrocell19   4448   6388  31769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31769p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25943  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_3    macrocell25   4448   6388  31769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26285  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_7      macrocell19   4291   6231  31926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26285  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_7    macrocell25   4291   6231  31926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26285  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_7      macrocell20   4278   6218  31939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26131  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_4      macrocell19   4277   6217  31940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26131  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_4    macrocell25   4277   6217  31940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32094p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell27   1250   1250  26185  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_9  macrocell21   4813   6063  32094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25943  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_3      macrocell20   4032   5972  32184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26131  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_4      macrocell20   4009   5949  32207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile_1:SPI0:BSPIM:BitCounter\/clock
Path slack     : 32210p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5396
-------------------------------------   ---- 
End-of-path arrival time (ps)           5396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell28   1250   1250  32210  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/enable  count7cell    4146   5396  32210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_1\/main_1
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 32223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell20   1250   1250  26897  RISE       1
\emFile_1:Net_1\/main_1          macrocell22   4684   5934  32223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32266p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5891
-------------------------------------   ---- 
End-of-path arrival time (ps)           5891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell21   1250   1250  27532  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_2  macrocell20   4641   5891  32266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32401p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell21   1250   1250  27532  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_2  macrocell19   4505   5755  32401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32401p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q         macrocell21   1250   1250  27532  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_2  macrocell25   4505   5755  32401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32411p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26601  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_6      macrocell19   3806   5746  32411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32411p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26601  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_6    macrocell25   3806   5746  32411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32421p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell21   1250   1250  27532  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell23   4486   5736  32421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_22\/main_0
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 32571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell19   1250   1250  27036  RISE       1
\emFile_1:Net_22\/main_0         macrocell29   4336   5586  32571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell29         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25927  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_5      macrocell21   3610   5550  32607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32622p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25943  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_3      macrocell21   3594   5534  32622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26601  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_6      macrocell20   3535   5475  32681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32689p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell19   1250   1250  27036  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_0  macrocell21   4218   5468  32689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_22\/main_1
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 32728p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell20   1250   1250  26897  RISE       1
\emFile_1:Net_22\/main_1         macrocell29   4179   5429  32728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell29         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32731p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell20   1250   1250  26897  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_1  macrocell21   4176   5426  32731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32810p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26131  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_4      macrocell21   3406   5346  32810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_1\/main_0
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 32867p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell19   1250   1250  27036  RISE       1
\emFile_1:Net_1\/main_0          macrocell22   4039   5289  32867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32964p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26285  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_7      macrocell21   3252   5192  32964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_22\/q
Path End       : \emFile_1:Net_22\/main_3
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_22\/q       macrocell29   1250   1250  33131  RISE       1
\emFile_1:Net_22\/main_3  macrocell29   3776   5026  33131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell29         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33168p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell21   1250   1250  27532  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_2  macrocell21   3739   4989  33168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33281p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26601  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_6      macrocell21   2936   4876  33281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33637p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell20   1250   1250  26897  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell23   3269   4519  33637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33642p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell20   1250   1250  26897  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_1  macrocell19   3264   4514  33642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33642p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q         macrocell20   1250   1250  26897  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_1  macrocell25   3264   4514  33642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33659p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell20   1250   1250  26897  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_1  macrocell20   3248   4498  33659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33821p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell19   1250   1250  27036  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_0  macrocell19   3086   4336  33821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33821p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q         macrocell19   1250   1250  27036  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_0  macrocell25   3086   4336  33821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33826p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell19   1250   1250  27036  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell23   3081   4331  33826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33945p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell19   1250   1250  27036  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_0  macrocell20   2962   4212  33945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell28   1250   1250  32210  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_3  macrocell28   2619   3869  34288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q       macrocell27   1250   1250  26185  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_8  macrocell27   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_1\/q
Path End       : \emFile_1:Net_1\/main_3
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell22         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_1\/q       macrocell22   1250   1250  34323  RISE       1
\emFile_1:Net_1\/main_3  macrocell22   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell22         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell26   1250   1250  34607  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell23   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/q       macrocell23   1250   1250  34610  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell23   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:load_cond\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:load_cond\/q       macrocell25   1250   1250  34618  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_8  macrocell25   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \xbee_spi:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \xbee_spi:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 1980392p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16098
-------------------------------------   ----- 
End-of-path arrival time (ps)           16098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:sR8:Dp:u0\/so_comb          datapathcell9   5360   5360  1980392  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg_split\/main_3  macrocell17     4475   9835  1980392  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg_split\/q       macrocell17     3350  13185  1980392  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg\/main_0        macrocell37     2913  16098  1980392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \xbee_spi:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \xbee_spi:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 1981744p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14746
-------------------------------------   ----- 
End-of-path arrival time (ps)           14746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:sR8:Dp:u0\/so_comb            datapathcell9   5360   5360  1980392  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell14     3739   9099  1981744  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg_split_1\/q       macrocell14     3350  12449  1981744  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg\/main_1          macrocell37     2297  14746  1981744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_pre_reg\/clock_0                      macrocell37         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_4
Path End       : \xbee_spi:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \xbee_spi:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1982892p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -2850
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14258
-------------------------------------   ----- 
End-of-path arrival time (ps)           14258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_4   count7cell      1940   1940  1982892  RISE       1
\xbee_spi:BSPIM:load_rx_data\/main_0  macrocell9      3986   5926  1982892  RISE       1
\xbee_spi:BSPIM:load_rx_data\/q       macrocell9      3350   9276  1982892  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/f1_load    datapathcell9   4982  14258  1982892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_4
Path End       : \xbee_spi:BSPIM:RxStsReg\/status_6
Capture Clock  : \xbee_spi:BSPIM:RxStsReg\/clock
Path slack     : 1983481p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16019
-------------------------------------   ----- 
End-of-path arrival time (ps)           16019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_4  count7cell     1940   1940  1982892  RISE       1
\xbee_spi:BSPIM:rx_status_6\/main_0  macrocell13    6539   8479  1983481  RISE       1
\xbee_spi:BSPIM:rx_status_6\/q       macrocell13    3350  11829  1983481  RISE       1
\xbee_spi:BSPIM:RxStsReg\/status_6   statusicell6   4191  16019  1983481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:RxStsReg\/clock                            statusicell6        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_2\/q
Path End       : \xbee_spi:BSPIM:cnt_enable\/main_0
Capture Clock  : \xbee_spi:BSPIM:cnt_enable\/clock_0
Path slack     : 1984551p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11939
-------------------------------------   ----- 
End-of-path arrival time (ps)           11939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_2\/q          macrocell33   1250   1250  1984551  RISE       1
\xbee_spi:BSPIM:cnt_enable\/main_0  macrocell41  10689  11939  1984551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:cnt_enable\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_4
Path End       : \xbee_spi:BSPIM:TxStsReg\/status_3
Capture Clock  : \xbee_spi:BSPIM:TxStsReg\/clock
Path slack     : 1984673p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14827
-------------------------------------   ----- 
End-of-path arrival time (ps)           14827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_4   count7cell     1940   1940  1982892  RISE       1
\xbee_spi:BSPIM:load_rx_data\/main_0  macrocell9     3986   5926  1982892  RISE       1
\xbee_spi:BSPIM:load_rx_data\/q       macrocell9     3350   9276  1982892  RISE       1
\xbee_spi:BSPIM:TxStsReg\/status_3    statusicell5   5550  14827  1984673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:TxStsReg\/clock                            statusicell5        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_0\/q
Path End       : \xbee_spi:BSPIM:TxStsReg\/status_0
Capture Clock  : \xbee_spi:BSPIM:TxStsReg\/clock
Path slack     : 1984710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14790
-------------------------------------   ----- 
End-of-path arrival time (ps)           14790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_0\/q           macrocell35    1250   1250  1983617  RISE       1
\xbee_spi:BSPIM:tx_status_0\/main_2  macrocell11    5984   7234  1984710  RISE       1
\xbee_spi:BSPIM:tx_status_0\/q       macrocell11    3350  10584  1984710  RISE       1
\xbee_spi:BSPIM:TxStsReg\/status_0   statusicell5   4206  14790  1984710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:TxStsReg\/clock                            statusicell5        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_0\/q
Path End       : Net_273/main_3
Capture Clock  : Net_273/clock_0
Path slack     : 1984717p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11773
-------------------------------------   ----- 
End-of-path arrival time (ps)           11773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_0\/q  macrocell35   1250   1250  1983617  RISE       1
Net_273/main_3              macrocell31  10523  11773  1984717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_273/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_1\/q
Path End       : \xbee_spi:BSPIM:state_2\/main_1
Capture Clock  : \xbee_spi:BSPIM:state_2\/clock_0
Path slack     : 1985101p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11389
-------------------------------------   ----- 
End-of-path arrival time (ps)           11389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_1\/q       macrocell34   1250   1250  1980784  RISE       1
\xbee_spi:BSPIM:state_2\/main_1  macrocell33  10139  11389  1985101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_1\/q
Path End       : \xbee_spi:BSPIM:ld_ident\/main_1
Capture Clock  : \xbee_spi:BSPIM:ld_ident\/clock_0
Path slack     : 1985101p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11389
-------------------------------------   ----- 
End-of-path arrival time (ps)           11389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_1\/q        macrocell34   1250   1250  1980784  RISE       1
\xbee_spi:BSPIM:ld_ident\/main_1  macrocell40  10139  11389  1985101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_1\/q
Path End       : \xbee_spi:BSPIM:state_0\/main_1
Capture Clock  : \xbee_spi:BSPIM:state_0\/clock_0
Path slack     : 1985120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11370
-------------------------------------   ----- 
End-of-path arrival time (ps)           11370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_1\/q       macrocell34   1250   1250  1980784  RISE       1
\xbee_spi:BSPIM:state_0\/main_1  macrocell35  10120  11370  1985120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_2\/q
Path End       : Net_273/main_1
Capture Clock  : Net_273/clock_0
Path slack     : 1985322p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11168
-------------------------------------   ----- 
End-of-path arrival time (ps)           11168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_2\/q  macrocell33   1250   1250  1984551  RISE       1
Net_273/main_1              macrocell31   9918  11168  1985322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_273/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_0\/q
Path End       : \xbee_spi:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \xbee_spi:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1985331p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8659
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_0\/q            macrocell35     1250   1250  1983617  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell9   7409   8659  1985331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_2\/q
Path End       : \xbee_spi:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \xbee_spi:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1985413p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8577
-------------------------------------   ---- 
End-of-path arrival time (ps)           8577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_2\/q            macrocell33     1250   1250  1984551  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell9   7327   8577  1985413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_0\/q
Path End       : \xbee_spi:BSPIM:cnt_enable\/main_2
Capture Clock  : \xbee_spi:BSPIM:cnt_enable\/clock_0
Path slack     : 1986032p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_0\/q          macrocell35   1250   1250  1983617  RISE       1
\xbee_spi:BSPIM:cnt_enable\/main_2  macrocell41   9208  10458  1986032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:cnt_enable\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_1\/q
Path End       : \xbee_spi:BSPIM:cnt_enable\/main_1
Capture Clock  : \xbee_spi:BSPIM:cnt_enable\/clock_0
Path slack     : 1986557p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9933
-------------------------------------   ---- 
End-of-path arrival time (ps)           9933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_1\/q          macrocell34   1250   1250  1980784  RISE       1
\xbee_spi:BSPIM:cnt_enable\/main_1  macrocell41   8683   9933  1986557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:cnt_enable\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_2\/q
Path End       : \xbee_spi:BSPIM:load_cond\/main_0
Capture Clock  : \xbee_spi:BSPIM:load_cond\/clock_0
Path slack     : 1987211p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_2\/q         macrocell33   1250   1250  1984551  RISE       1
\xbee_spi:BSPIM:load_cond\/main_0  macrocell38   8029   9279  1987211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:load_cond\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_2\/q
Path End       : \xbee_spi:BSPIM:state_1\/main_0
Capture Clock  : \xbee_spi:BSPIM:state_1\/clock_0
Path slack     : 1987222p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_2\/q       macrocell33   1250   1250  1984551  RISE       1
\xbee_spi:BSPIM:state_1\/main_0  macrocell34   8018   9268  1987222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_1\/q
Path End       : Net_273/main_2
Capture Clock  : Net_273/clock_0
Path slack     : 1987318p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9172
-------------------------------------   ---- 
End-of-path arrival time (ps)           9172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_1\/q  macrocell34   1250   1250  1980784  RISE       1
Net_273/main_2              macrocell31   7922   9172  1987318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_273/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_4
Path End       : \xbee_spi:BSPIM:state_1\/main_3
Capture Clock  : \xbee_spi:BSPIM:state_1\/clock_0
Path slack     : 1987465p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9025
-------------------------------------   ---- 
End-of-path arrival time (ps)           9025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982892  RISE       1
\xbee_spi:BSPIM:state_1\/main_3      macrocell34   7085   9025  1987465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_0\/q
Path End       : \xbee_spi:BSPIM:state_1\/main_2
Capture Clock  : \xbee_spi:BSPIM:state_1\/clock_0
Path slack     : 1987833p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8657
-------------------------------------   ---- 
End-of-path arrival time (ps)           8657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_0\/q       macrocell35   1250   1250  1983617  RISE       1
\xbee_spi:BSPIM:state_1\/main_2  macrocell34   7407   8657  1987833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_0\/q
Path End       : \xbee_spi:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \xbee_spi:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 1987853p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8637
-------------------------------------   ---- 
End-of-path arrival time (ps)           8637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_0\/q           macrocell35   1250   1250  1983617  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/main_2  macrocell36   7387   8637  1987853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_0\/q
Path End       : \xbee_spi:BSPIM:load_cond\/main_2
Capture Clock  : \xbee_spi:BSPIM:load_cond\/clock_0
Path slack     : 1987865p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8625
-------------------------------------   ---- 
End-of-path arrival time (ps)           8625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_0\/q         macrocell35   1250   1250  1983617  RISE       1
\xbee_spi:BSPIM:load_cond\/main_2  macrocell38   7375   8625  1987865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:load_cond\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \xbee_spi:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \xbee_spi:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 1988155p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:sR8:Dp:u0\/so_comb   datapathcell9   5360   5360  1980392  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/main_3  macrocell36     2975   8335  1988155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \xbee_spi:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \xbee_spi:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 1988155p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:sR8:Dp:u0\/so_comb        datapathcell9   5360   5360  1980392  RISE       1
\xbee_spi:BSPIM:mosi_from_dp_reg\/main_0  macrocell39     2975   8335  1988155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_from_dp_reg\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \xbee_spi:BSPIM:state_2\/main_8
Capture Clock  : \xbee_spi:BSPIM:state_2\/clock_0
Path slack     : 1988237p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8253
-------------------------------------   ---- 
End-of-path arrival time (ps)           8253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1988237  RISE       1
\xbee_spi:BSPIM:state_2\/main_8              macrocell33     4673   8253  1988237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \xbee_spi:BSPIM:state_0\/main_8
Capture Clock  : \xbee_spi:BSPIM:state_0\/clock_0
Path slack     : 1988242p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8248
-------------------------------------   ---- 
End-of-path arrival time (ps)           8248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1988237  RISE       1
\xbee_spi:BSPIM:state_0\/main_8              macrocell35     4668   8248  1988242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:cnt_enable\/q
Path End       : \xbee_spi:BSPIM:BitCounter\/enable
Capture Clock  : \xbee_spi:BSPIM:BitCounter\/clock
Path slack     : 1988289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -4060
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7651
-------------------------------------   ---- 
End-of-path arrival time (ps)           7651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:cnt_enable\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:cnt_enable\/q       macrocell41   1250   1250  1988289  RISE       1
\xbee_spi:BSPIM:BitCounter\/enable  count7cell    6401   7651  1988289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_4
Path End       : \xbee_spi:BSPIM:load_cond\/main_3
Capture Clock  : \xbee_spi:BSPIM:load_cond\/clock_0
Path slack     : 1988455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8035
-------------------------------------   ---- 
End-of-path arrival time (ps)           8035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982892  RISE       1
\xbee_spi:BSPIM:load_cond\/main_3    macrocell38   6095   8035  1988455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:load_cond\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_1\/q
Path End       : \xbee_spi:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \xbee_spi:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1988536p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_1\/q            macrocell34     1250   1250  1980784  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell9   4204   5454  1988536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_2\/q
Path End       : \xbee_spi:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \xbee_spi:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 1988597p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_2\/q           macrocell33   1250   1250  1984551  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/main_0  macrocell36   6643   7893  1988597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_1\/q
Path End       : Net_272/main_2
Capture Clock  : Net_272/clock_0
Path slack     : 1988734p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_1\/q  macrocell34   1250   1250  1980784  RISE       1
Net_272/main_2              macrocell30   6506   7756  1988734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_4
Path End       : \xbee_spi:BSPIM:state_2\/main_3
Capture Clock  : \xbee_spi:BSPIM:state_2\/clock_0
Path slack     : 1988902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982892  RISE       1
\xbee_spi:BSPIM:state_2\/main_3      macrocell33   5648   7588  1988902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_4
Path End       : \xbee_spi:BSPIM:ld_ident\/main_3
Capture Clock  : \xbee_spi:BSPIM:ld_ident\/clock_0
Path slack     : 1988902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982892  RISE       1
\xbee_spi:BSPIM:ld_ident\/main_3     macrocell40   5648   7588  1988902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_4
Path End       : \xbee_spi:BSPIM:state_0\/main_3
Capture Clock  : \xbee_spi:BSPIM:state_0\/clock_0
Path slack     : 1988908p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7582
-------------------------------------   ---- 
End-of-path arrival time (ps)           7582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982892  RISE       1
\xbee_spi:BSPIM:state_0\/main_3      macrocell35   5642   7582  1988908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_0\/q
Path End       : \xbee_spi:BSPIM:state_2\/main_2
Capture Clock  : \xbee_spi:BSPIM:state_2\/clock_0
Path slack     : 1989069p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_0\/q       macrocell35   1250   1250  1983617  RISE       1
\xbee_spi:BSPIM:state_2\/main_2  macrocell33   6171   7421  1989069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_0\/q
Path End       : \xbee_spi:BSPIM:ld_ident\/main_2
Capture Clock  : \xbee_spi:BSPIM:ld_ident\/clock_0
Path slack     : 1989069p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_0\/q        macrocell35   1250   1250  1983617  RISE       1
\xbee_spi:BSPIM:ld_ident\/main_2  macrocell40   6171   7421  1989069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_3
Path End       : \xbee_spi:BSPIM:state_1\/main_4
Capture Clock  : \xbee_spi:BSPIM:state_1\/clock_0
Path slack     : 1989106p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           7384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1983765  RISE       1
\xbee_spi:BSPIM:state_1\/main_4      macrocell34   5444   7384  1989106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_0\/q
Path End       : Net_272/main_3
Capture Clock  : Net_272/clock_0
Path slack     : 1989244p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_0\/q  macrocell35   1250   1250  1983617  RISE       1
Net_272/main_3              macrocell30   5996   7246  1989244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_0
Path End       : \xbee_spi:BSPIM:state_0\/main_7
Capture Clock  : \xbee_spi:BSPIM:state_0\/clock_0
Path slack     : 1989358p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1983657  RISE       1
\xbee_spi:BSPIM:state_0\/main_7      macrocell35   5192   7132  1989358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_1
Path End       : \xbee_spi:BSPIM:state_1\/main_6
Capture Clock  : \xbee_spi:BSPIM:state_1\/clock_0
Path slack     : 1989387p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1984240  RISE       1
\xbee_spi:BSPIM:state_1\/main_6      macrocell34   5163   7103  1989387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \xbee_spi:BSPIM:state_1\/main_8
Capture Clock  : \xbee_spi:BSPIM:state_1\/clock_0
Path slack     : 1989401p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7089
-------------------------------------   ---- 
End-of-path arrival time (ps)           7089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:sR8:Dp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1988237  RISE       1
\xbee_spi:BSPIM:state_1\/main_8              macrocell34     3509   7089  1989401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_2
Path End       : \xbee_spi:BSPIM:state_1\/main_5
Capture Clock  : \xbee_spi:BSPIM:state_1\/clock_0
Path slack     : 1989432p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1984266  RISE       1
\xbee_spi:BSPIM:state_1\/main_5      macrocell34   5118   7058  1989432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_3
Path End       : \xbee_spi:BSPIM:load_cond\/main_4
Capture Clock  : \xbee_spi:BSPIM:load_cond\/clock_0
Path slack     : 1989674p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1983765  RISE       1
\xbee_spi:BSPIM:load_cond\/main_4    macrocell38   4876   6816  1989674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:load_cond\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_0
Path End       : \xbee_spi:BSPIM:state_2\/main_7
Capture Clock  : \xbee_spi:BSPIM:state_2\/clock_0
Path slack     : 1990319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1983657  RISE       1
\xbee_spi:BSPIM:state_2\/main_7      macrocell33   4231   6171  1990319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_0
Path End       : \xbee_spi:BSPIM:ld_ident\/main_7
Capture Clock  : \xbee_spi:BSPIM:ld_ident\/clock_0
Path slack     : 1990319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1983657  RISE       1
\xbee_spi:BSPIM:ld_ident\/main_7     macrocell40   4231   6171  1990319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_1
Path End       : \xbee_spi:BSPIM:load_cond\/main_6
Capture Clock  : \xbee_spi:BSPIM:load_cond\/clock_0
Path slack     : 1990386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1984240  RISE       1
\xbee_spi:BSPIM:load_cond\/main_6    macrocell38   4164   6104  1990386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:load_cond\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_2
Path End       : \xbee_spi:BSPIM:load_cond\/main_5
Capture Clock  : \xbee_spi:BSPIM:load_cond\/clock_0
Path slack     : 1990414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1984266  RISE       1
\xbee_spi:BSPIM:load_cond\/main_5    macrocell38   4136   6076  1990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:load_cond\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_3
Path End       : \xbee_spi:BSPIM:state_2\/main_4
Capture Clock  : \xbee_spi:BSPIM:state_2\/clock_0
Path slack     : 1990447p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1983765  RISE       1
\xbee_spi:BSPIM:state_2\/main_4      macrocell33   4103   6043  1990447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_3
Path End       : \xbee_spi:BSPIM:ld_ident\/main_4
Capture Clock  : \xbee_spi:BSPIM:ld_ident\/clock_0
Path slack     : 1990447p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1983765  RISE       1
\xbee_spi:BSPIM:ld_ident\/main_4     macrocell40   4103   6043  1990447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:ld_ident\/q
Path End       : \xbee_spi:BSPIM:state_1\/main_9
Capture Clock  : \xbee_spi:BSPIM:state_1\/clock_0
Path slack     : 1990477p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:ld_ident\/q      macrocell40   1250   1250  1985756  RISE       1
\xbee_spi:BSPIM:state_1\/main_9  macrocell34   4763   6013  1990477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_3
Path End       : \xbee_spi:BSPIM:state_0\/main_4
Capture Clock  : \xbee_spi:BSPIM:state_0\/clock_0
Path slack     : 1990518p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1983765  RISE       1
\xbee_spi:BSPIM:state_0\/main_4      macrocell35   4032   5972  1990518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_0\/q
Path End       : \xbee_spi:BSPIM:state_0\/main_2
Capture Clock  : \xbee_spi:BSPIM:state_0\/clock_0
Path slack     : 1990578p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_0\/q       macrocell35   1250   1250  1983617  RISE       1
\xbee_spi:BSPIM:state_0\/main_2  macrocell35   4662   5912  1990578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_1\/q
Path End       : \xbee_spi:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \xbee_spi:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 1990624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_1\/q           macrocell34   1250   1250  1980784  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/main_1  macrocell36   4616   5866  1990624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_2
Path End       : \xbee_spi:BSPIM:state_2\/main_5
Capture Clock  : \xbee_spi:BSPIM:state_2\/clock_0
Path slack     : 1990655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1984266  RISE       1
\xbee_spi:BSPIM:state_2\/main_5      macrocell33   3895   5835  1990655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_2
Path End       : \xbee_spi:BSPIM:ld_ident\/main_5
Capture Clock  : \xbee_spi:BSPIM:ld_ident\/clock_0
Path slack     : 1990655p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1984266  RISE       1
\xbee_spi:BSPIM:ld_ident\/main_5     macrocell40   3895   5835  1990655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_2
Path End       : \xbee_spi:BSPIM:state_0\/main_5
Capture Clock  : \xbee_spi:BSPIM:state_0\/clock_0
Path slack     : 1990670p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1984266  RISE       1
\xbee_spi:BSPIM:state_0\/main_5      macrocell35   3880   5820  1990670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_0
Path End       : \xbee_spi:BSPIM:state_1\/main_7
Capture Clock  : \xbee_spi:BSPIM:state_1\/clock_0
Path slack     : 1990737p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1983657  RISE       1
\xbee_spi:BSPIM:state_1\/main_7      macrocell34   3813   5753  1990737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_0
Path End       : \xbee_spi:BSPIM:load_cond\/main_7
Capture Clock  : \xbee_spi:BSPIM:load_cond\/clock_0
Path slack     : 1990753p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1983657  RISE       1
\xbee_spi:BSPIM:load_cond\/main_7    macrocell38   3797   5737  1990753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:load_cond\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_1
Path End       : \xbee_spi:BSPIM:state_2\/main_6
Capture Clock  : \xbee_spi:BSPIM:state_2\/clock_0
Path slack     : 1990969p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1984240  RISE       1
\xbee_spi:BSPIM:state_2\/main_6      macrocell33   3581   5521  1990969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_1
Path End       : \xbee_spi:BSPIM:ld_ident\/main_6
Capture Clock  : \xbee_spi:BSPIM:ld_ident\/clock_0
Path slack     : 1990969p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1984240  RISE       1
\xbee_spi:BSPIM:ld_ident\/main_6     macrocell40   3581   5521  1990969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:BitCounter\/count_1
Path End       : \xbee_spi:BSPIM:state_0\/main_6
Capture Clock  : \xbee_spi:BSPIM:state_0\/clock_0
Path slack     : 1990993p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           5497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1984240  RISE       1
\xbee_spi:BSPIM:state_0\/main_6      macrocell35   3557   5497  1990993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_1\/q
Path End       : \xbee_spi:BSPIM:load_cond\/main_1
Capture Clock  : \xbee_spi:BSPIM:load_cond\/clock_0
Path slack     : 1991042p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_1\/q         macrocell34   1250   1250  1980784  RISE       1
\xbee_spi:BSPIM:load_cond\/main_1  macrocell38   4198   5448  1991042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:load_cond\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_2\/q
Path End       : Net_272/main_1
Capture Clock  : Net_272/clock_0
Path slack     : 1991110p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_2\/q  macrocell33   1250   1250  1984551  RISE       1
Net_272/main_1              macrocell30   4130   5380  1991110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_1\/q
Path End       : \xbee_spi:BSPIM:state_1\/main_1
Capture Clock  : \xbee_spi:BSPIM:state_1\/clock_0
Path slack     : 1991189p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_1\/q       macrocell34   1250   1250  1980784  RISE       1
\xbee_spi:BSPIM:state_1\/main_1  macrocell34   4051   5301  1991189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_1\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_273/q
Path End       : Net_273/main_0
Capture Clock  : Net_273/clock_0
Path slack     : 1991395p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_273/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_273/q       macrocell31   1250   1250  1991395  RISE       1
Net_273/main_0  macrocell31   3845   5095  1991395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_273/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : Net_272/main_0
Capture Clock  : Net_272/clock_0
Path slack     : 1991459p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_272/q       macrocell30   1250   1250  1991459  RISE       1
Net_272/main_0  macrocell30   3781   5031  1991459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:cnt_enable\/q
Path End       : \xbee_spi:BSPIM:cnt_enable\/main_3
Capture Clock  : \xbee_spi:BSPIM:cnt_enable\/clock_0
Path slack     : 1991754p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:cnt_enable\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:cnt_enable\/q       macrocell41   1250   1250  1988289  RISE       1
\xbee_spi:BSPIM:cnt_enable\/main_3  macrocell41   3486   4736  1991754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:cnt_enable\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:ld_ident\/q
Path End       : \xbee_spi:BSPIM:state_0\/main_9
Capture Clock  : \xbee_spi:BSPIM:state_0\/clock_0
Path slack     : 1992149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:ld_ident\/q      macrocell40   1250   1250  1985756  RISE       1
\xbee_spi:BSPIM:state_0\/main_9  macrocell35   3091   4341  1992149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:ld_ident\/q
Path End       : \xbee_spi:BSPIM:state_2\/main_9
Capture Clock  : \xbee_spi:BSPIM:state_2\/clock_0
Path slack     : 1992150p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:ld_ident\/q      macrocell40   1250   1250  1985756  RISE       1
\xbee_spi:BSPIM:state_2\/main_9  macrocell33   3090   4340  1992150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:ld_ident\/q
Path End       : \xbee_spi:BSPIM:ld_ident\/main_8
Capture Clock  : \xbee_spi:BSPIM:ld_ident\/clock_0
Path slack     : 1992150p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:ld_ident\/q       macrocell40   1250   1250  1985756  RISE       1
\xbee_spi:BSPIM:ld_ident\/main_8  macrocell40   3090   4340  1992150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_2\/q
Path End       : \xbee_spi:BSPIM:state_0\/main_0
Capture Clock  : \xbee_spi:BSPIM:state_0\/clock_0
Path slack     : 1992345p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_2\/q       macrocell33   1250   1250  1984551  RISE       1
\xbee_spi:BSPIM:state_0\/main_0  macrocell35   2895   4145  1992345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_0\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_2\/q
Path End       : \xbee_spi:BSPIM:state_2\/main_0
Capture Clock  : \xbee_spi:BSPIM:state_2\/clock_0
Path slack     : 1992349p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_2\/q       macrocell33   1250   1250  1984551  RISE       1
\xbee_spi:BSPIM:state_2\/main_0  macrocell33   2891   4141  1992349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:state_2\/q
Path End       : \xbee_spi:BSPIM:ld_ident\/main_0
Capture Clock  : \xbee_spi:BSPIM:ld_ident\/clock_0
Path slack     : 1992349p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:state_2\/q        macrocell33   1250   1250  1984551  RISE       1
\xbee_spi:BSPIM:ld_ident\/main_0  macrocell40   2891   4141  1992349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:ld_ident\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:mosi_from_dp_reg\/q
Path End       : \xbee_spi:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \xbee_spi:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 1992941p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_from_dp_reg\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:mosi_from_dp_reg\/q  macrocell39   1250   1250  1992941  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/main_5  macrocell36   2299   3549  1992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:mosi_hs_reg\/q
Path End       : \xbee_spi:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \xbee_spi:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 1992942p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:mosi_hs_reg\/q       macrocell36   1250   1250  1992942  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/main_4  macrocell36   2298   3548  1992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:mosi_hs_reg\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_spi:BSPIM:load_cond\/q
Path End       : \xbee_spi:BSPIM:load_cond\/main_8
Capture Clock  : \xbee_spi:BSPIM:load_cond\/clock_0
Path slack     : 1992952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (xbee_spi_IntClock:R#1 vs. xbee_spi_IntClock:R#2)   2000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:load_cond\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\xbee_spi:BSPIM:load_cond\/q       macrocell38   1250   1250  1992952  RISE       1
\xbee_spi:BSPIM:load_cond\/main_8  macrocell38   2288   3538  1992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\xbee_spi:BSPIM:load_cond\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973012p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22758
-------------------------------------   ----- 
End-of-path arrival time (ps)           22758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   5108  11028  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  16158  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  16158  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19458  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19458  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22758  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22758  999973012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999976312p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19458
-------------------------------------   ----- 
End-of-path arrival time (ps)           19458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   5108  11028  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  16158  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  16158  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19458  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19458  999976312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell4       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999978499p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17271
-------------------------------------   ----- 
End-of-path arrival time (ps)           17271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   4131   8841  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13971  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13971  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  17271  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  17271  999978499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999978560p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17210
-------------------------------------   ----- 
End-of-path arrival time (ps)           17210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell6    760    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell7      0    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell7   1210   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell8      0   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell8   2740   4710  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell6   4070   8780  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell6   5130  13910  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell7      0  13910  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell7   3300  17210  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell8      0  17210  999978560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell8       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999979612p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16158
-------------------------------------   ----- 
End-of-path arrival time (ps)           16158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   5108  11028  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  16158  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  16158  999979612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell3       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999981799p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13971
-------------------------------------   ----- 
End-of-path arrival time (ps)           13971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   4131   8841  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13971  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13971  999981799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999981860p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13910
-------------------------------------   ----- 
End-of-path arrival time (ps)           13910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell6    760    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell7      0    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell7   1210   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell8      0   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell8   2740   4710  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell6   4070   8780  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell6   5130  13910  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell7      0  13910  999981860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell7       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \sd_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999981869p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17631
-------------------------------------   ----- 
End-of-path arrival time (ps)           17631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT      slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  999978499  RISE       1
\sd_timer:TimerUDB:status_tc\/main_1         macrocell16      6693  11403  999981869  RISE       1
\sd_timer:TimerUDB:status_tc\/q              macrocell16      3350  14753  999981869  RISE       1
\sd_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2878  17631  999981869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:rstSts:stsreg\/clock                    statusicell7        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999982365p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell3   5655  11575  999982365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell3       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999982912p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11028
-------------------------------------   ----- 
End-of-path arrival time (ps)           11028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   5108  11028  999982912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \millis_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984651p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14849
-------------------------------------   ----- 
End-of-path arrival time (ps)           14849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell2    760    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell3      0    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell3   1210   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell4      0   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell4   1210   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell5      0   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell5   2740   5920  999973012  RISE       1
\millis_timer:TimerUDB:status_tc\/main_1         macrocell7      3268   9188  999984651  RISE       1
\millis_timer:TimerUDB:status_tc\/q              macrocell7      3350  12538  999984651  RISE       1
\millis_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2311  14849  999984651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999984751p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9189
-------------------------------------   ---- 
End-of-path arrival time (ps)           9189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell5   3269   9189  999984751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999984767p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9173
-------------------------------------   ---- 
End-of-path arrival time (ps)           9173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973012  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell4   3253   9173  999984767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell4       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999985048p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   4182   8892  999985048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 999985099p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   4131   8841  999985099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_637/main_1
Capture Clock  : Net_637/clock_0
Path slack     : 999985101p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11389
-------------------------------------   ----- 
End-of-path arrival time (ps)           11389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT      slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  999978499  RISE       1
Net_637/main_1                               macrocell42      6679  11389  999985101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_637/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 999985160p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell6    760    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell7      0    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell7   1210   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell8      0   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell8   2740   4710  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell6   4070   8780  999985160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999985162p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8778
-------------------------------------   ---- 
End-of-path arrival time (ps)           8778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell6    760    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell7      0    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell7   1210   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell8      0   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell8   2740   4710  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell7   4068   8778  999985162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell7       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999985596p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8344
-------------------------------------   ---- 
End-of-path arrival time (ps)           8344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  999978499  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3634   8344  999985596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \time_refresh_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999986181p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13319
-------------------------------------   ----- 
End-of-path arrival time (ps)           13319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell6    760    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell7      0    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell7   1210   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell8      0   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell8   2740   4710  999978560  RISE       1
\time_refresh_timer:TimerUDB:status_tc\/main_1         macrocell8      3004   7714  999986181  RISE       1
\time_refresh_timer:TimerUDB:status_tc\/q              macrocell8      3350  11064  999986181  RISE       1
\time_refresh_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2255  13319  999986181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:rstSts:stsreg\/clock          statusicell4        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999986241p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell6    760    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell7      0    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell7   1210   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell8      0   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell8   2740   4710  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell8   2989   7699  999986241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell8       0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999987271p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6669
-------------------------------------   ---- 
End-of-path arrival time (ps)           6669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999977917  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell3   5459   6669  999987271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell3       0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999987817p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999977917  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell2   4913   6123  999987817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999988537p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999981987  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   4193   5403  999988537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell12      0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_637/main_0
Capture Clock  : Net_637/clock_0
Path slack     : 999988577p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7913
-------------------------------------   ---- 
End-of-path arrival time (ps)           7913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  999981987  RISE       1
Net_637/main_0                                          macrocell42    6703   7913  999988577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_637/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 999988587p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999981987  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   4143   5353  999988587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999988803p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999982205  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell7   3927   5137  999988803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/clock        datapathcell7       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 999988805p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999982205  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell6   3925   5135  999988805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_235/main_1
Capture Clock  : Net_235/clock_0
Path slack     : 999988908p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7582
-------------------------------------   ---- 
End-of-path arrival time (ps)           7582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell6    760    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell7      0    760  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell7   1210   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell8      0   1970  999978560  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell8   2740   4710  999978560  RISE       1
Net_235/main_1                                         macrocell32     2872   7582  999988908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_235/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \sd_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \sd_timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 999989095p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999981987  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   3635   4845  999989095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999989634p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999977917  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell5   3096   4306  999989634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999989757p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999977917  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell4   2973   4183  999989757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell4       0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \time_refresh_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \time_refresh_timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 999989870p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999982205  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell8   2860   4070  999989870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT24:timerdp:u2\/clock        datapathcell8       0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_235/main_0
Capture Clock  : Net_235/clock_0
Path slack     : 999992245p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  999982205  RISE       1
Net_235/main_0                                                    macrocell32    3035   4245  999992245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_235/clock_0                                            macrocell32         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

