[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Tue Jan 11 10:30:43 2022
[*]
[dumpfile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/module_testbenches/cpu_top/dump.vcd"
[dumpfile_mtime] "Tue Jan 11 10:27:57 2022"
[dumpfile_size] 175995
[savefile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/module_testbenches/cpu_top/config.gtkw"
[timestart] 2076
[size] 1775 954
[pos] -1 -1
*-9.000000 3050 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb.
[treeopen] tb.top0.
[sst_width] 234
[signals_width] 254
[sst_expanded] 1
[sst_vpaned_height] 269
@28
tb.CLK
tb.RSTb
@22
tb.memory_address[15:0]
tb.memory_in[15:0]
tb.memory_out[15:0]
@28
tb.memory_ready
tb.memory_valid
tb.memory_wr
@200
-
@22
tb.top0.port_address[15:0]
@28
tb.top0.port_rd
tb.top0.port_wr
@22
tb.top0.port_out[15:0]
@200
-
@28
tb.top0.stall
tb.top0.stall_end
tb.top0.stall_start
tb.top0.cpu_haz0.stall_count_r[2:0]
tb.top0.cpu_pip0.stall_mask_count_r[1:0]
tb.top0.cpu_pip0.stall_mask_count_r_next[1:0]
tb.top0.hazard1
tb.top0.cpu_haz0.hazard
@200
-
@22
tb.top0.cpu_pip0.pipeline_stage0[15:0]
tb.top0.cpu_pip0.pipeline_stage1[15:0]
tb.top0.cpu_pip0.pipeline_stage2[15:0]
tb.top0.cpu_pip0.pipeline_stage3[15:0]
tb.top0.cpu_pip0.pipeline_stage4[15:0]
@28
tb.top0.cpu_pip0.is_executing
@22
tb.top0.cpu_mem0.cpu_state_r[3:0]
tb.top0.cpu_mem0.addr_r[15:0]
tb.top0.cpu_mem0.next_addr_r[15:0]
@28
tb.top0.cpu_pip0.mask_count_r[1:0]
@200
-
@22
tb.top0.cpu_dec0.regA_sel[3:0]
tb.top0.cpu_dec0.regB_sel[3:0]
@200
-
@22
tb.top0.alu0.aluOut[15:0]
tb.top0.alu0.A[15:0]
tb.top0.alu0.B[15:0]
tb.top0.alu0.lslOp[15:0]
@23
tb.top0.alu0.aluOp[4:0]
@200
-
@22
tb.top0.reg0.\regFileA[0][15:0]
tb.top0.reg0.\regFileA[1][15:0]
tb.top0.reg0.\regFileA[2][15:0]
tb.top0.reg0.\regFileA[3][15:0]
tb.top0.reg0.\regFileA[4][15:0]
tb.top0.reg0.\regFileA[5][15:0]
tb.top0.reg0.\regFileA[6][15:0]
tb.top0.reg0.\regFileA[7][15:0]
tb.top0.reg0.\regFileA[8][15:0]
tb.top0.reg0.\regFileA[9][15:0]
tb.top0.reg0.\regFileA[10][15:0]
tb.top0.reg0.\regFileA[11][15:0]
tb.top0.reg0.\regFileA[12][15:0]
tb.top0.reg0.\regFileA[13][15:0]
tb.top0.reg0.\regFileA[14][15:0]
tb.top0.reg0.\regFileA[15][15:0]
@200
-
-
@22
tb.top0.cpu_haz0.regA_sel0[3:0]
tb.top0.cpu_haz0.regB_sel0[3:0]
[pattern_trace] 1
[pattern_trace] 0
