// Seed: 330281192
module module_0 (
    input tri0 id_0,
    output uwire module_0,
    input wor id_2,
    output tri id_3,
    output tri0 id_4,
    input uwire id_5,
    input wor id_6,
    input tri void id_7,
    input tri id_8,
    input tri1 id_9,
    input supply0 id_10,
    input uwire id_11,
    input supply0 id_12,
    input tri1 id_13
);
endmodule
module module_1 #(
    parameter id_1 = 32'd80
) (
    output tri1  id_0,
    output tri1  _id_1,
    output wor   id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  assign id_2 = id_4;
  wire id_6 [id_1 : 1];
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_2,
      id_0,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4
  );
  assign id_6 = id_7;
  wire id_8;
  wire id_9;
endmodule
