

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_91_3'
================================================================
* Date:           Mon May 13 18:48:01 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.593 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.424 us|  0.424 us|   53|   53|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_3  |       51|       51|         7|          4|          1|    12|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body55.0.split"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [receiver.cpp:91]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i_1" [receiver.cpp:91]   --->   Operation 14 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_1, i32 3, i32 6" [receiver.cpp:91]   --->   Operation 15 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%delay_line_I_addr = getelementptr i18 %delay_line_I, i64 0, i64 %i_2_cast" [receiver.cpp:93]   --->   Operation 16 'getelementptr' 'delay_line_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%delay_line_I_load = load i7 %delay_line_I_addr" [receiver.cpp:93]   --->   Operation 17 'load' 'delay_line_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%h_addr = getelementptr i16 %h, i64 0, i64 %i_2_cast" [receiver.cpp:93]   --->   Operation 18 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%h_load = load i7 %h_addr" [receiver.cpp:93]   --->   Operation 19 'load' 'h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%delay_line_Q_addr = getelementptr i18 %delay_line_Q, i64 0, i64 %i_2_cast" [receiver.cpp:94]   --->   Operation 20 'getelementptr' 'delay_line_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%delay_line_Q_load = load i7 %delay_line_Q_addr" [receiver.cpp:94]   --->   Operation 21 'load' 'delay_line_Q_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln91 = or i7 %i_1, i7 1" [receiver.cpp:91]   --->   Operation 22 'or' 'or_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.87ns)   --->   "%icmp_ln91 = icmp_ult  i7 %or_ln91, i7 97" [receiver.cpp:91]   --->   Operation 23 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.end74.exitStub, void %for.body55.1" [receiver.cpp:91]   --->   Operation 24 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i7 %or_ln91" [receiver.cpp:91]   --->   Operation 25 'zext' 'zext_ln91_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%delay_line_I_addr_1 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln91_1" [receiver.cpp:93]   --->   Operation 26 'getelementptr' 'delay_line_I_addr_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%delay_line_I_load_1 = load i7 %delay_line_I_addr_1" [receiver.cpp:93]   --->   Operation 27 'load' 'delay_line_I_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%h_addr_1 = getelementptr i16 %h, i64 0, i64 %zext_ln91_1" [receiver.cpp:93]   --->   Operation 28 'getelementptr' 'h_addr_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%h_load_1 = load i7 %h_addr_1" [receiver.cpp:93]   --->   Operation 29 'load' 'h_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_1 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln91_1" [receiver.cpp:94]   --->   Operation 30 'getelementptr' 'delay_line_Q_addr_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%delay_line_Q_load_1 = load i7 %delay_line_Q_addr_1" [receiver.cpp:94]   --->   Operation 31 'load' 'delay_line_Q_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%delay_line_I_load = load i7 %delay_line_I_addr" [receiver.cpp:93]   --->   Operation 32 'load' 'delay_line_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 33 [1/2] (3.25ns)   --->   "%h_load = load i7 %h_addr" [receiver.cpp:93]   --->   Operation 33 'load' 'h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%delay_line_Q_load = load i7 %delay_line_Q_addr" [receiver.cpp:94]   --->   Operation 34 'load' 'delay_line_Q_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%delay_line_I_load_1 = load i7 %delay_line_I_addr_1" [receiver.cpp:93]   --->   Operation 35 'load' 'delay_line_I_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%h_load_1 = load i7 %h_addr_1" [receiver.cpp:93]   --->   Operation 36 'load' 'h_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%delay_line_Q_load_1 = load i7 %delay_line_Q_addr_1" [receiver.cpp:94]   --->   Operation 37 'load' 'delay_line_Q_load_1' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln91_1 = or i7 %i_1, i7 2" [receiver.cpp:91]   --->   Operation 38 'or' 'or_ln91_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i7 %or_ln91_1" [receiver.cpp:93]   --->   Operation 39 'zext' 'zext_ln93' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%delay_line_I_addr_2 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93" [receiver.cpp:93]   --->   Operation 40 'getelementptr' 'delay_line_I_addr_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%delay_line_I_load_2 = load i7 %delay_line_I_addr_2" [receiver.cpp:93]   --->   Operation 41 'load' 'delay_line_I_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%h_addr_2 = getelementptr i16 %h, i64 0, i64 %zext_ln93" [receiver.cpp:93]   --->   Operation 42 'getelementptr' 'h_addr_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%h_load_2 = load i7 %h_addr_2" [receiver.cpp:93]   --->   Operation 43 'load' 'h_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_2 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93" [receiver.cpp:94]   --->   Operation 44 'getelementptr' 'delay_line_Q_addr_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%delay_line_Q_load_2 = load i7 %delay_line_Q_addr_2" [receiver.cpp:94]   --->   Operation 45 'load' 'delay_line_Q_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln91_2 = or i7 %i_1, i7 3" [receiver.cpp:91]   --->   Operation 46 'or' 'or_ln91_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i7 %or_ln91_2" [receiver.cpp:93]   --->   Operation 47 'zext' 'zext_ln93_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%delay_line_I_addr_3 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_1" [receiver.cpp:93]   --->   Operation 48 'getelementptr' 'delay_line_I_addr_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%delay_line_I_load_3 = load i7 %delay_line_I_addr_3" [receiver.cpp:93]   --->   Operation 49 'load' 'delay_line_I_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%h_addr_3 = getelementptr i16 %h, i64 0, i64 %zext_ln93_1" [receiver.cpp:93]   --->   Operation 50 'getelementptr' 'h_addr_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%h_load_3 = load i7 %h_addr_3" [receiver.cpp:93]   --->   Operation 51 'load' 'h_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_3 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_1" [receiver.cpp:94]   --->   Operation 52 'getelementptr' 'delay_line_Q_addr_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%delay_line_Q_load_3 = load i7 %delay_line_Q_addr_3" [receiver.cpp:94]   --->   Operation 53 'load' 'delay_line_Q_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>

State 3 <SV = 2> <Delay = 5.59>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i18 %delay_line_I_load" [receiver.cpp:93]   --->   Operation 54 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i16 %h_load" [receiver.cpp:93]   --->   Operation 55 'sext' 'sext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (5.59ns)   --->   "%mul_ln93 = mul i34 %sext_ln93_1, i34 %sext_ln93" [receiver.cpp:93]   --->   Operation 56 'mul' 'mul_ln93' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 57 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i18 %delay_line_Q_load" [receiver.cpp:94]   --->   Operation 58 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (5.59ns)   --->   "%mul_ln94 = mul i34 %sext_ln94, i34 %sext_ln93_1" [receiver.cpp:94]   --->   Operation 59 'mul' 'mul_ln94' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 60 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln93_2 = sext i18 %delay_line_I_load_1" [receiver.cpp:93]   --->   Operation 61 'sext' 'sext_ln93_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln93_3 = sext i16 %h_load_1" [receiver.cpp:93]   --->   Operation 62 'sext' 'sext_ln93_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (5.59ns)   --->   "%mul_ln93_1 = mul i34 %sext_ln93_3, i34 %sext_ln93_2" [receiver.cpp:93]   --->   Operation 63 'mul' 'mul_ln93_1' <Predicate = (icmp_ln91)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_1, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 64 'partselect' 'trunc_ln93_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln94_1 = sext i18 %delay_line_Q_load_1" [receiver.cpp:94]   --->   Operation 65 'sext' 'sext_ln94_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (5.59ns)   --->   "%mul_ln94_1 = mul i34 %sext_ln94_1, i34 %sext_ln93_3" [receiver.cpp:94]   --->   Operation 66 'mul' 'mul_ln94_1' <Predicate = (icmp_ln91)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_1, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 67 'partselect' 'trunc_ln94_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (3.25ns)   --->   "%delay_line_I_load_2 = load i7 %delay_line_I_addr_2" [receiver.cpp:93]   --->   Operation 68 'load' 'delay_line_I_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 69 [1/2] (3.25ns)   --->   "%h_load_2 = load i7 %h_addr_2" [receiver.cpp:93]   --->   Operation 69 'load' 'h_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%delay_line_Q_load_2 = load i7 %delay_line_Q_addr_2" [receiver.cpp:94]   --->   Operation 70 'load' 'delay_line_Q_load_2' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 71 [1/2] (3.25ns)   --->   "%delay_line_I_load_3 = load i7 %delay_line_I_addr_3" [receiver.cpp:93]   --->   Operation 71 'load' 'delay_line_I_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%h_load_3 = load i7 %h_addr_3" [receiver.cpp:93]   --->   Operation 72 'load' 'h_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_3 : Operation 73 [1/2] (3.25ns)   --->   "%delay_line_Q_load_3 = load i7 %delay_line_Q_addr_3" [receiver.cpp:94]   --->   Operation 73 'load' 'delay_line_Q_load_3' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln91_3 = or i7 %i_1, i7 4" [receiver.cpp:91]   --->   Operation 74 'or' 'or_ln91_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i7 %or_ln91_3" [receiver.cpp:93]   --->   Operation 75 'zext' 'zext_ln93_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%delay_line_I_addr_4 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_2" [receiver.cpp:93]   --->   Operation 76 'getelementptr' 'delay_line_I_addr_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%delay_line_I_load_4 = load i7 %delay_line_I_addr_4" [receiver.cpp:93]   --->   Operation 77 'load' 'delay_line_I_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%h_addr_4 = getelementptr i16 %h, i64 0, i64 %zext_ln93_2" [receiver.cpp:93]   --->   Operation 78 'getelementptr' 'h_addr_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%h_load_4 = load i7 %h_addr_4" [receiver.cpp:93]   --->   Operation 79 'load' 'h_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_4 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_2" [receiver.cpp:94]   --->   Operation 80 'getelementptr' 'delay_line_Q_addr_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%delay_line_Q_load_4 = load i7 %delay_line_Q_addr_4" [receiver.cpp:94]   --->   Operation 81 'load' 'delay_line_Q_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln91_4 = or i7 %i_1, i7 5" [receiver.cpp:91]   --->   Operation 82 'or' 'or_ln91_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln93_3 = zext i7 %or_ln91_4" [receiver.cpp:93]   --->   Operation 83 'zext' 'zext_ln93_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%delay_line_I_addr_5 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_3" [receiver.cpp:93]   --->   Operation 84 'getelementptr' 'delay_line_I_addr_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%delay_line_I_load_5 = load i7 %delay_line_I_addr_5" [receiver.cpp:93]   --->   Operation 85 'load' 'delay_line_I_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%h_addr_5 = getelementptr i16 %h, i64 0, i64 %zext_ln93_3" [receiver.cpp:93]   --->   Operation 86 'getelementptr' 'h_addr_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%h_load_5 = load i7 %h_addr_5" [receiver.cpp:93]   --->   Operation 87 'load' 'h_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_5 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_3" [receiver.cpp:94]   --->   Operation 88 'getelementptr' 'delay_line_Q_addr_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (3.25ns)   --->   "%delay_line_Q_load_5 = load i7 %delay_line_Q_addr_5" [receiver.cpp:94]   --->   Operation 89 'load' 'delay_line_Q_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>

State 4 <SV = 3> <Delay = 5.59>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [receiver.cpp:91]   --->   Operation 91 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i4 %lshr_ln1" [receiver.cpp:91]   --->   Operation 92 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%filt_I_addr = getelementptr i18 %filt_I, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 93 'getelementptr' 'filt_I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln1, i4 %filt_I_addr" [receiver.cpp:93]   --->   Operation 94 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%filt_Q_addr = getelementptr i18 %filt_Q, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 95 'getelementptr' 'filt_Q_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln2, i4 %filt_Q_addr" [receiver.cpp:94]   --->   Operation 96 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%filt_I_1_addr = getelementptr i18 %filt_I_1, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 98 'getelementptr' 'filt_I_1_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%filt_Q_1_addr = getelementptr i18 %filt_Q_1, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 99 'getelementptr' 'filt_Q_1_addr' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln93_4 = sext i18 %delay_line_I_load_2" [receiver.cpp:93]   --->   Operation 100 'sext' 'sext_ln93_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln93_5 = sext i16 %h_load_2" [receiver.cpp:93]   --->   Operation 101 'sext' 'sext_ln93_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (5.59ns)   --->   "%mul_ln93_2 = mul i34 %sext_ln93_5, i34 %sext_ln93_4" [receiver.cpp:93]   --->   Operation 102 'mul' 'mul_ln93_2' <Predicate = (icmp_ln91)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln93_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_2, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 103 'partselect' 'trunc_ln93_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln94_2 = sext i18 %delay_line_Q_load_2" [receiver.cpp:94]   --->   Operation 104 'sext' 'sext_ln94_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (5.59ns)   --->   "%mul_ln94_2 = mul i34 %sext_ln94_2, i34 %sext_ln93_5" [receiver.cpp:94]   --->   Operation 105 'mul' 'mul_ln94_2' <Predicate = (icmp_ln91)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln94_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_2, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 106 'partselect' 'trunc_ln94_2' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln93_6 = sext i18 %delay_line_I_load_3" [receiver.cpp:93]   --->   Operation 107 'sext' 'sext_ln93_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln93_7 = sext i16 %h_load_3" [receiver.cpp:93]   --->   Operation 108 'sext' 'sext_ln93_7' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (5.59ns)   --->   "%mul_ln93_3 = mul i34 %sext_ln93_7, i34 %sext_ln93_6" [receiver.cpp:93]   --->   Operation 109 'mul' 'mul_ln93_3' <Predicate = (icmp_ln91)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln93_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_3, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 110 'partselect' 'trunc_ln93_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln94_3 = sext i18 %delay_line_Q_load_3" [receiver.cpp:94]   --->   Operation 111 'sext' 'sext_ln94_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (5.59ns)   --->   "%mul_ln94_3 = mul i34 %sext_ln94_3, i34 %sext_ln93_7" [receiver.cpp:94]   --->   Operation 112 'mul' 'mul_ln94_3' <Predicate = (icmp_ln91)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln94_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_3, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 113 'partselect' 'trunc_ln94_3' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 114 [1/2] (3.25ns)   --->   "%delay_line_I_load_4 = load i7 %delay_line_I_addr_4" [receiver.cpp:93]   --->   Operation 114 'load' 'delay_line_I_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 115 [1/2] (3.25ns)   --->   "%h_load_4 = load i7 %h_addr_4" [receiver.cpp:93]   --->   Operation 115 'load' 'h_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_4 : Operation 116 [1/2] (3.25ns)   --->   "%delay_line_Q_load_4 = load i7 %delay_line_Q_addr_4" [receiver.cpp:94]   --->   Operation 116 'load' 'delay_line_Q_load_4' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 117 [1/2] (3.25ns)   --->   "%delay_line_I_load_5 = load i7 %delay_line_I_addr_5" [receiver.cpp:93]   --->   Operation 117 'load' 'delay_line_I_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 118 [1/2] (3.25ns)   --->   "%h_load_5 = load i7 %h_addr_5" [receiver.cpp:93]   --->   Operation 118 'load' 'h_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_4 : Operation 119 [1/2] (3.25ns)   --->   "%delay_line_Q_load_5 = load i7 %delay_line_Q_addr_5" [receiver.cpp:94]   --->   Operation 119 'load' 'delay_line_Q_load_5' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln91_5 = or i7 %i_1, i7 6" [receiver.cpp:91]   --->   Operation 120 'or' 'or_ln91_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln93_4 = zext i7 %or_ln91_5" [receiver.cpp:93]   --->   Operation 121 'zext' 'zext_ln93_4' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%delay_line_I_addr_6 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_4" [receiver.cpp:93]   --->   Operation 122 'getelementptr' 'delay_line_I_addr_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (3.25ns)   --->   "%delay_line_I_load_6 = load i7 %delay_line_I_addr_6" [receiver.cpp:93]   --->   Operation 123 'load' 'delay_line_I_load_6' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%h_addr_6 = getelementptr i16 %h, i64 0, i64 %zext_ln93_4" [receiver.cpp:93]   --->   Operation 124 'getelementptr' 'h_addr_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (3.25ns)   --->   "%h_load_6 = load i7 %h_addr_6" [receiver.cpp:93]   --->   Operation 125 'load' 'h_load_6' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_6 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_4" [receiver.cpp:94]   --->   Operation 126 'getelementptr' 'delay_line_Q_addr_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%delay_line_Q_load_6 = load i7 %delay_line_Q_addr_6" [receiver.cpp:94]   --->   Operation 127 'load' 'delay_line_Q_load_6' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln91_6 = or i7 %i_1, i7 7" [receiver.cpp:91]   --->   Operation 128 'or' 'or_ln91_6' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln93_5 = zext i7 %or_ln91_6" [receiver.cpp:93]   --->   Operation 129 'zext' 'zext_ln93_5' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%delay_line_I_addr_7 = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln93_5" [receiver.cpp:93]   --->   Operation 130 'getelementptr' 'delay_line_I_addr_7' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (3.25ns)   --->   "%delay_line_I_load_7 = load i7 %delay_line_I_addr_7" [receiver.cpp:93]   --->   Operation 131 'load' 'delay_line_I_load_7' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%h_addr_7 = getelementptr i16 %h, i64 0, i64 %zext_ln93_5" [receiver.cpp:93]   --->   Operation 132 'getelementptr' 'h_addr_7' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (3.25ns)   --->   "%h_load_7 = load i7 %h_addr_7" [receiver.cpp:93]   --->   Operation 133 'load' 'h_load_7' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_4 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_1, i4 %filt_I_1_addr" [receiver.cpp:93]   --->   Operation 134 'store' 'store_ln93' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_7 = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln93_5" [receiver.cpp:94]   --->   Operation 135 'getelementptr' 'delay_line_Q_addr_7' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 136 [2/2] (3.25ns)   --->   "%delay_line_Q_load_7 = load i7 %delay_line_Q_addr_7" [receiver.cpp:94]   --->   Operation 136 'load' 'delay_line_Q_load_7' <Predicate = (icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_4 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_1, i4 %filt_Q_1_addr" [receiver.cpp:94]   --->   Operation 137 'store' 'store_ln94' <Predicate = (icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_4 : Operation 138 [1/1] (1.87ns)   --->   "%add_ln91 = add i7 %i_1, i7 8" [receiver.cpp:91]   --->   Operation 138 'add' 'add_ln91' <Predicate = (icmp_ln91)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln91 = store i7 %add_ln91, i7 %i" [receiver.cpp:91]   --->   Operation 139 'store' 'store_ln91' <Predicate = (icmp_ln91)> <Delay = 1.58>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 199 'ret' 'ret_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.59>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%filt_I_2_addr = getelementptr i18 %filt_I_2, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 140 'getelementptr' 'filt_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%filt_Q_2_addr = getelementptr i18 %filt_Q_2, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 141 'getelementptr' 'filt_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%filt_I_3_addr = getelementptr i18 %filt_I_3, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 142 'getelementptr' 'filt_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%filt_Q_3_addr = getelementptr i18 %filt_Q_3, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 143 'getelementptr' 'filt_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln93_8 = sext i18 %delay_line_I_load_4" [receiver.cpp:93]   --->   Operation 144 'sext' 'sext_ln93_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln93_9 = sext i16 %h_load_4" [receiver.cpp:93]   --->   Operation 145 'sext' 'sext_ln93_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (5.59ns)   --->   "%mul_ln93_4 = mul i34 %sext_ln93_9, i34 %sext_ln93_8" [receiver.cpp:93]   --->   Operation 146 'mul' 'mul_ln93_4' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln93_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_4, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 147 'partselect' 'trunc_ln93_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln94_4 = sext i18 %delay_line_Q_load_4" [receiver.cpp:94]   --->   Operation 148 'sext' 'sext_ln94_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (5.59ns)   --->   "%mul_ln94_4 = mul i34 %sext_ln94_4, i34 %sext_ln93_9" [receiver.cpp:94]   --->   Operation 149 'mul' 'mul_ln94_4' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln94_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_4, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 150 'partselect' 'trunc_ln94_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln93_10 = sext i18 %delay_line_I_load_5" [receiver.cpp:93]   --->   Operation 151 'sext' 'sext_ln93_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln93_11 = sext i16 %h_load_5" [receiver.cpp:93]   --->   Operation 152 'sext' 'sext_ln93_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (5.59ns)   --->   "%mul_ln93_5 = mul i34 %sext_ln93_11, i34 %sext_ln93_10" [receiver.cpp:93]   --->   Operation 153 'mul' 'mul_ln93_5' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln93_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_5, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 154 'partselect' 'trunc_ln93_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln94_5 = sext i18 %delay_line_Q_load_5" [receiver.cpp:94]   --->   Operation 155 'sext' 'sext_ln94_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (5.59ns)   --->   "%mul_ln94_5 = mul i34 %sext_ln94_5, i34 %sext_ln93_11" [receiver.cpp:94]   --->   Operation 156 'mul' 'mul_ln94_5' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln94_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_5, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 157 'partselect' 'trunc_ln94_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/2] (3.25ns)   --->   "%delay_line_I_load_6 = load i7 %delay_line_I_addr_6" [receiver.cpp:93]   --->   Operation 158 'load' 'delay_line_I_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_5 : Operation 159 [1/2] (3.25ns)   --->   "%h_load_6 = load i7 %h_addr_6" [receiver.cpp:93]   --->   Operation 159 'load' 'h_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_5 : Operation 160 [1/2] (3.25ns)   --->   "%delay_line_Q_load_6 = load i7 %delay_line_Q_addr_6" [receiver.cpp:94]   --->   Operation 160 'load' 'delay_line_Q_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_5 : Operation 161 [1/2] (3.25ns)   --->   "%delay_line_I_load_7 = load i7 %delay_line_I_addr_7" [receiver.cpp:93]   --->   Operation 161 'load' 'delay_line_I_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_5 : Operation 162 [1/2] (3.25ns)   --->   "%h_load_7 = load i7 %h_addr_7" [receiver.cpp:93]   --->   Operation 162 'load' 'h_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 97> <ROM>
ST_5 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_2, i4 %filt_I_2_addr" [receiver.cpp:93]   --->   Operation 163 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_5 : Operation 164 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_3, i4 %filt_I_3_addr" [receiver.cpp:93]   --->   Operation 164 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_5 : Operation 165 [1/2] (3.25ns)   --->   "%delay_line_Q_load_7 = load i7 %delay_line_Q_addr_7" [receiver.cpp:94]   --->   Operation 165 'load' 'delay_line_Q_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_5 : Operation 166 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_2, i4 %filt_Q_2_addr" [receiver.cpp:94]   --->   Operation 166 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_5 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_3, i4 %filt_Q_3_addr" [receiver.cpp:94]   --->   Operation 167 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>

State 6 <SV = 5> <Delay = 5.59>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%filt_I_4_addr = getelementptr i18 %filt_I_4, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 168 'getelementptr' 'filt_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%filt_Q_4_addr = getelementptr i18 %filt_Q_4, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 169 'getelementptr' 'filt_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%filt_I_5_addr = getelementptr i18 %filt_I_5, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 170 'getelementptr' 'filt_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%filt_Q_5_addr = getelementptr i18 %filt_Q_5, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 171 'getelementptr' 'filt_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln93_12 = sext i18 %delay_line_I_load_6" [receiver.cpp:93]   --->   Operation 172 'sext' 'sext_ln93_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln93_13 = sext i16 %h_load_6" [receiver.cpp:93]   --->   Operation 173 'sext' 'sext_ln93_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (5.59ns)   --->   "%mul_ln93_6 = mul i34 %sext_ln93_13, i34 %sext_ln93_12" [receiver.cpp:93]   --->   Operation 174 'mul' 'mul_ln93_6' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln93_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_6, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 175 'partselect' 'trunc_ln93_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln94_6 = sext i18 %delay_line_Q_load_6" [receiver.cpp:94]   --->   Operation 176 'sext' 'sext_ln94_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (5.59ns)   --->   "%mul_ln94_6 = mul i34 %sext_ln94_6, i34 %sext_ln93_13" [receiver.cpp:94]   --->   Operation 177 'mul' 'mul_ln94_6' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln94_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_6, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 178 'partselect' 'trunc_ln94_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln93_14 = sext i18 %delay_line_I_load_7" [receiver.cpp:93]   --->   Operation 179 'sext' 'sext_ln93_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln93_15 = sext i16 %h_load_7" [receiver.cpp:93]   --->   Operation 180 'sext' 'sext_ln93_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (5.59ns)   --->   "%mul_ln93_7 = mul i34 %sext_ln93_15, i34 %sext_ln93_14" [receiver.cpp:93]   --->   Operation 181 'mul' 'mul_ln93_7' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln93_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln93_7, i32 16, i32 33" [receiver.cpp:93]   --->   Operation 182 'partselect' 'trunc_ln93_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_4, i4 %filt_I_4_addr" [receiver.cpp:93]   --->   Operation 183 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_6 : Operation 184 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_5, i4 %filt_I_5_addr" [receiver.cpp:93]   --->   Operation 184 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln94_7 = sext i18 %delay_line_Q_load_7" [receiver.cpp:94]   --->   Operation 185 'sext' 'sext_ln94_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (5.59ns)   --->   "%mul_ln94_7 = mul i34 %sext_ln94_7, i34 %sext_ln93_15" [receiver.cpp:94]   --->   Operation 186 'mul' 'mul_ln94_7' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln94_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln94_7, i32 16, i32 33" [receiver.cpp:94]   --->   Operation 187 'partselect' 'trunc_ln94_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_4, i4 %filt_Q_4_addr" [receiver.cpp:94]   --->   Operation 188 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_6 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_5, i4 %filt_Q_5_addr" [receiver.cpp:94]   --->   Operation 189 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%filt_I_6_addr = getelementptr i18 %filt_I_6, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 190 'getelementptr' 'filt_I_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%filt_Q_6_addr = getelementptr i18 %filt_Q_6, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 191 'getelementptr' 'filt_Q_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%filt_I_7_addr = getelementptr i18 %filt_I_7, i64 0, i64 %zext_ln91" [receiver.cpp:93]   --->   Operation 192 'getelementptr' 'filt_I_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_6, i4 %filt_I_6_addr" [receiver.cpp:93]   --->   Operation 193 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_7 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln93 = store i18 %trunc_ln93_7, i4 %filt_I_7_addr" [receiver.cpp:93]   --->   Operation 194 'store' 'store_ln93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%filt_Q_7_addr = getelementptr i18 %filt_Q_7, i64 0, i64 %zext_ln91" [receiver.cpp:94]   --->   Operation 195 'getelementptr' 'filt_Q_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_6, i4 %filt_Q_6_addr" [receiver.cpp:94]   --->   Operation 196 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_7 : Operation 197 [1/1] (2.32ns)   --->   "%store_ln94 = store i18 %trunc_ln94_7, i4 %filt_Q_7_addr" [receiver.cpp:94]   --->   Operation 197 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 13> <RAM>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body55.0.split" [receiver.cpp:91]   --->   Operation 198 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'alloca' operation ('i') [20]  (0.000 ns)
	'load' operation ('i', receiver.cpp:91) on local variable 'i' [24]  (0.000 ns)
	'or' operation ('or_ln91', receiver.cpp:91) [47]  (0.000 ns)
	'getelementptr' operation ('delay_line_I_addr_1', receiver.cpp:93) [53]  (0.000 ns)
	'load' operation ('delay_line_I_load_1', receiver.cpp:93) on array 'delay_line_I' [54]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('delay_line_I_load_1', receiver.cpp:93) on array 'delay_line_I' [54]  (3.254 ns)

 <State 3>: 5.593ns
The critical path consists of the following:
	'mul' operation ('mul_ln93_1', receiver.cpp:93) [59]  (5.593 ns)

 <State 4>: 5.593ns
The critical path consists of the following:
	'mul' operation ('mul_ln93_2', receiver.cpp:93) [76]  (5.593 ns)

 <State 5>: 5.593ns
The critical path consists of the following:
	'mul' operation ('mul_ln93_4', receiver.cpp:93) [110]  (5.593 ns)

 <State 6>: 5.593ns
The critical path consists of the following:
	'mul' operation ('mul_ln93_6', receiver.cpp:93) [144]  (5.593 ns)

 <State 7>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('filt_I_6_addr', receiver.cpp:93) [146]  (0.000 ns)
	'store' operation ('store_ln93', receiver.cpp:93) of variable 'trunc_ln93_6', receiver.cpp:93 on array 'filt_I_6' [169]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
