

================================================================
== Vivado HLS Report for 'dut_reshape'
================================================================
* Date:           Tue Oct 25 16:03:04 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1345|  1345|  1345|  1345|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1344|  1344|        42|          -|          -|    32|    no    |
        | + Loop 1.1      |    40|    40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |     8|     8|         2|          -|          -|     4|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	2  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	3  / (exitcond)
	5  / (!exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 1.57ns
:0  br label %.loopexit


 <State 2>: 3.51ns
ST_2: c [1/1] 0.00ns
.loopexit:0  %c = phi i6 [ 0, %0 ], [ %c_1, %.preheader3 ]

ST_2: c_cast2 [1/1] 0.00ns
.loopexit:1  %c_cast2 = zext i6 %c to i9

ST_2: exitcond2 [1/1] 1.94ns
.loopexit:2  %exitcond2 = icmp eq i6 %c, -32

ST_2: empty [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_2: c_1 [1/1] 1.72ns
.loopexit:4  %c_1 = add i6 %c, 1

ST_2: stg_12 [1/1] 1.57ns
.loopexit:5  br i1 %exitcond2, label %2, label %.preheader3

ST_2: stg_13 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.62ns
ST_3: y [1/1] 0.00ns
.preheader3:0  %y = phi i3 [ 0, %.loopexit ], [ %y_1, %.preheader ]

ST_3: exitcond1 [1/1] 1.62ns
.preheader3:1  %exitcond1 = icmp eq i3 %y, -4

ST_3: empty_8 [1/1] 0.00ns
.preheader3:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: y_1 [1/1] 0.80ns
.preheader3:3  %y_1 = add i3 %y, 1

ST_3: stg_18 [1/1] 0.00ns
.preheader3:4  br i1 %exitcond1, label %.loopexit, label %.preheader.preheader

ST_3: tmp [1/1] 0.00ns
.preheader.preheader:0  %tmp = trunc i3 %y to i2

ST_3: tmp_2 [1/1] 0.00ns
.preheader.preheader:1  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp, i2 0)

ST_3: stg_21 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader


 <State 4>: 3.51ns
ST_4: x [1/1] 0.00ns
.preheader:0  %x = phi i3 [ %x_1, %1 ], [ 0, %.preheader.preheader ]

ST_4: x_cast [1/1] 0.00ns
.preheader:1  %x_cast = zext i3 %x to i4

ST_4: exitcond [1/1] 1.62ns
.preheader:2  %exitcond = icmp eq i3 %x, -4

ST_4: empty_9 [1/1] 0.00ns
.preheader:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: x_1 [1/1] 0.80ns
.preheader:4  %x_1 = add i3 %x, 1

ST_4: stg_27 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %.preheader3, label %1

ST_4: tmp_4 [1/1] 0.80ns
:0  %tmp_4 = add i4 %x_cast, %tmp_2

ST_4: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_4, i5 0)

ST_4: o_index [1/1] 1.84ns
:2  %o_index = add i9 %tmp_5, %c_cast2

ST_4: tmp_1 [1/1] 0.00ns
:3  %tmp_1 = trunc i6 %c to i5

ST_4: i_index [1/1] 0.00ns
:4  %i_index = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_1, i4 %tmp_4)

ST_4: tmp_7 [1/1] 0.00ns
:5  %tmp_7 = zext i9 %i_index to i64

ST_4: input_addr [1/1] 0.00ns
:6  %input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %tmp_7

ST_4: input_load [2/2] 2.71ns
:7  %input_load = load i1* %input_addr, align 1


 <State 5>: 5.42ns
ST_5: input_load [1/2] 2.71ns
:7  %input_load = load i1* %input_addr, align 1

ST_5: tmp_8 [1/1] 0.00ns
:8  %tmp_8 = zext i9 %o_index to i64

ST_5: output_addr [1/1] 0.00ns
:9  %output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_8

ST_5: stg_39 [1/1] 2.71ns
:10  store i1 %input_load, i1* %output_addr, align 1

ST_5: stg_40 [1/1] 0.00ns
:11  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
