Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 11 19:09:25 2022
| Host         : LAPTOP-O3N8AFU4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Digital_timing_summary_routed.rpt -rpx top_Digital_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_Digital
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/clock_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/FSM_sequential_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_h_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_l_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/add_m_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/cmd_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_data_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FC/Inst_spi_ctrl/tx_enable_d_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0] (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: USBInterface/Inst_ft600_fifo245_core/SEC_SYS/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 264 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 85 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.289        0.000                      0                18383        0.061        0.000                      0                18362       -0.250       -0.250                       1                  9654  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
ADC_1_CLK_A_P                {0.000 1.142}        2.283           438.020         
  ADC_DESER1_n_1             {0.000 6.849}        15.981          62.574          
CLK_40_P                     {0.000 6.250}        25.000          40.000          
D_LVDS_DCLK                  {0.000 5.000}        6.250           160.000         
  clk_out3_DTClockGenerator  {5.000 11.250}       12.500          80.000          
    clkfbout_fast_clock      {5.000 11.250}       12.500          80.000          
  clk_out5_DTClockGenerator  {5.000 25.000}       40.000          25.000          
  clkfbout_DTClockGenerator  {5.000 8.125}        6.250           160.000         
clk_100                      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_0         {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0         {0.000 5.000}        10.000          100.000         
clk_ftdi                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_1_CLK_A_P                                                                                                                                                                  1.034        0.000                       0                    66  
  ADC_DESER1_n_1                  10.664        0.000                      0                 2710        0.108        0.000                      0                 2710        6.499        0.000                       0                  1390  
D_LVDS_DCLK                        0.289        0.000                      0                12095        0.061        0.000                      0                12095       -0.250       -0.250                       1                  6738  
  clk_out3_DTClockGenerator                                                                                                                                                    3.250        0.000                       0                     3  
    clkfbout_fast_clock                                                                                                                                                       11.091        0.000                       0                     3  
  clk_out5_DTClockGenerator                                                                                                                                                   38.592        0.000                       0                     2  
  clkfbout_DTClockGenerator                                                                                                                                                    4.841        0.000                       0                     3  
clk_100                            5.657        0.000                      0                  337        0.085        0.000                      0                  337        3.000        0.000                       0                   158  
  clk_out1_clk_wiz_0                                                                                                                                                           0.264        0.000                       0                     3  
  clk_out3_clk_wiz_0              35.532        0.000                      0                  509        0.090        0.000                      0                  509       19.600        0.000                       0                   208  
  clkfbout_clk_wiz_0                                                                                                                                                           8.929        0.000                       0                     2  
clk_ftdi                           4.795        0.000                      0                 2124        0.108        0.000                      0                 2124        4.600        0.000                       0                  1078  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ADC_DESER1_n_1      D_LVDS_DCLK              15.323        0.000                      0                    9                                                                        
clk_100             clk_out3_clk_wiz_0        5.331        0.000                      0                  284        0.171        0.000                      0                  284  
D_LVDS_DCLK         clk_ftdi                  5.467        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   ADC_DESER1_n_1      ADC_DESER1_n_1           14.849        0.000                      0                   38        0.274        0.000                      0                   38  
**async_default**   D_LVDS_DCLK         D_LVDS_DCLK               1.998        0.000                      0                  444        0.181        0.000                      0                  444  
**async_default**   clk_ftdi            clk_ftdi                  8.343        0.000                      0                   58        0.291        0.000                      0                   58  
**async_default**   clk_100             clk_out3_clk_wiz_0        5.849        0.000                      0                   41        1.372        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_A_P
  To Clock:  ADC_1_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_A_P
Waveform(ns):       { 0.000 1.142 }
Period(ns):         2.283
Sources:            { ADC_1_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.283       1.034      BUFIO_X1Y9     adcs/adc_interface1/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.283       1.034      BUFR_X1Y9      adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y110  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y110  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y109  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y109  adcs/adc_interface1/ADC_DESER1/pins[10].iserdese2_slave/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y120  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y120  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.283       1.213      ILOGIC_X1Y119  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.283       1.213      ILOGIC_X1Y119  adcs/adc_interface1/ADC_DESER1/pins[11].iserdese2_slave/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack       10.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.664ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B1/BLSlock_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.309ns (6.159%)  route 4.708ns (93.841%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 18.894 - 15.981 ) 
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.622     3.285    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X100Y117       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y117       FDRE (Prop_fdre_C_Q)         0.223     3.508 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.763     5.271    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X84Y128        LUT2 (Prop_lut2_I0_O)        0.043     5.314 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          2.237     7.551    adcs/adc_interface1/AF_B1/ssstart_bitsleep_reg
    SLICE_X94Y128        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B1/BLSlock_counter[31]_i_1__8/O
                         net (fo=32, routed)          0.708     8.302    adcs/adc_interface1/AF_B1/BLSlock_counter
    SLICE_X97Y124        FDRE                                         r  adcs/adc_interface1/AF_B1/BLSlock_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.558    18.894    adcs/adc_interface1/AF_B1/aaprog.serdes_ioreset_reg
    SLICE_X97Y124        FDRE                                         r  adcs/adc_interface1/AF_B1/BLSlock_counter_reg[1]/C
                         clock pessimism              0.308    19.202    
                         clock uncertainty           -0.035    19.167    
    SLICE_X97Y124        FDRE (Setup_fdre_C_CE)      -0.201    18.966    adcs/adc_interface1/AF_B1/BLSlock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 10.664    

Slack (MET) :             10.664ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B1/BLSlock_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.309ns (6.159%)  route 4.708ns (93.841%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 18.894 - 15.981 ) 
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.622     3.285    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X100Y117       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y117       FDRE (Prop_fdre_C_Q)         0.223     3.508 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.763     5.271    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X84Y128        LUT2 (Prop_lut2_I0_O)        0.043     5.314 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          2.237     7.551    adcs/adc_interface1/AF_B1/ssstart_bitsleep_reg
    SLICE_X94Y128        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B1/BLSlock_counter[31]_i_1__8/O
                         net (fo=32, routed)          0.708     8.302    adcs/adc_interface1/AF_B1/BLSlock_counter
    SLICE_X97Y124        FDRE                                         r  adcs/adc_interface1/AF_B1/BLSlock_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.558    18.894    adcs/adc_interface1/AF_B1/aaprog.serdes_ioreset_reg
    SLICE_X97Y124        FDRE                                         r  adcs/adc_interface1/AF_B1/BLSlock_counter_reg[2]/C
                         clock pessimism              0.308    19.202    
                         clock uncertainty           -0.035    19.167    
    SLICE_X97Y124        FDRE (Setup_fdre_C_CE)      -0.201    18.966    adcs/adc_interface1/AF_B1/BLSlock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 10.664    

Slack (MET) :             10.664ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B1/BLSlock_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.309ns (6.159%)  route 4.708ns (93.841%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 18.894 - 15.981 ) 
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.622     3.285    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X100Y117       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y117       FDRE (Prop_fdre_C_Q)         0.223     3.508 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.763     5.271    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X84Y128        LUT2 (Prop_lut2_I0_O)        0.043     5.314 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          2.237     7.551    adcs/adc_interface1/AF_B1/ssstart_bitsleep_reg
    SLICE_X94Y128        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B1/BLSlock_counter[31]_i_1__8/O
                         net (fo=32, routed)          0.708     8.302    adcs/adc_interface1/AF_B1/BLSlock_counter
    SLICE_X97Y124        FDRE                                         r  adcs/adc_interface1/AF_B1/BLSlock_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.558    18.894    adcs/adc_interface1/AF_B1/aaprog.serdes_ioreset_reg
    SLICE_X97Y124        FDRE                                         r  adcs/adc_interface1/AF_B1/BLSlock_counter_reg[3]/C
                         clock pessimism              0.308    19.202    
                         clock uncertainty           -0.035    19.167    
    SLICE_X97Y124        FDRE (Setup_fdre_C_CE)      -0.201    18.966    adcs/adc_interface1/AF_B1/BLSlock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 10.664    

Slack (MET) :             10.664ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B1/BLSlock_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.309ns (6.159%)  route 4.708ns (93.841%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 18.894 - 15.981 ) 
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.622     3.285    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X100Y117       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y117       FDRE (Prop_fdre_C_Q)         0.223     3.508 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.763     5.271    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X84Y128        LUT2 (Prop_lut2_I0_O)        0.043     5.314 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          2.237     7.551    adcs/adc_interface1/AF_B1/ssstart_bitsleep_reg
    SLICE_X94Y128        LUT6 (Prop_lut6_I2_O)        0.043     7.594 r  adcs/adc_interface1/AF_B1/BLSlock_counter[31]_i_1__8/O
                         net (fo=32, routed)          0.708     8.302    adcs/adc_interface1/AF_B1/BLSlock_counter
    SLICE_X97Y124        FDRE                                         r  adcs/adc_interface1/AF_B1/BLSlock_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.558    18.894    adcs/adc_interface1/AF_B1/aaprog.serdes_ioreset_reg
    SLICE_X97Y124        FDRE                                         r  adcs/adc_interface1/AF_B1/BLSlock_counter_reg[4]/C
                         clock pessimism              0.308    19.202    
                         clock uncertainty           -0.035    19.167    
    SLICE_X97Y124        FDRE (Setup_fdre_C_CE)      -0.201    18.966    adcs/adc_interface1/AF_B1/BLSlock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 10.664    

Slack (MET) :             10.700ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.309ns (6.188%)  route 4.685ns (93.812%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 18.907 - 15.981 ) 
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.622     3.285    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X100Y117       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y117       FDRE (Prop_fdre_C_Q)         0.223     3.508 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.763     5.271    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X84Y128        LUT2 (Prop_lut2_I0_O)        0.043     5.314 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          2.295     7.609    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X91Y119        LUT6 (Prop_lut6_I2_O)        0.043     7.652 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.627     8.279    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X87Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.571    18.907    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X87Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[5]/C
                         clock pessimism              0.308    19.215    
                         clock uncertainty           -0.035    19.180    
    SLICE_X87Y116        FDRE (Setup_fdre_C_CE)      -0.201    18.979    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.979    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                 10.700    

Slack (MET) :             10.700ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.309ns (6.188%)  route 4.685ns (93.812%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 18.907 - 15.981 ) 
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.622     3.285    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X100Y117       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y117       FDRE (Prop_fdre_C_Q)         0.223     3.508 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.763     5.271    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X84Y128        LUT2 (Prop_lut2_I0_O)        0.043     5.314 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          2.295     7.609    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X91Y119        LUT6 (Prop_lut6_I2_O)        0.043     7.652 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.627     8.279    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X87Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.571    18.907    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X87Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[6]/C
                         clock pessimism              0.308    19.215    
                         clock uncertainty           -0.035    19.180    
    SLICE_X87Y116        FDRE (Setup_fdre_C_CE)      -0.201    18.979    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.979    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                 10.700    

Slack (MET) :             10.700ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_B0/BLSlock_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.309ns (6.188%)  route 4.685ns (93.812%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.926ns = ( 18.907 - 15.981 ) 
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.622     3.285    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X100Y117       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y117       FDRE (Prop_fdre_C_Q)         0.223     3.508 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.763     5.271    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X84Y128        LUT2 (Prop_lut2_I0_O)        0.043     5.314 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          2.295     7.609    adcs/adc_interface1/AF_B0/ssstart_bitsleep_reg
    SLICE_X91Y119        LUT6 (Prop_lut6_I2_O)        0.043     7.652 r  adcs/adc_interface1/AF_B0/BLSlock_counter[31]_i_1__7/O
                         net (fo=32, routed)          0.627     8.279    adcs/adc_interface1/AF_B0/BLSlock_counter
    SLICE_X87Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.571    18.907    adcs/adc_interface1/AF_B0/aaprog.serdes_ioreset_reg
    SLICE_X87Y116        FDRE                                         r  adcs/adc_interface1/AF_B0/BLSlock_counter_reg[7]/C
                         clock pessimism              0.308    19.215    
                         clock uncertainty           -0.035    19.180    
    SLICE_X87Y116        FDRE (Setup_fdre_C_CE)      -0.201    18.979    adcs/adc_interface1/AF_B0/BLSlock_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.979    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                 10.700    

Slack (MET) :             10.711ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A0/BLSlock_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 0.309ns (6.208%)  route 4.669ns (93.792%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.921ns = ( 18.902 - 15.981 ) 
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.622     3.285    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X100Y117       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y117       FDRE (Prop_fdre_C_Q)         0.223     3.508 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.763     5.271    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X84Y128        LUT2 (Prop_lut2_I0_O)        0.043     5.314 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          2.111     7.425    adcs/adc_interface1/AF_A0/ssstart_bitsleep_reg
    SLICE_X96Y123        LUT6 (Prop_lut6_I2_O)        0.043     7.468 r  adcs/adc_interface1/AF_A0/BLSlock_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     8.263    adcs/adc_interface1/AF_A0/BLSlock_counter
    SLICE_X96Y116        FDRE                                         r  adcs/adc_interface1/AF_A0/BLSlock_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566    18.902    adcs/adc_interface1/AF_A0/aaprog.serdes_ioreset_reg
    SLICE_X96Y116        FDRE                                         r  adcs/adc_interface1/AF_A0/BLSlock_counter_reg[1]/C
                         clock pessimism              0.308    19.210    
                         clock uncertainty           -0.035    19.175    
    SLICE_X96Y116        FDRE (Setup_fdre_C_CE)      -0.201    18.974    adcs/adc_interface1/AF_A0/BLSlock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                 10.711    

Slack (MET) :             10.711ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A0/BLSlock_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 0.309ns (6.208%)  route 4.669ns (93.792%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.921ns = ( 18.902 - 15.981 ) 
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.622     3.285    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X100Y117       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y117       FDRE (Prop_fdre_C_Q)         0.223     3.508 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.763     5.271    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X84Y128        LUT2 (Prop_lut2_I0_O)        0.043     5.314 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          2.111     7.425    adcs/adc_interface1/AF_A0/ssstart_bitsleep_reg
    SLICE_X96Y123        LUT6 (Prop_lut6_I2_O)        0.043     7.468 r  adcs/adc_interface1/AF_A0/BLSlock_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     8.263    adcs/adc_interface1/AF_A0/BLSlock_counter
    SLICE_X96Y116        FDRE                                         r  adcs/adc_interface1/AF_A0/BLSlock_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566    18.902    adcs/adc_interface1/AF_A0/aaprog.serdes_ioreset_reg
    SLICE_X96Y116        FDRE                                         r  adcs/adc_interface1/AF_A0/BLSlock_counter_reg[2]/C
                         clock pessimism              0.308    19.210    
                         clock uncertainty           -0.035    19.175    
    SLICE_X96Y116        FDRE (Setup_fdre_C_CE)      -0.201    18.974    adcs/adc_interface1/AF_A0/BLSlock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                 10.711    

Slack (MET) :             10.711ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/AF_A0/BLSlock_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 0.309ns (6.208%)  route 4.669ns (93.792%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.921ns = ( 18.902 - 15.981 ) 
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.622     3.285    adcs/adc_interface1/AF_B3/aaprog.serdes_ioreset_reg
    SLICE_X100Y117       FDRE                                         r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y117       FDRE (Prop_fdre_C_Q)         0.223     3.508 r  adcs/adc_interface1/AF_B3/ssstart_bitsleep_reg/Q
                         net (fo=33, routed)          1.763     5.271    adcs/adc_interface1/AF_B3/ssstart_bitsleep
    SLICE_X84Y128        LUT2 (Prop_lut2_I0_O)        0.043     5.314 r  adcs/adc_interface1/AF_B3/BLSlock_counter[31]_i_3__14/O
                         net (fo=32, routed)          2.111     7.425    adcs/adc_interface1/AF_A0/ssstart_bitsleep_reg
    SLICE_X96Y123        LUT6 (Prop_lut6_I2_O)        0.043     7.468 r  adcs/adc_interface1/AF_A0/BLSlock_counter[31]_i_1/O
                         net (fo=32, routed)          0.795     8.263    adcs/adc_interface1/AF_A0/BLSlock_counter
    SLICE_X96Y116        FDRE                                         r  adcs/adc_interface1/AF_A0/BLSlock_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.566    18.902    adcs/adc_interface1/AF_A0/aaprog.serdes_ioreset_reg
    SLICE_X96Y116        FDRE                                         r  adcs/adc_interface1/AF_A0/BLSlock_counter_reg[3]/C
                         clock pessimism              0.308    19.210    
                         clock uncertainty           -0.035    19.175    
    SLICE_X96Y116        FDRE (Setup_fdre_C_CE)      -0.201    18.974    adcs/adc_interface1/AF_A0/BLSlock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                 10.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.264     1.362    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y123       FDRE (Prop_fdre_C_Q)         0.100     1.462 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     1.517    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X109Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.244     1.362    
    SLICE_X109Y123       FDRE (Hold_fdre_C_D)         0.047     1.409    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.265     1.363    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_fdre_C_Q)         0.100     1.463 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     1.518    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X107Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.300     1.608    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.245     1.363    
    SLICE_X107Y122       FDRE (Hold_fdre_C_D)         0.047     1.410    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.264     1.362    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.100     1.462 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.057     1.519    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X106Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.244     1.362    
    SLICE_X106Y123       FDRE (Hold_fdre_C_D)         0.047     1.409    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.264     1.362    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y123       FDRE (Prop_fdre_C_Q)         0.100     1.462 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.517    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X109Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.244     1.362    
    SLICE_X109Y123       FDRE (Hold_fdre_C_D)         0.044     1.406    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.265     1.363    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_fdre_C_Q)         0.100     1.463 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     1.518    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X107Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.300     1.608    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y122       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.245     1.363    
    SLICE_X107Y122       FDRE (Hold_fdre_C_D)         0.044     1.407    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.264     1.362    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.100     1.462 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.518    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X106Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.244     1.362    
    SLICE_X106Y123       FDRE (Hold_fdre_C_D)         0.044     1.406    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.264     1.362    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y123       FDRE (Prop_fdre_C_Q)         0.100     1.462 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.060     1.522    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X106Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.244     1.362    
    SLICE_X106Y123       FDRE (Hold_fdre_C_D)         0.047     1.409    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X102Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y125       FDRE (Prop_fdre_C_Q)         0.100     1.461 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.060     1.521    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X102Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X102Y125       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.244     1.361    
    SLICE_X102Y125       FDRE (Hold_fdre_C_D)         0.047     1.408    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDPE (Prop_fdpe_C_Q)         0.100     1.461 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.060     1.521    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X102Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.244     1.361    
    SLICE_X102Y124       FDPE (Hold_fdpe_C_D)         0.047     1.408    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.264     1.362    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDRE (Prop_fdre_C_Q)         0.118     1.480 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.535    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X108Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y123       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.244     1.362    
    SLICE_X108Y123       FDRE (Hold_fdre_C_D)         0.042     1.404    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1
Waveform(ns):       { 0.000 6.849 }
Period(ns):         15.981
Sources:            { adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y110   adcs/adc_interface1/ADC_DESER1/pins[10].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y120   adcs/adc_interface1/ADC_DESER1/pins[11].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y116   adcs/adc_interface1/ADC_DESER1/pins[12].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y144   adcs/adc_interface1/ADC_DESER1/pins[13].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y140   adcs/adc_interface1/ADC_DESER1/pins[14].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y148   adcs/adc_interface1/ADC_DESER1/pins[15].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y118   adcs/adc_interface1/ADC_DESER1/pins[16].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y122   adcs/adc_interface1/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y112   adcs/adc_interface1/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C  n/a            2.000         15.981      13.981     IDELAY_X1Y128   adcs/adc_interface1/ADC_DESER1/pins[3].idelaye2_bus/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X109Y115  adcs/adc_interface1/AF_B5/bl_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X109Y115  adcs/adc_interface1/AF_B5/bl_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X103Y133  adcs/adc_interface1/ADDESR[0].ADC_B_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X108Y134  adcs/adc_interface1/ADDESR[2].ADC_B_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X105Y141  adcs/adc_interface1/AF_B6/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X105Y141  adcs/adc_interface1/AF_B6/bl_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X94Y123   adcs/adc_interface1/AF_A0/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X94Y123   adcs/adc_interface1/AF_A0/bl_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X86Y124   adcs/adc_interface1/AF_A1/bl_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         9.132       8.732      SLICE_X86Y124   adcs/adc_interface1/AF_A1/bl_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X96Y134   adcs/adc_interface1/AF_A3/delay_bitsleep_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X96Y134   adcs/adc_interface1/AF_A3/delay_bitsleep_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X96Y134   adcs/adc_interface1/AF_A3/delay_bitsleep_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X96Y134   adcs/adc_interface1/AF_A3/delay_bitsleep_reg[4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X96Y135   adcs/adc_interface1/AF_A3/delay_bitsleep_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X96Y135   adcs/adc_interface1/AF_A3/delay_bitsleep_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X96Y135   adcs/adc_interface1/AF_A3/delay_bitsleep_reg[7]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X96Y135   adcs/adc_interface1/AF_A3/delay_bitsleep_reg[8]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X95Y134   adcs/adc_interface1/AF_A3/locked_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         6.849       6.499      SLICE_X88Y131   adcs/adc_interface1/AF_B3/BLSlock_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  D_LVDS_DCLK
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.250ns,  Total Violation       -0.250ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/spi_clk_int_reg/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.933ns  (logic 0.349ns (37.397%)  route 0.584ns (62.603%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 10.407 - 6.250 ) 
    Source Clock Delay      (SCD):    4.520ns = ( 9.520 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.569     9.520    FC/Inst_spi_ctrl/lopt
    SLICE_X68Y11         FDRE                                         r  FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y11         FDRE (Prop_fdre_C_Q)         0.263     9.783 r  FC/Inst_spi_ctrl/FSM_sequential_state_reg[3]/Q
                         net (fo=38, routed)          0.405    10.188    FC/Inst_spi_ctrl/state[3]
    SLICE_X68Y11         LUT5 (Prop_lut5_I0_O)        0.043    10.231 r  FC/Inst_spi_ctrl/spi_clk_int_i_3/O
                         net (fo=1, routed)           0.179    10.410    FC/Inst_spi_ctrl/spi_clk_int_i_3_n_0
    SLICE_X71Y11         LUT6 (Prop_lut6_I5_O)        0.043    10.453 r  FC/Inst_spi_ctrl/spi_clk_int_i_1/O
                         net (fo=1, routed)           0.000    10.453    FC/Inst_spi_ctrl/spi_clk_int_i_1_n_0
    SLICE_X71Y11         FDRE                                         r  FC/Inst_spi_ctrl/spi_clk_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.434    10.407    FC/Inst_spi_ctrl/lopt
    SLICE_X71Y11         FDRE                                         r  FC/Inst_spi_ctrl/spi_clk_int_reg/C
                         clock pessimism              0.338    10.745    
                         clock uncertainty           -0.035    10.710    
    SLICE_X71Y11         FDRE (Setup_fdre_C_D)        0.033    10.743    FC/Inst_spi_ctrl/spi_clk_int_reg
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 FC/SP_W_reg/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/rd_data2_reg/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.907ns  (logic 0.349ns (38.481%)  route 0.558ns (61.519%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 10.400 - 6.250 ) 
    Source Clock Delay      (SCD):    4.512ns = ( 9.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.561     9.512    FC/lopt
    SLICE_X64Y17         FDRE                                         r  FC/SP_W_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.263     9.775 r  FC/SP_W_reg/Q
                         net (fo=13, routed)          0.365    10.140    FC/Inst_spi_ctrl/SP_W_reg_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I1_O)        0.043    10.183 r  FC/Inst_spi_ctrl/rd_data2_i_2/O
                         net (fo=10, routed)          0.193    10.376    FC/Inst_spi_ctrl/p_0_in
    SLICE_X63Y18         LUT3 (Prop_lut3_I1_O)        0.043    10.419 r  FC/Inst_spi_ctrl/rd_data2_i_1/O
                         net (fo=1, routed)           0.000    10.419    FC/Inst_spi_ctrl/rd_data2_i_1_n_0
    SLICE_X63Y18         FDRE                                         r  FC/Inst_spi_ctrl/rd_data2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.427    10.400    FC/Inst_spi_ctrl/lopt
    SLICE_X63Y18         FDRE                                         r  FC/Inst_spi_ctrl/rd_data2_reg/C
                         clock pessimism              0.338    10.738    
                         clock uncertainty           -0.035    10.703    
    SLICE_X63Y18         FDRE (Setup_fdre_C_D)        0.034    10.737    FC/Inst_spi_ctrl/rd_data2_reg
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.237ns  (logic 2.144ns (40.943%)  route 3.093ns (59.057%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 15.484 - 11.250 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 9.594 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.643     9.594    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y6          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    11.394 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[29]
                         net (fo=16, routed)          0.694    12.087    USBInterface/BUS_ADDR[30]
    SLICE_X78Y32         LUT6 (Prop_lut6_I0_O)        0.043    12.130 r  USBInterface/BUS_DATA_RD_inferred_i_210/O
                         net (fo=1, routed)           0.193    12.324    USBInterface/BUS_DATA_RD_inferred_i_210_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.043    12.367 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.150    12.517    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.043    12.560 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.227    12.787    USBInterface/f_BUS_DATA_RD168_out
    SLICE_X79Y31         LUT2 (Prop_lut2_I0_O)        0.043    12.830 r  USBInterface/BUS_DATA_RD_inferred_i_212/O
                         net (fo=64, routed)          0.605    13.435    U63/BUS_RateMeter_0_READ_ADDRESS[1]
    SLICE_X89Y29         LUT6 (Prop_lut6_I3_O)        0.043    13.478 r  U63/BUS_DATA_RD_inferred_i_166/O
                         net (fo=1, routed)           0.441    13.919    USBInterface/syncstages_ff_reg[3]_13
    SLICE_X90Y32         LUT6 (Prop_lut6_I5_O)        0.043    13.962 r  USBInterface/BUS_DATA_RD_inferred_i_91/O
                         net (fo=1, routed)           0.242    14.205    USBInterface/BUS_RateMeter_0_READ_DATA[14]
    SLICE_X89Y32         LUT5 (Prop_lut5_I4_O)        0.043    14.248 r  USBInterface/BUS_DATA_RD_inferred_i_52/O
                         net (fo=1, routed)           0.186    14.434    USBInterface/BUS_DATA_RD_inferred_i_52_n_0
    SLICE_X91Y32         LUT5 (Prop_lut5_I0_O)        0.043    14.477 r  USBInterface/BUS_DATA_RD_inferred_i_18/O
                         net (fo=1, routed)           0.353    14.830    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X5Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.512    15.484    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.318    15.803    
                         clock uncertainty           -0.035    15.767    
    RAMB18_X5Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.543    15.224    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.226ns  (logic 2.144ns (41.024%)  route 3.082ns (58.976%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 15.484 - 11.250 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 9.594 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.643     9.594    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y6          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    11.394 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[29]
                         net (fo=16, routed)          0.694    12.087    USBInterface/BUS_ADDR[30]
    SLICE_X78Y32         LUT6 (Prop_lut6_I0_O)        0.043    12.130 r  USBInterface/BUS_DATA_RD_inferred_i_210/O
                         net (fo=1, routed)           0.193    12.324    USBInterface/BUS_DATA_RD_inferred_i_210_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.043    12.367 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.150    12.517    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.043    12.560 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.229    12.789    USBInterface/f_BUS_DATA_RD168_out
    SLICE_X79Y31         LUT2 (Prop_lut2_I0_O)        0.043    12.832 r  USBInterface/BUS_DATA_RD_inferred_i_211/O
                         net (fo=64, routed)          0.486    13.319    U63/BUS_RateMeter_0_READ_ADDRESS[0]
    SLICE_X85Y32         LUT6 (Prop_lut6_I2_O)        0.043    13.362 r  U63/BUS_DATA_RD_inferred_i_145/O
                         net (fo=1, routed)           0.496    13.857    USBInterface/syncstages_ff_reg[3]_20
    SLICE_X91Y32         LUT6 (Prop_lut6_I5_O)        0.043    13.900 r  USBInterface/BUS_DATA_RD_inferred_i_84/O
                         net (fo=1, routed)           0.229    14.129    USBInterface/BUS_RateMeter_0_READ_DATA[21]
    SLICE_X91Y31         LUT5 (Prop_lut5_I4_O)        0.043    14.172 r  USBInterface/BUS_DATA_RD_inferred_i_45/O
                         net (fo=1, routed)           0.297    14.469    USBInterface/BUS_DATA_RD_inferred_i_45_n_0
    SLICE_X90Y31         LUT5 (Prop_lut5_I0_O)        0.043    14.512 r  USBInterface/BUS_DATA_RD_inferred_i_11/O
                         net (fo=1, routed)           0.308    14.820    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[21]
    RAMB18_X5Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.512    15.484    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.318    15.803    
                         clock uncertainty           -0.035    15.767    
    RAMB18_X5Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.543    15.224    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.820    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 FC/SP_ADDR_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            FC/Inst_spi_ctrl/rd_data1_reg/D
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (D_LVDS_DCLK rise@6.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.779ns  (logic 0.334ns (42.883%)  route 0.445ns (57.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 10.401 - 6.250 ) 
    Source Clock Delay      (SCD):    4.511ns = ( 9.511 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.560     9.511    FC/lopt
    SLICE_X65Y18         FDRE                                         r  FC/SP_ADDR_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.209     9.720 f  FC/SP_ADDR_reg[2]/Q
                         net (fo=19, routed)          0.445    10.165    FC/Inst_spi_ctrl/out[2]
    SLICE_X67Y18         LUT5 (Prop_lut5_I2_O)        0.125    10.290 r  FC/Inst_spi_ctrl/rd_data1_i_1/O
                         net (fo=1, routed)           0.000    10.290    FC/Inst_spi_ctrl/rd_data1_i_1_n_0
    SLICE_X67Y18         FDRE                                         r  FC/Inst_spi_ctrl/rd_data1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK rise edge)
                                                      6.250     6.250 r  
    AC9                                               0.000     6.250 r  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     6.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812     7.062 r  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828     8.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.973 r  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.428    10.401    FC/Inst_spi_ctrl/lopt
    SLICE_X67Y18         FDRE                                         r  FC/Inst_spi_ctrl/rd_data1_reg/C
                         clock pessimism              0.318    10.719    
                         clock uncertainty           -0.035    10.684    
    SLICE_X67Y18         FDRE (Setup_fdre_C_D)        0.034    10.718    FC/Inst_spi_ctrl/rd_data1_reg
  -------------------------------------------------------------------
                         required time                         10.718    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/REG_PetirocCfg0_REG_CFG3_WR_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.333ns  (logic 1.800ns (33.754%)  route 3.533ns (66.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 15.227 - 11.250 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 9.594 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.643     9.594    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y6          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      1.800    11.394 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[24]
                         net (fo=27, routed)          3.533    14.926    USBInterface/BUS_DATA_WR[24]
    SLICE_X69Y73         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG3_WR_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.254    15.227    USBInterface/lopt
    SLICE_X69Y73         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG3_WR_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.243    15.470    
                         clock uncertainty           -0.035    15.435    
    SLICE_X69Y73         FDRE (Setup_fdre_C_D)       -0.027    15.408    USBInterface/REG_PetirocCfg0_REG_CFG3_WR_reg[24]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                         -14.926    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.131ns  (logic 2.144ns (41.784%)  route 2.987ns (58.216%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 15.484 - 11.250 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 9.594 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.643     9.594    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y6          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    11.394 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[29]
                         net (fo=16, routed)          0.694    12.087    USBInterface/BUS_ADDR[30]
    SLICE_X78Y32         LUT6 (Prop_lut6_I0_O)        0.043    12.130 r  USBInterface/BUS_DATA_RD_inferred_i_210/O
                         net (fo=1, routed)           0.193    12.324    USBInterface/BUS_DATA_RD_inferred_i_210_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.043    12.367 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.150    12.517    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.043    12.560 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.229    12.789    USBInterface/f_BUS_DATA_RD168_out
    SLICE_X79Y31         LUT2 (Prop_lut2_I0_O)        0.043    12.832 r  USBInterface/BUS_DATA_RD_inferred_i_211/O
                         net (fo=64, routed)          0.497    13.329    U63/BUS_RateMeter_0_READ_ADDRESS[0]
    SLICE_X82Y27         LUT6 (Prop_lut6_I2_O)        0.043    13.372 r  U63/BUS_DATA_RD_inferred_i_177/O
                         net (fo=1, routed)           0.443    13.816    USBInterface/syncstages_ff_reg[1]_9
    SLICE_X87Y30         LUT6 (Prop_lut6_I4_O)        0.043    13.859 r  USBInterface/BUS_DATA_RD_inferred_i_95/O
                         net (fo=1, routed)           0.409    14.268    USBInterface/BUS_RateMeter_0_READ_DATA[10]
    SLICE_X89Y29         LUT5 (Prop_lut5_I4_O)        0.043    14.311 r  USBInterface/BUS_DATA_RD_inferred_i_56/O
                         net (fo=1, routed)           0.188    14.499    USBInterface/BUS_DATA_RD_inferred_i_56_n_0
    SLICE_X88Y30         LUT5 (Prop_lut5_I0_O)        0.043    14.542 r  USBInterface/BUS_DATA_RD_inferred_i_22/O
                         net (fo=1, routed)           0.183    14.725    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X5Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.512    15.484    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.318    15.803    
                         clock uncertainty           -0.035    15.767    
    RAMB18_X5Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.543    15.224    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.725    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.108ns  (logic 2.144ns (41.970%)  route 2.964ns (58.030%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 15.484 - 11.250 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 9.594 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.643     9.594    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y6          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    11.394 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[29]
                         net (fo=16, routed)          0.694    12.087    USBInterface/BUS_ADDR[30]
    SLICE_X78Y32         LUT6 (Prop_lut6_I0_O)        0.043    12.130 r  USBInterface/BUS_DATA_RD_inferred_i_210/O
                         net (fo=1, routed)           0.193    12.324    USBInterface/BUS_DATA_RD_inferred_i_210_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.043    12.367 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.150    12.517    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.043    12.560 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.229    12.789    USBInterface/f_BUS_DATA_RD168_out
    SLICE_X79Y31         LUT2 (Prop_lut2_I0_O)        0.043    12.832 r  USBInterface/BUS_DATA_RD_inferred_i_211/O
                         net (fo=64, routed)          0.645    13.477    U63/BUS_RateMeter_0_READ_ADDRESS[0]
    SLICE_X91Y32         LUT6 (Prop_lut6_I2_O)        0.043    13.520 r  U63/BUS_DATA_RD_inferred_i_147/O
                         net (fo=1, routed)           0.413    13.933    USBInterface/syncstages_ff_reg[1]_19
    SLICE_X90Y31         LUT6 (Prop_lut6_I4_O)        0.043    13.976 r  USBInterface/BUS_DATA_RD_inferred_i_85/O
                         net (fo=1, routed)           0.179    14.155    USBInterface/BUS_RateMeter_0_READ_DATA[20]
    SLICE_X91Y30         LUT5 (Prop_lut5_I4_O)        0.043    14.198 r  USBInterface/BUS_DATA_RD_inferred_i_46/O
                         net (fo=1, routed)           0.194    14.392    USBInterface/BUS_DATA_RD_inferred_i_46_n_0
    SLICE_X88Y30         LUT5 (Prop_lut5_I0_O)        0.043    14.435 r  USBInterface/BUS_DATA_RD_inferred_i_12/O
                         net (fo=1, routed)           0.267    14.702    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[20]
    RAMB18_X5Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.512    15.484    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.318    15.803    
                         clock uncertainty           -0.035    15.767    
    RAMB18_X5Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.543    15.224    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.085ns  (logic 2.144ns (42.160%)  route 2.941ns (57.840%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 15.484 - 11.250 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 9.594 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.643     9.594    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y6          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    11.394 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[29]
                         net (fo=16, routed)          0.694    12.087    USBInterface/BUS_ADDR[30]
    SLICE_X78Y32         LUT6 (Prop_lut6_I0_O)        0.043    12.130 r  USBInterface/BUS_DATA_RD_inferred_i_210/O
                         net (fo=1, routed)           0.193    12.324    USBInterface/BUS_DATA_RD_inferred_i_210_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.043    12.367 f  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.150    12.517    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.043    12.560 r  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.229    12.789    USBInterface/f_BUS_DATA_RD168_out
    SLICE_X79Y31         LUT2 (Prop_lut2_I0_O)        0.043    12.832 r  USBInterface/BUS_DATA_RD_inferred_i_211/O
                         net (fo=64, routed)          0.713    13.545    U63/BUS_RateMeter_0_READ_ADDRESS[0]
    SLICE_X90Y34         LUT6 (Prop_lut6_I2_O)        0.043    13.588 r  U63/BUS_DATA_RD_inferred_i_136/O
                         net (fo=1, routed)           0.319    13.907    USBInterface/syncstages_ff_reg[3]_23
    SLICE_X89Y34         LUT6 (Prop_lut6_I5_O)        0.043    13.950 r  USBInterface/BUS_DATA_RD_inferred_i_81/O
                         net (fo=1, routed)           0.098    14.048    USBInterface/BUS_RateMeter_0_READ_DATA[24]
    SLICE_X89Y34         LUT5 (Prop_lut5_I4_O)        0.043    14.091 r  USBInterface/BUS_DATA_RD_inferred_i_42/O
                         net (fo=1, routed)           0.268    14.359    USBInterface/BUS_DATA_RD_inferred_i_42_n_0
    SLICE_X89Y33         LUT5 (Prop_lut5_I0_O)        0.043    14.402 r  USBInterface/BUS_DATA_RD_inferred_i_8/O
                         net (fo=1, routed)           0.277    14.679    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[24]
    RAMB18_X5Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.512    15.484    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.318    15.803    
                         clock uncertainty           -0.035    15.767    
    RAMB18_X5Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.543    15.224    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.679    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        5.082ns  (logic 2.144ns (42.187%)  route 2.938ns (57.813%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 15.484 - 11.250 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 9.594 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.643     9.594    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X4Y6          RAMB36E1                                     r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    11.394 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[29]
                         net (fo=16, routed)          0.694    12.087    USBInterface/BUS_ADDR[30]
    SLICE_X78Y32         LUT6 (Prop_lut6_I0_O)        0.043    12.130 f  USBInterface/BUS_DATA_RD_inferred_i_210/O
                         net (fo=1, routed)           0.193    12.324    USBInterface/BUS_DATA_RD_inferred_i_210_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.043    12.367 r  USBInterface/BUS_DATA_RD_inferred_i_106/O
                         net (fo=1, routed)           0.150    12.517    USBInterface/BUS_DATA_RD_inferred_i_106_n_0
    SLICE_X79Y30         LUT6 (Prop_lut6_I5_O)        0.043    12.560 f  USBInterface/BUS_DATA_RD_inferred_i_67/O
                         net (fo=38, routed)          0.243    12.803    USBInterface/f_BUS_DATA_RD168_out
    SLICE_X81Y31         LUT2 (Prop_lut2_I0_O)        0.043    12.846 f  USBInterface/BUS_DATA_RD_inferred_i_110/O
                         net (fo=64, routed)          0.687    13.533    USBInterface/BUS_RateMeter_0_READ_ADDRESS[10]
    SLICE_X88Y32         LUT5 (Prop_lut5_I2_O)        0.043    13.576 r  USBInterface/BUS_DATA_RD_inferred_i_125/O
                         net (fo=1, routed)           0.325    13.901    USBInterface/BUS_DATA_RD_inferred_i_125_n_0
    SLICE_X88Y31         LUT6 (Prop_lut6_I0_O)        0.043    13.944 r  USBInterface/BUS_DATA_RD_inferred_i_78/O
                         net (fo=1, routed)           0.189    14.132    USBInterface/BUS_RateMeter_0_READ_DATA[27]
    SLICE_X88Y30         LUT5 (Prop_lut5_I4_O)        0.043    14.175 r  USBInterface/BUS_DATA_RD_inferred_i_39/O
                         net (fo=1, routed)           0.190    14.365    USBInterface/BUS_DATA_RD_inferred_i_39_n_0
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.043    14.408 r  USBInterface/BUS_DATA_RD_inferred_i_5/O
                         net (fo=1, routed)           0.268    14.676    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[27]
    RAMB18_X5Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.512    15.484    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X5Y12         RAMB18E1                                     r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.318    15.803    
                         clock uncertainty           -0.035    15.767    
    RAMB18_X5Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.543    15.224    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                  0.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 USBInterface/REG_PetirocCfg0_REG_CFG12_WR_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U48/ASIC_BITSTREAM_CFG_reg[415]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.612%)  route 0.144ns (57.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns = ( 7.314 - 5.000 ) 
    Source Clock Delay      (SCD):    1.995ns = ( 6.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.685     6.995    USBInterface/lopt
    SLICE_X89Y49         FDRE                                         r  USBInterface/REG_PetirocCfg0_REG_CFG12_WR_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y49         FDRE (Prop_fdre_C_Q)         0.107     7.102 r  USBInterface/REG_PetirocCfg0_REG_CFG12_WR_reg[31]/Q
                         net (fo=1, routed)           0.144     7.246    U48/REG_PetirocCfg0_REG_CFG12_WR[31]
    SLICE_X89Y50         FDRE                                         r  U48/ASIC_BITSTREAM_CFG_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.852     7.314    U48/lopt
    SLICE_X89Y50         FDRE                                         r  U48/ASIC_BITSTREAM_CFG_reg[415]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.134    
    SLICE_X89Y50         FDRE (Hold_fdre_C_D)         0.051     7.185    U48/ASIC_BITSTREAM_CFG_reg[415]
  -------------------------------------------------------------------
                         required time                         -7.185    
                         arrival time                           7.246    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U48/ASIC_BITSTREAM_CFG_reg[268]/C
                            (falling edge-triggered cell FDSE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U48/ASIC_BITSTREAM_reg[268]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.214ns  (logic 0.112ns (52.425%)  route 0.102ns (47.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 7.309 - 5.000 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 6.990 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.680     6.990    U48/lopt
    SLICE_X78Y49         FDSE                                         r  U48/ASIC_BITSTREAM_CFG_reg[268]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDSE (Prop_fdse_C_Q)         0.112     7.102 r  U48/ASIC_BITSTREAM_CFG_reg[268]/Q
                         net (fo=1, routed)           0.102     7.203    U48/ASIC_BITSTREAM_CFG[268]
    SLICE_X78Y51         FDRE                                         r  U48/ASIC_BITSTREAM_reg[268]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.847     7.309    U48/lopt
    SLICE_X78Y51         FDRE                                         r  U48/ASIC_BITSTREAM_reg[268]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.129    
    SLICE_X78Y51         FDRE (Hold_fdre_C_D)         0.013     7.142    U48/ASIC_BITSTREAM_reg[268]
  -------------------------------------------------------------------
                         required time                         -7.142    
                         arrival time                           7.203    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U87/U4/IF_rising.b_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U65_hold_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.353ns  (logic 0.185ns (52.345%)  route 0.168ns (47.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 7.334 - 5.000 ) 
    Source Clock Delay      (SCD):    1.945ns = ( 6.945 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.635     6.945    U87/U4/lopt
    SLICE_X55Y28         FDRE                                         r  U87/U4/IF_rising.b_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.107     7.052 r  U87/U4/IF_rising.b_reg[1]/Q
                         net (fo=1, routed)           0.168     7.220    U87/b[1]
    SLICE_X58Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     7.298 r  U87/plusOp_carry/O[0]
                         net (fo=3, routed)           0.000     7.298    U87_n_17
    SLICE_X58Y28         FDRE                                         r  U65_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.872     7.334    iD_LVDS_DCLK_BUFG
    SLICE_X58Y28         FDRE                                         r  U65_hold_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.200     7.134    
    SLICE_X58Y28         FDRE (Hold_fdre_C_D)         0.096     7.230    U65_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.230    
                         arrival time                           7.298    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 U48/ASIC_BITSTREAM_CFG_reg[259]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U48/ASIC_BITSTREAM_reg[259]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.278ns  (logic 0.123ns (44.230%)  route 0.155ns (55.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns = ( 7.309 - 5.000 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 6.990 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.680     6.990    U48/lopt
    SLICE_X78Y49         FDRE                                         r  U48/ASIC_BITSTREAM_CFG_reg[259]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.123     7.113 r  U48/ASIC_BITSTREAM_CFG_reg[259]/Q
                         net (fo=1, routed)           0.155     7.268    U48/ASIC_BITSTREAM_CFG[259]
    SLICE_X78Y51         FDRE                                         r  U48/ASIC_BITSTREAM_reg[259]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.847     7.309    U48/lopt
    SLICE_X78Y51         FDRE                                         r  U48/ASIC_BITSTREAM_reg[259]/C  (IS_INVERTED)
                         clock pessimism             -0.180     7.129    
    SLICE_X78Y51         FDRE (Hold_fdre_C_D)         0.065     7.194    U48/ASIC_BITSTREAM_reg[259]
  -------------------------------------------------------------------
                         required time                         -7.194    
                         arrival time                           7.268    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U87/U10/RP_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.308ns  (logic 0.123ns (39.999%)  route 0.185ns (60.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 7.408 - 5.000 ) 
    Source Clock Delay      (SCD):    1.987ns = ( 6.987 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.677     6.987    U87/U10/lopt
    SLICE_X78Y10         FDRE                                         r  U87/U10/RP_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y10         FDRE (Prop_fdre_C_Q)         0.123     7.110 r  U87/U10/RP_reg[6]/Q
                         net (fo=1, routed)           0.185     7.294    U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[6]
    RAMB18_X4Y4          RAMB18E1                                     r  U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.946     7.408    U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X4Y4          RAMB18E1                                     r  U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.377     7.030    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     7.213    U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -7.213    
                         arrival time                           7.294    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 U87/U10/RP_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.310ns  (logic 0.123ns (39.654%)  route 0.187ns (60.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 7.408 - 5.000 ) 
    Source Clock Delay      (SCD):    1.988ns = ( 6.988 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.678     6.988    U87/U10/lopt
    SLICE_X78Y9          FDRE                                         r  U87/U10/RP_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y9          FDRE (Prop_fdre_C_Q)         0.123     7.111 r  U87/U10/RP_reg[3]/Q
                         net (fo=1, routed)           0.187     7.298    U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[3]
    RAMB18_X4Y4          RAMB18E1                                     r  U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.946     7.408    U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X4Y4          RAMB18E1                                     r  U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.377     7.030    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     7.213    U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -7.213    
                         arrival time                           7.298    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U63/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst/src_ff_reg/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U63/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.162ns  (logic 0.107ns (66.241%)  route 0.055ns (33.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 7.365 - 5.000 ) 
    Source Clock Delay      (SCD):    1.977ns = ( 6.977 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.667     6.977    U63/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst/lopt
    SLICE_X79Y23         FDRE                                         r  U63/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst/src_ff_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y23         FDRE (Prop_fdre_C_Q)         0.107     7.084 r  U63/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst/src_ff_reg/Q
                         net (fo=1, routed)           0.055     7.138    U63/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst/src_ff
    SLICE_X78Y23         FDRE                                         r  U63/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.903     7.365    U63/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst/lopt
    SLICE_X78Y23         FDRE                                         r  U63/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.377     6.988    
    SLICE_X78Y23         FDRE (Hold_fdre_C_D)         0.065     7.053    U63/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.053    
                         arrival time                           7.138    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U63/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst/src_ff_reg/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U63/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.162ns  (logic 0.107ns (66.241%)  route 0.055ns (33.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 7.383 - 5.000 ) 
    Source Clock Delay      (SCD):    1.992ns = ( 6.992 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.682     6.992    U63/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst/lopt
    SLICE_X95Y37         FDRE                                         r  U63/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst/src_ff_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y37         FDRE (Prop_fdre_C_Q)         0.107     7.099 r  U63/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst/src_ff_reg/Q
                         net (fo=1, routed)           0.055     7.153    U63/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst/src_ff
    SLICE_X94Y37         FDRE                                         r  U63/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.921     7.383    U63/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst/lopt
    SLICE_X94Y37         FDRE                                         r  U63/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst/syncstages_ff_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.380     7.003    
    SLICE_X94Y37         FDRE (Hold_fdre_C_D)         0.065     7.068    U63/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst/syncstages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.068    
                         arrival time                           7.153    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U86/lIN_4_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U86/FIFO_PORT_IN_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.190ns  (logic 0.135ns (71.229%)  route 0.055ns (28.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 7.350 - 5.000 ) 
    Source Clock Delay      (SCD):    1.960ns = ( 6.960 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.650     6.960    U86/lopt
    SLICE_X77Y37         FDRE                                         r  U86/lIN_4_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.107     7.067 r  U86/lIN_4_reg[3]/Q
                         net (fo=1, routed)           0.055     7.121    U86/lIN_4[3]
    SLICE_X76Y37         LUT6 (Prop_lut6_I0_O)        0.028     7.149 r  U86/FIFO_PORT_IN[19]_i_1/O
                         net (fo=1, routed)           0.000     7.149    U86/FIFO_PORT_IN[19]
    SLICE_X76Y37         FDRE                                         r  U86/FIFO_PORT_IN_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.888     7.350    U86/lopt
    SLICE_X76Y37         FDRE                                         r  U86/FIFO_PORT_IN_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.379     6.971    
    SLICE_X76Y37         FDRE (Hold_fdre_C_D)         0.093     7.064    U86/FIFO_PORT_IN_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.064    
                         arrival time                           7.149    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U87/U10/RP_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.312ns  (logic 0.123ns (39.390%)  route 0.189ns (60.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns = ( 7.408 - 5.000 ) 
    Source Clock Delay      (SCD):    1.987ns = ( 6.987 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.677     6.987    U87/U10/lopt
    SLICE_X78Y10         FDRE                                         r  U87/U10/RP_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y10         FDRE (Prop_fdre_C_Q)         0.123     7.110 r  U87/U10/RP_reg[5]/Q
                         net (fo=1, routed)           0.189     7.299    U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[5]
    RAMB18_X4Y4          RAMB18E1                                     r  U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.946     7.408    U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X4Y4          RAMB18E1                                     r  U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.377     7.030    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     7.213    U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -7.213    
                         arrival time                           7.299    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_LVDS_DCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         6.250
Sources:            { D_LVDS_DCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X2Y6      U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X4Y4      U87/U10/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X2Y4      U36/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X2Y8      U58/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X2Y2      U37/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         6.250       4.155      RAMB18_X3Y4      U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X5Y5      TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB36_X5Y5      TBR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         6.250       4.411      RAMB36_X4Y6      USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         6.250       4.411      RAMB18_X2Y6      U24/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X66Y11     FC/Inst_spi_ctrl/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X65Y9      FC/Inst_spi_ctrl/clk_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X65Y9      FC/Inst_spi_ctrl/clk_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         1.250       0.850      SLICE_X66Y11     FC/Inst_spi_ctrl/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X67Y18     FC/Inst_spi_ctrl/rd_data1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X63Y18     FC/Inst_spi_ctrl/rd_data2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X66Y11     FC/Inst_spi_ctrl/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X66Y11     FC/Inst_spi_ctrl/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X67Y11     FC/Inst_spi_ctrl/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         1.250       0.900      SLICE_X65Y9      FC/Inst_spi_ctrl/clk_cnt_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.500         1.250       -0.250     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.500         1.250       -0.250     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X70Y20     U86/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y70     U56/ANALOG_READOUT.filterMem_reg[30][11]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y70     U56/ANALOG_READOUT.filterMem_reg[30][11]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y70     U56/ANALOG_READOUT.filterMem_reg[30][13]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y70     U56/ANALOG_READOUT.filterMem_reg[30][13]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y70     U56/ANALOG_READOUT.filterMem_reg[30][14]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y70     U56/ANALOG_READOUT.filterMem_reg[30][14]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         1.250       0.608      SLICE_X90Y70     U56/ANALOG_READOUT.filterMem_reg[30][9]_srl30/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_DTClockGenerator
  To Clock:  clk_out3_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_DTClockGenerator
Waveform(ns):       { 5.000 11.250 }
Period(ns):         12.500
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         12.500      11.091     BUFGCTRL_X0Y9    dcm_top/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT2
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_fast_clock
  To Clock:  clkfbout_fast_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_fast_clock
Waveform(ns):       { 5.000 11.250 }
Period(ns):         12.500
Sources:            { FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         12.500      11.091     BUFGCTRL_X0Y7    FASTCLOCKGEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         12.500      11.429     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  FASTCLOCKGEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_DTClockGenerator
  To Clock:  clk_out5_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_DTClockGenerator
Waveform(ns):       { 5.000 25.000 }
Period(ns):         40.000
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1    dcm_top/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DTClockGenerator
  To Clock:  clkfbout_DTClockGenerator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DTClockGenerator
Waveform(ns):       { 5.000 8.125 }
Period(ns):         6.250
Sources:            { dcm_top/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         6.250       4.841      BUFGCTRL_X0Y8    dcm_top/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y0  dcm_top/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        5.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.533ns (13.123%)  route 3.529ns (86.877%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.964ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.284     3.964    CDCE0/clk_in1
    SLICE_X91Y147        FDRE                                         r  CDCE0/contatore_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.223     4.187 f  CDCE0/contatore_reg[30]/Q
                         net (fo=2, routed)           0.571     4.758    CDCE0/contatore_reg_n_0_[30]
    SLICE_X89Y142        LUT5 (Prop_lut5_I1_O)        0.043     4.801 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_15/O
                         net (fo=2, routed)           0.584     5.385    CDCE0/FSM_onehot_cfg_state_machine[24]_i_15_n_0
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.043     5.428 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_13/O
                         net (fo=2, routed)           0.429     5.856    CDCE0/FSM_onehot_cfg_state_machine[24]_i_13_n_0
    SLICE_X92Y144        LUT3 (Prop_lut3_I2_O)        0.049     5.905 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_10/O
                         net (fo=4, routed)           0.448     6.353    CDCE0/FSM_onehot_cfg_state_machine[24]_i_10_n_0
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.132     6.485 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.677     7.162    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X93Y143        LUT5 (Prop_lut5_I4_O)        0.043     7.205 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=29, routed)          0.820     8.025    CDCE0/phy_start
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[11]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X99Y144        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/phy_data_reg[11]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.533ns (13.123%)  route 3.529ns (86.877%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.964ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.284     3.964    CDCE0/clk_in1
    SLICE_X91Y147        FDRE                                         r  CDCE0/contatore_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.223     4.187 f  CDCE0/contatore_reg[30]/Q
                         net (fo=2, routed)           0.571     4.758    CDCE0/contatore_reg_n_0_[30]
    SLICE_X89Y142        LUT5 (Prop_lut5_I1_O)        0.043     4.801 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_15/O
                         net (fo=2, routed)           0.584     5.385    CDCE0/FSM_onehot_cfg_state_machine[24]_i_15_n_0
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.043     5.428 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_13/O
                         net (fo=2, routed)           0.429     5.856    CDCE0/FSM_onehot_cfg_state_machine[24]_i_13_n_0
    SLICE_X92Y144        LUT3 (Prop_lut3_I2_O)        0.049     5.905 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_10/O
                         net (fo=4, routed)           0.448     6.353    CDCE0/FSM_onehot_cfg_state_machine[24]_i_10_n_0
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.132     6.485 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.677     7.162    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X93Y143        LUT5 (Prop_lut5_I4_O)        0.043     7.205 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=29, routed)          0.820     8.025    CDCE0/phy_start
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[17]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X99Y144        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/phy_data_reg[17]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.533ns (13.123%)  route 3.529ns (86.877%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.964ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.284     3.964    CDCE0/clk_in1
    SLICE_X91Y147        FDRE                                         r  CDCE0/contatore_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.223     4.187 f  CDCE0/contatore_reg[30]/Q
                         net (fo=2, routed)           0.571     4.758    CDCE0/contatore_reg_n_0_[30]
    SLICE_X89Y142        LUT5 (Prop_lut5_I1_O)        0.043     4.801 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_15/O
                         net (fo=2, routed)           0.584     5.385    CDCE0/FSM_onehot_cfg_state_machine[24]_i_15_n_0
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.043     5.428 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_13/O
                         net (fo=2, routed)           0.429     5.856    CDCE0/FSM_onehot_cfg_state_machine[24]_i_13_n_0
    SLICE_X92Y144        LUT3 (Prop_lut3_I2_O)        0.049     5.905 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_10/O
                         net (fo=4, routed)           0.448     6.353    CDCE0/FSM_onehot_cfg_state_machine[24]_i_10_n_0
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.132     6.485 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.677     7.162    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X93Y143        LUT5 (Prop_lut5_I4_O)        0.043     7.205 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=29, routed)          0.820     8.025    CDCE0/phy_start
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[18]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X99Y144        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/phy_data_reg[18]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.533ns (13.123%)  route 3.529ns (86.877%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.964ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.284     3.964    CDCE0/clk_in1
    SLICE_X91Y147        FDRE                                         r  CDCE0/contatore_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.223     4.187 f  CDCE0/contatore_reg[30]/Q
                         net (fo=2, routed)           0.571     4.758    CDCE0/contatore_reg_n_0_[30]
    SLICE_X89Y142        LUT5 (Prop_lut5_I1_O)        0.043     4.801 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_15/O
                         net (fo=2, routed)           0.584     5.385    CDCE0/FSM_onehot_cfg_state_machine[24]_i_15_n_0
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.043     5.428 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_13/O
                         net (fo=2, routed)           0.429     5.856    CDCE0/FSM_onehot_cfg_state_machine[24]_i_13_n_0
    SLICE_X92Y144        LUT3 (Prop_lut3_I2_O)        0.049     5.905 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_10/O
                         net (fo=4, routed)           0.448     6.353    CDCE0/FSM_onehot_cfg_state_machine[24]_i_10_n_0
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.132     6.485 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.677     7.162    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X93Y143        LUT5 (Prop_lut5_I4_O)        0.043     7.205 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=29, routed)          0.820     8.025    CDCE0/phy_start
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[22]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X99Y144        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/phy_data_reg[22]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.533ns (13.123%)  route 3.529ns (86.877%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.964ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.284     3.964    CDCE0/clk_in1
    SLICE_X91Y147        FDRE                                         r  CDCE0/contatore_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.223     4.187 f  CDCE0/contatore_reg[30]/Q
                         net (fo=2, routed)           0.571     4.758    CDCE0/contatore_reg_n_0_[30]
    SLICE_X89Y142        LUT5 (Prop_lut5_I1_O)        0.043     4.801 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_15/O
                         net (fo=2, routed)           0.584     5.385    CDCE0/FSM_onehot_cfg_state_machine[24]_i_15_n_0
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.043     5.428 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_13/O
                         net (fo=2, routed)           0.429     5.856    CDCE0/FSM_onehot_cfg_state_machine[24]_i_13_n_0
    SLICE_X92Y144        LUT3 (Prop_lut3_I2_O)        0.049     5.905 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_10/O
                         net (fo=4, routed)           0.448     6.353    CDCE0/FSM_onehot_cfg_state_machine[24]_i_10_n_0
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.132     6.485 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.677     7.162    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X93Y143        LUT5 (Prop_lut5_I4_O)        0.043     7.205 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=29, routed)          0.820     8.025    CDCE0/phy_start
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[3]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X99Y144        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/phy_data_reg[3]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.533ns (13.123%)  route 3.529ns (86.877%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.964ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.284     3.964    CDCE0/clk_in1
    SLICE_X91Y147        FDRE                                         r  CDCE0/contatore_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.223     4.187 f  CDCE0/contatore_reg[30]/Q
                         net (fo=2, routed)           0.571     4.758    CDCE0/contatore_reg_n_0_[30]
    SLICE_X89Y142        LUT5 (Prop_lut5_I1_O)        0.043     4.801 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_15/O
                         net (fo=2, routed)           0.584     5.385    CDCE0/FSM_onehot_cfg_state_machine[24]_i_15_n_0
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.043     5.428 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_13/O
                         net (fo=2, routed)           0.429     5.856    CDCE0/FSM_onehot_cfg_state_machine[24]_i_13_n_0
    SLICE_X92Y144        LUT3 (Prop_lut3_I2_O)        0.049     5.905 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_10/O
                         net (fo=4, routed)           0.448     6.353    CDCE0/FSM_onehot_cfg_state_machine[24]_i_10_n_0
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.132     6.485 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.677     7.162    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X93Y143        LUT5 (Prop_lut5_I4_O)        0.043     7.205 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=29, routed)          0.820     8.025    CDCE0/phy_start
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[6]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X99Y144        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/phy_data_reg[6]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.533ns (13.345%)  route 3.461ns (86.655%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.964ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.284     3.964    CDCE0/clk_in1
    SLICE_X91Y147        FDRE                                         r  CDCE0/contatore_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.223     4.187 f  CDCE0/contatore_reg[30]/Q
                         net (fo=2, routed)           0.571     4.758    CDCE0/contatore_reg_n_0_[30]
    SLICE_X89Y142        LUT5 (Prop_lut5_I1_O)        0.043     4.801 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_15/O
                         net (fo=2, routed)           0.584     5.385    CDCE0/FSM_onehot_cfg_state_machine[24]_i_15_n_0
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.043     5.428 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_13/O
                         net (fo=2, routed)           0.429     5.856    CDCE0/FSM_onehot_cfg_state_machine[24]_i_13_n_0
    SLICE_X92Y144        LUT3 (Prop_lut3_I2_O)        0.049     5.905 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_10/O
                         net (fo=4, routed)           0.448     6.353    CDCE0/FSM_onehot_cfg_state_machine[24]_i_10_n_0
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.132     6.485 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.677     7.162    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X93Y143        LUT5 (Prop_lut5_I4_O)        0.043     7.205 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=29, routed)          0.753     7.958    CDCE0/phy_start
    SLICE_X101Y144       FDSE                                         r  CDCE0/phy_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X101Y144       FDSE                                         r  CDCE0/phy_data_reg[19]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X101Y144       FDSE (Setup_fdse_C_CE)      -0.201    13.682    CDCE0/phy_data_reg[19]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.533ns (13.345%)  route 3.461ns (86.655%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.964ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.284     3.964    CDCE0/clk_in1
    SLICE_X91Y147        FDRE                                         r  CDCE0/contatore_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.223     4.187 f  CDCE0/contatore_reg[30]/Q
                         net (fo=2, routed)           0.571     4.758    CDCE0/contatore_reg_n_0_[30]
    SLICE_X89Y142        LUT5 (Prop_lut5_I1_O)        0.043     4.801 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_15/O
                         net (fo=2, routed)           0.584     5.385    CDCE0/FSM_onehot_cfg_state_machine[24]_i_15_n_0
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.043     5.428 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_13/O
                         net (fo=2, routed)           0.429     5.856    CDCE0/FSM_onehot_cfg_state_machine[24]_i_13_n_0
    SLICE_X92Y144        LUT3 (Prop_lut3_I2_O)        0.049     5.905 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_10/O
                         net (fo=4, routed)           0.448     6.353    CDCE0/FSM_onehot_cfg_state_machine[24]_i_10_n_0
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.132     6.485 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.677     7.162    CDCE0/FSM_onehot_cfg_state_machine[24]_i_5_n_0
    SLICE_X93Y143        LUT5 (Prop_lut5_I4_O)        0.043     7.205 r  CDCE0/phy_data[31]_i_1/O
                         net (fo=29, routed)          0.753     7.958    CDCE0/phy_start
    SLICE_X101Y144       FDSE                                         r  CDCE0/phy_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X101Y144       FDSE                                         r  CDCE0/phy_data_reg[25]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X101Y144       FDSE (Setup_fdse_C_CE)      -0.201    13.682    CDCE0/phy_data_reg[25]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.533ns (13.648%)  route 3.372ns (86.352%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.964ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.284     3.964    CDCE0/clk_in1
    SLICE_X91Y147        FDRE                                         r  CDCE0/contatore_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.223     4.187 f  CDCE0/contatore_reg[30]/Q
                         net (fo=2, routed)           0.571     4.758    CDCE0/contatore_reg_n_0_[30]
    SLICE_X89Y142        LUT5 (Prop_lut5_I1_O)        0.043     4.801 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_15/O
                         net (fo=2, routed)           0.584     5.385    CDCE0/FSM_onehot_cfg_state_machine[24]_i_15_n_0
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.043     5.428 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_13/O
                         net (fo=2, routed)           0.429     5.856    CDCE0/FSM_onehot_cfg_state_machine[24]_i_13_n_0
    SLICE_X92Y144        LUT3 (Prop_lut3_I2_O)        0.049     5.905 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_10/O
                         net (fo=4, routed)           0.448     6.353    CDCE0/FSM_onehot_cfg_state_machine[24]_i_10_n_0
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.132     6.485 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.756     7.242    CDCE0/SPI_MASTER_CLKGEN/contatore_reg[5]
    SLICE_X92Y142        LUT6 (Prop_lut6_I3_O)        0.043     7.285 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.584     7.869    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X96Y145        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X96Y145        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[15]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X96Y145        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/FSM_onehot_cfg_state_machine_reg[15]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 CDCE0/contatore_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.533ns (13.648%)  route 3.372ns (86.352%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    3.964ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.284     3.964    CDCE0/clk_in1
    SLICE_X91Y147        FDRE                                         r  CDCE0/contatore_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDRE (Prop_fdre_C_Q)         0.223     4.187 f  CDCE0/contatore_reg[30]/Q
                         net (fo=2, routed)           0.571     4.758    CDCE0/contatore_reg_n_0_[30]
    SLICE_X89Y142        LUT5 (Prop_lut5_I1_O)        0.043     4.801 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_15/O
                         net (fo=2, routed)           0.584     5.385    CDCE0/FSM_onehot_cfg_state_machine[24]_i_15_n_0
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.043     5.428 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_13/O
                         net (fo=2, routed)           0.429     5.856    CDCE0/FSM_onehot_cfg_state_machine[24]_i_13_n_0
    SLICE_X92Y144        LUT3 (Prop_lut3_I2_O)        0.049     5.905 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_10/O
                         net (fo=4, routed)           0.448     6.353    CDCE0/FSM_onehot_cfg_state_machine[24]_i_10_n_0
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.132     6.485 f  CDCE0/FSM_onehot_cfg_state_machine[24]_i_5/O
                         net (fo=34, routed)          0.756     7.242    CDCE0/SPI_MASTER_CLKGEN/contatore_reg[5]
    SLICE_X92Y142        LUT6 (Prop_lut6_I3_O)        0.043     7.285 r  CDCE0/SPI_MASTER_CLKGEN/FSM_onehot_cfg_state_machine[24]_i_1/O
                         net (fo=25, routed)          0.584     7.869    CDCE0/SPI_MASTER_CLKGEN_n_3
    SLICE_X96Y145        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    10.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    12.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    12.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.153    13.600    CDCE0/clk_in1
    SLICE_X96Y145        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[16]/C
                         clock pessimism              0.318    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X96Y145        FDRE (Setup_fdre_C_CE)      -0.201    13.682    CDCE0/FSM_onehot_cfg_state_machine_reg[16]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  5.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.581     1.643    CDCE0/clk_in1
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y144        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  CDCE0/phy_data_reg[18]/Q
                         net (fo=1, routed)           0.055     1.798    CDCE0/SPI_MASTER_CLKGEN/D[15]
    SLICE_X98Y144        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.781     2.081    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X98Y144        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]/C
                         clock pessimism             -0.426     1.654    
    SLICE_X98Y144        FDRE (Hold_fdre_C_D)         0.059     1.713    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.100ns (65.886%)  route 0.052ns (34.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.581     1.643    CDCE0/clk_in1
    SLICE_X96Y143        FDRE                                         r  CDCE0/phy_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y143        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  CDCE0/phy_data_reg[29]/Q
                         net (fo=1, routed)           0.052     1.795    CDCE0/SPI_MASTER_CLKGEN/D[25]
    SLICE_X97Y143        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.781     2.081    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X97Y143        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]/C
                         clock pessimism             -0.426     1.654    
    SLICE_X97Y143        FDRE (Hold_fdre_C_D)         0.033     1.687    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.100ns (54.786%)  route 0.083ns (45.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.581     1.643    CDCE0/clk_in1
    SLICE_X99Y144        FDRE                                         r  CDCE0/phy_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y144        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  CDCE0/phy_data_reg[17]/Q
                         net (fo=1, routed)           0.083     1.826    CDCE0/SPI_MASTER_CLKGEN/D[14]
    SLICE_X98Y144        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.781     2.081    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X98Y144        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[17]/C
                         clock pessimism             -0.426     1.654    
    SLICE_X98Y144        FDRE (Hold_fdre_C_D)         0.060     1.714    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.580     1.642    CDCE0/clk_in1
    SLICE_X97Y142        FDRE                                         r  CDCE0/phy_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  CDCE0/phy_data_reg[7]/Q
                         net (fo=1, routed)           0.097     1.839    CDCE0/SPI_MASTER_CLKGEN/D[7]
    SLICE_X97Y143        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.781     2.081    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X97Y143        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[7]/C
                         clock pessimism             -0.423     1.657    
    SLICE_X97Y143        FDRE (Hold_fdre_C_D)         0.047     1.704    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.917%)  route 0.105ns (45.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.580     1.642    CDCE0/clk_in1
    SLICE_X93Y140        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y140        FDRE (Prop_fdre_C_Q)         0.100     1.742 f  CDCE0/FSM_onehot_cfg_state_machine_reg[22]/Q
                         net (fo=6, routed)           0.105     1.847    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[22]
    SLICE_X92Y140        LUT4 (Prop_lut4_I2_O)        0.028     1.875 r  CDCE0/FSM_onehot_cfg_state_machine[24]_i_2/O
                         net (fo=1, routed)           0.000     1.875    CDCE0/FSM_onehot_cfg_state_machine[24]_i_2_n_0
    SLICE_X92Y140        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.780     2.080    CDCE0/clk_in1
    SLICE_X92Y140        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[24]/C
                         clock pessimism             -0.426     1.653    
    SLICE_X92Y140        FDRE (Hold_fdre_C_D)         0.087     1.740    CDCE0/FSM_onehot_cfg_state_machine_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.384%)  route 0.081ns (38.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.581     1.643    CDCE0/clk_in1
    SLICE_X96Y145        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y145        FDRE (Prop_fdre_C_Q)         0.100     1.743 f  CDCE0/FSM_onehot_cfg_state_machine_reg[6]/Q
                         net (fo=6, routed)           0.081     1.824    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[6]
    SLICE_X97Y145        LUT6 (Prop_lut6_I3_O)        0.028     1.852 r  CDCE0/FSM_onehot_cfg_state_machine[9]_i_1/O
                         net (fo=1, routed)           0.000     1.852    CDCE0/FSM_onehot_cfg_state_machine[9]_i_1_n_0
    SLICE_X97Y145        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.781     2.081    CDCE0/clk_in1
    SLICE_X97Y145        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[9]/C
                         clock pessimism             -0.426     1.654    
    SLICE_X97Y145        FDRE (Hold_fdre_C_D)         0.060     1.714    CDCE0/FSM_onehot_cfg_state_machine_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.453%)  route 0.098ns (49.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.581     1.643    CDCE0/clk_in1
    SLICE_X96Y143        FDRE                                         r  CDCE0/phy_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y143        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  CDCE0/phy_data_reg[31]/Q
                         net (fo=1, routed)           0.098     1.841    CDCE0/SPI_MASTER_CLKGEN/D[27]
    SLICE_X97Y143        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.781     2.081    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X97Y143        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/C
                         clock pessimism             -0.426     1.654    
    SLICE_X97Y143        FDRE (Hold_fdre_C_D)         0.047     1.701    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 CDCE0/phy_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.443%)  route 0.091ns (47.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.580     1.642    CDCE0/clk_in1
    SLICE_X97Y142        FDRE                                         r  CDCE0/phy_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  CDCE0/phy_data_reg[12]/Q
                         net (fo=1, routed)           0.091     1.833    CDCE0/SPI_MASTER_CLKGEN/D[12]
    SLICE_X99Y142        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.780     2.080    CDCE0/SPI_MASTER_CLKGEN/clk_in1
    SLICE_X99Y142        FDRE                                         r  CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[12]/C
                         clock pessimism             -0.423     1.656    
    SLICE_X99Y142        FDRE (Hold_fdre_C_D)         0.032     1.688    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/FSM_onehot_cfg_state_machine_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.815%)  route 0.110ns (46.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.581     1.643    CDCE0/clk_in1
    SLICE_X95Y144        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y144        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  CDCE0/FSM_onehot_cfg_state_machine_reg[18]/Q
                         net (fo=3, routed)           0.110     1.853    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[18]
    SLICE_X96Y144        LUT6 (Prop_lut6_I1_O)        0.028     1.881 r  CDCE0/FSM_onehot_cfg_state_machine[19]_i_1/O
                         net (fo=1, routed)           0.000     1.881    CDCE0/FSM_onehot_cfg_state_machine[19]_i_1_n_0
    SLICE_X96Y144        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.781     2.081    CDCE0/clk_in1
    SLICE_X96Y144        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[19]/C
                         clock pessimism             -0.405     1.675    
    SLICE_X96Y144        FDRE (Hold_fdre_C_D)         0.060     1.735    CDCE0/FSM_onehot_cfg_state_machine_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CDCE0/FSM_onehot_cfg_state_machine_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDCE0/phy_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.978%)  route 0.139ns (52.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.581     1.643    CDCE0/clk_in1
    SLICE_X96Y144        FDRE                                         r  CDCE0/FSM_onehot_cfg_state_machine_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y144        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  CDCE0/FSM_onehot_cfg_state_machine_reg[19]/Q
                         net (fo=20, routed)          0.139     1.882    CDCE0/FSM_onehot_cfg_state_machine_reg_n_0_[19]
    SLICE_X94Y144        LUT6 (Prop_lut6_I4_O)        0.028     1.910 r  CDCE0/phy_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.910    CDCE0/phy_data[1]_i_1_n_0
    SLICE_X94Y144        FDRE                                         r  CDCE0/phy_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.781     2.081    CDCE0/clk_in1
    SLICE_X94Y144        FDRE                                         r  CDCE0/phy_data_reg[1]/C
                         clock pessimism             -0.405     1.675    
    SLICE_X94Y144        FDRE (Hold_fdre_C_D)         0.087     1.762    CDCE0/phy_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y6    clk_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X101Y140   CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/contatore_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X98Y144    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[22]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X98Y144    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[28]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X99Y142    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X97Y143    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X98Y144    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X97Y143    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X99Y142    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDSE/C             n/a            0.400         5.000       4.600      SLICE_X95Y143    CDCE0/phy_data_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X101Y140   CDCE0/SPI_MASTER_CLKGEN/Inst_spi_timing_module/contatore_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X98Y144    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X98Y144    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X99Y142    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X97Y143    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[31]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X98Y144    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X97Y143    CDCE0/SPI_MASTER_CLKGEN/tx_data_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X88Y142    CDCE0/contatore_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X89Y142    CDCE0/contatore_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X89Y142    CDCE0/contatore_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X89Y140    CDCE0/contatore_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X89Y140    CDCE0/contatore_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X89Y140    CDCE0/contatore_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X89Y140    CDCE0/contatore_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X89Y141    CDCE0/contatore_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    adcs/dcm_ref/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.533ns (13.011%)  route 3.564ns (86.989%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 46.393 - 40.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X96Y101        FDCE                                         r  adcs/aaprog.SMID_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y101        FDCE (Prop_fdce_C_Q)         0.223     7.203 f  adcs/aaprog.SMID_reg[9]/Q
                         net (fo=3, routed)           0.517     7.720    adcs/aaprog.SMID_reg__0__0[9]
    SLICE_X95Y101        LUT4 (Prop_lut4_I1_O)        0.043     7.763 f  adcs/aaprog.adc_programmed_i_2/O
                         net (fo=4, routed)           0.547     8.310    adcs/aaprog.adc_programmed_i_2_n_0
    SLICE_X98Y101        LUT4 (Prop_lut4_I0_O)        0.047     8.357 f  adcs/aaprog.ay_ADC_READY_i_4/O
                         net (fo=5, routed)           0.345     8.701    adcs/aaprog.ay_ADC_READY_i_4_n_0
    SLICE_X98Y102        LUT5 (Prop_lut5_I0_O)        0.134     8.835 r  adcs/aaprog.SMADCnew[3]_i_6/O
                         net (fo=1, routed)           0.320     9.155    adcs/aaprog.SMADCnew[3]_i_6_n_0
    SLICE_X101Y102       LUT6 (Prop_lut6_I2_O)        0.043     9.198 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.751     9.949    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X105Y104       LUT6 (Prop_lut6_I3_O)        0.043     9.992 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           1.084    11.076    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X106Y105       FDSE                                         r  adcs/aaprog.SMdelay_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.206    46.393    adcs/dcm_ref_n_2
    SLICE_X106Y105       FDSE                                         r  adcs/aaprog.SMdelay_reg[10]/C
                         clock pessimism              0.593    46.987    
                         clock uncertainty           -0.074    46.912    
    SLICE_X106Y105       FDSE (Setup_fdse_C_S)       -0.304    46.608    adcs/aaprog.SMdelay_reg[10]
  -------------------------------------------------------------------
                         required time                         46.608    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.533ns (13.011%)  route 3.564ns (86.989%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 46.393 - 40.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X96Y101        FDCE                                         r  adcs/aaprog.SMID_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y101        FDCE (Prop_fdce_C_Q)         0.223     7.203 f  adcs/aaprog.SMID_reg[9]/Q
                         net (fo=3, routed)           0.517     7.720    adcs/aaprog.SMID_reg__0__0[9]
    SLICE_X95Y101        LUT4 (Prop_lut4_I1_O)        0.043     7.763 f  adcs/aaprog.adc_programmed_i_2/O
                         net (fo=4, routed)           0.547     8.310    adcs/aaprog.adc_programmed_i_2_n_0
    SLICE_X98Y101        LUT4 (Prop_lut4_I0_O)        0.047     8.357 f  adcs/aaprog.ay_ADC_READY_i_4/O
                         net (fo=5, routed)           0.345     8.701    adcs/aaprog.ay_ADC_READY_i_4_n_0
    SLICE_X98Y102        LUT5 (Prop_lut5_I0_O)        0.134     8.835 r  adcs/aaprog.SMADCnew[3]_i_6/O
                         net (fo=1, routed)           0.320     9.155    adcs/aaprog.SMADCnew[3]_i_6_n_0
    SLICE_X101Y102       LUT6 (Prop_lut6_I2_O)        0.043     9.198 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.751     9.949    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X105Y104       LUT6 (Prop_lut6_I3_O)        0.043     9.992 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           1.084    11.076    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X106Y105       FDSE                                         r  adcs/aaprog.SMdelay_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.206    46.393    adcs/dcm_ref_n_2
    SLICE_X106Y105       FDSE                                         r  adcs/aaprog.SMdelay_reg[11]/C
                         clock pessimism              0.593    46.987    
                         clock uncertainty           -0.074    46.912    
    SLICE_X106Y105       FDSE (Setup_fdse_C_S)       -0.304    46.608    adcs/aaprog.SMdelay_reg[11]
  -------------------------------------------------------------------
                         required time                         46.608    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.533ns (13.011%)  route 3.564ns (86.989%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 46.393 - 40.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X96Y101        FDCE                                         r  adcs/aaprog.SMID_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y101        FDCE (Prop_fdce_C_Q)         0.223     7.203 f  adcs/aaprog.SMID_reg[9]/Q
                         net (fo=3, routed)           0.517     7.720    adcs/aaprog.SMID_reg__0__0[9]
    SLICE_X95Y101        LUT4 (Prop_lut4_I1_O)        0.043     7.763 f  adcs/aaprog.adc_programmed_i_2/O
                         net (fo=4, routed)           0.547     8.310    adcs/aaprog.adc_programmed_i_2_n_0
    SLICE_X98Y101        LUT4 (Prop_lut4_I0_O)        0.047     8.357 f  adcs/aaprog.ay_ADC_READY_i_4/O
                         net (fo=5, routed)           0.345     8.701    adcs/aaprog.ay_ADC_READY_i_4_n_0
    SLICE_X98Y102        LUT5 (Prop_lut5_I0_O)        0.134     8.835 r  adcs/aaprog.SMADCnew[3]_i_6/O
                         net (fo=1, routed)           0.320     9.155    adcs/aaprog.SMADCnew[3]_i_6_n_0
    SLICE_X101Y102       LUT6 (Prop_lut6_I2_O)        0.043     9.198 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.751     9.949    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X105Y104       LUT6 (Prop_lut6_I3_O)        0.043     9.992 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           1.084    11.076    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X106Y105       FDSE                                         r  adcs/aaprog.SMdelay_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.206    46.393    adcs/dcm_ref_n_2
    SLICE_X106Y105       FDSE                                         r  adcs/aaprog.SMdelay_reg[12]/C
                         clock pessimism              0.593    46.987    
                         clock uncertainty           -0.074    46.912    
    SLICE_X106Y105       FDSE (Setup_fdse_C_S)       -0.304    46.608    adcs/aaprog.SMdelay_reg[12]
  -------------------------------------------------------------------
                         required time                         46.608    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.533ns (13.011%)  route 3.564ns (86.989%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 46.393 - 40.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X96Y101        FDCE                                         r  adcs/aaprog.SMID_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y101        FDCE (Prop_fdce_C_Q)         0.223     7.203 f  adcs/aaprog.SMID_reg[9]/Q
                         net (fo=3, routed)           0.517     7.720    adcs/aaprog.SMID_reg__0__0[9]
    SLICE_X95Y101        LUT4 (Prop_lut4_I1_O)        0.043     7.763 f  adcs/aaprog.adc_programmed_i_2/O
                         net (fo=4, routed)           0.547     8.310    adcs/aaprog.adc_programmed_i_2_n_0
    SLICE_X98Y101        LUT4 (Prop_lut4_I0_O)        0.047     8.357 f  adcs/aaprog.ay_ADC_READY_i_4/O
                         net (fo=5, routed)           0.345     8.701    adcs/aaprog.ay_ADC_READY_i_4_n_0
    SLICE_X98Y102        LUT5 (Prop_lut5_I0_O)        0.134     8.835 r  adcs/aaprog.SMADCnew[3]_i_6/O
                         net (fo=1, routed)           0.320     9.155    adcs/aaprog.SMADCnew[3]_i_6_n_0
    SLICE_X101Y102       LUT6 (Prop_lut6_I2_O)        0.043     9.198 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.751     9.949    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X105Y104       LUT6 (Prop_lut6_I3_O)        0.043     9.992 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           1.084    11.076    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X106Y105       FDSE                                         r  adcs/aaprog.SMdelay_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.206    46.393    adcs/dcm_ref_n_2
    SLICE_X106Y105       FDSE                                         r  adcs/aaprog.SMdelay_reg[13]/C
                         clock pessimism              0.593    46.987    
                         clock uncertainty           -0.074    46.912    
    SLICE_X106Y105       FDSE (Setup_fdse_C_S)       -0.304    46.608    adcs/aaprog.SMdelay_reg[13]
  -------------------------------------------------------------------
                         required time                         46.608    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.533ns (13.011%)  route 3.564ns (86.989%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 46.393 - 40.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X96Y101        FDCE                                         r  adcs/aaprog.SMID_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y101        FDCE (Prop_fdce_C_Q)         0.223     7.203 f  adcs/aaprog.SMID_reg[9]/Q
                         net (fo=3, routed)           0.517     7.720    adcs/aaprog.SMID_reg__0__0[9]
    SLICE_X95Y101        LUT4 (Prop_lut4_I1_O)        0.043     7.763 f  adcs/aaprog.adc_programmed_i_2/O
                         net (fo=4, routed)           0.547     8.310    adcs/aaprog.adc_programmed_i_2_n_0
    SLICE_X98Y101        LUT4 (Prop_lut4_I0_O)        0.047     8.357 f  adcs/aaprog.ay_ADC_READY_i_4/O
                         net (fo=5, routed)           0.345     8.701    adcs/aaprog.ay_ADC_READY_i_4_n_0
    SLICE_X98Y102        LUT5 (Prop_lut5_I0_O)        0.134     8.835 r  adcs/aaprog.SMADCnew[3]_i_6/O
                         net (fo=1, routed)           0.320     9.155    adcs/aaprog.SMADCnew[3]_i_6_n_0
    SLICE_X101Y102       LUT6 (Prop_lut6_I2_O)        0.043     9.198 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.751     9.949    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X105Y104       LUT6 (Prop_lut6_I3_O)        0.043     9.992 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           1.084    11.076    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X106Y105       FDSE                                         r  adcs/aaprog.SMdelay_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.206    46.393    adcs/dcm_ref_n_2
    SLICE_X106Y105       FDSE                                         r  adcs/aaprog.SMdelay_reg[14]/C
                         clock pessimism              0.593    46.987    
                         clock uncertainty           -0.074    46.912    
    SLICE_X106Y105       FDSE (Setup_fdse_C_S)       -0.304    46.608    adcs/aaprog.SMdelay_reg[14]
  -------------------------------------------------------------------
                         required time                         46.608    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 adcs/aaprog.SMID_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMdelay_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.533ns (13.011%)  route 3.564ns (86.989%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 46.393 - 40.000 ) 
    Source Clock Delay      (SCD):    6.980ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X96Y101        FDCE                                         r  adcs/aaprog.SMID_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y101        FDCE (Prop_fdce_C_Q)         0.223     7.203 f  adcs/aaprog.SMID_reg[9]/Q
                         net (fo=3, routed)           0.517     7.720    adcs/aaprog.SMID_reg__0__0[9]
    SLICE_X95Y101        LUT4 (Prop_lut4_I1_O)        0.043     7.763 f  adcs/aaprog.adc_programmed_i_2/O
                         net (fo=4, routed)           0.547     8.310    adcs/aaprog.adc_programmed_i_2_n_0
    SLICE_X98Y101        LUT4 (Prop_lut4_I0_O)        0.047     8.357 f  adcs/aaprog.ay_ADC_READY_i_4/O
                         net (fo=5, routed)           0.345     8.701    adcs/aaprog.ay_ADC_READY_i_4_n_0
    SLICE_X98Y102        LUT5 (Prop_lut5_I0_O)        0.134     8.835 r  adcs/aaprog.SMADCnew[3]_i_6/O
                         net (fo=1, routed)           0.320     9.155    adcs/aaprog.SMADCnew[3]_i_6_n_0
    SLICE_X101Y102       LUT6 (Prop_lut6_I2_O)        0.043     9.198 f  adcs/aaprog.SMADCnew[3]_i_2/O
                         net (fo=8, routed)           0.751     9.949    adcs/aaprog.SMADCnew[3]_i_2_n_0
    SLICE_X105Y104       LUT6 (Prop_lut6_I3_O)        0.043     9.992 r  adcs/aaprog.SMdelay[15]_i_1/O
                         net (fo=6, routed)           1.084    11.076    adcs/aaprog.SMdelay[15]_i_1_n_0
    SLICE_X106Y105       FDSE                                         r  adcs/aaprog.SMdelay_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.206    46.393    adcs/dcm_ref_n_2
    SLICE_X106Y105       FDSE                                         r  adcs/aaprog.SMdelay_reg[15]/C
                         clock pessimism              0.593    46.987    
                         clock uncertainty           -0.074    46.912    
    SLICE_X106Y105       FDSE (Setup_fdse_C_S)       -0.304    46.608    adcs/aaprog.SMdelay_reg[15]
  -------------------------------------------------------------------
                         required time                         46.608    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.557ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.474ns (11.670%)  route 3.588ns (88.330%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X92Y100        FDRE                                         r  adcs/aaprog.delay_end_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.259     7.238 r  adcs/aaprog.delay_end_reg[1]/Q
                         net (fo=3, routed)           0.601     7.839    adcs/aaprog.delay_end_reg_n_0_[1]
    SLICE_X93Y104        LUT4 (Prop_lut4_I3_O)        0.043     7.882 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_11/O
                         net (fo=1, routed)           0.526     8.408    adcs/aaprog.SMADC_CS_CTRL[0]_i_11_n_0
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.043     8.451 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_6/O
                         net (fo=1, routed)           0.411     8.862    adcs/aaprog.SMADC_CS_CTRL[0]_i_6_n_0
    SLICE_X93Y103        LUT4 (Prop_lut4_I2_O)        0.043     8.905 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.530     9.435    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X95Y101        LUT6 (Prop_lut6_I5_O)        0.043     9.478 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.332     9.810    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I1_O)        0.043     9.853 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.187    11.040    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X92Y107        FDRE                                         r  adcs/aaprog.delay_end_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X92Y107        FDRE                                         r  adcs/aaprog.delay_end_reg[29]/C
                         clock pessimism              0.614    46.953    
                         clock uncertainty           -0.074    46.878    
    SLICE_X92Y107        FDRE (Setup_fdre_C_R)       -0.281    46.597    adcs/aaprog.delay_end_reg[29]
  -------------------------------------------------------------------
                         required time                         46.597    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                 35.557    

Slack (MET) :             35.557ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.474ns (11.670%)  route 3.588ns (88.330%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X92Y100        FDRE                                         r  adcs/aaprog.delay_end_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.259     7.238 r  adcs/aaprog.delay_end_reg[1]/Q
                         net (fo=3, routed)           0.601     7.839    adcs/aaprog.delay_end_reg_n_0_[1]
    SLICE_X93Y104        LUT4 (Prop_lut4_I3_O)        0.043     7.882 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_11/O
                         net (fo=1, routed)           0.526     8.408    adcs/aaprog.SMADC_CS_CTRL[0]_i_11_n_0
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.043     8.451 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_6/O
                         net (fo=1, routed)           0.411     8.862    adcs/aaprog.SMADC_CS_CTRL[0]_i_6_n_0
    SLICE_X93Y103        LUT4 (Prop_lut4_I2_O)        0.043     8.905 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.530     9.435    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X95Y101        LUT6 (Prop_lut6_I5_O)        0.043     9.478 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.332     9.810    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I1_O)        0.043     9.853 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.187    11.040    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X92Y107        FDRE                                         r  adcs/aaprog.delay_end_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X92Y107        FDRE                                         r  adcs/aaprog.delay_end_reg[30]/C
                         clock pessimism              0.614    46.953    
                         clock uncertainty           -0.074    46.878    
    SLICE_X92Y107        FDRE (Setup_fdre_C_R)       -0.281    46.597    adcs/aaprog.delay_end_reg[30]
  -------------------------------------------------------------------
                         required time                         46.597    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                 35.557    

Slack (MET) :             35.557ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_end_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_end_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.474ns (11.670%)  route 3.588ns (88.330%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.338ns = ( 46.338 - 40.000 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X92Y100        FDRE                                         r  adcs/aaprog.delay_end_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.259     7.238 r  adcs/aaprog.delay_end_reg[1]/Q
                         net (fo=3, routed)           0.601     7.839    adcs/aaprog.delay_end_reg_n_0_[1]
    SLICE_X93Y104        LUT4 (Prop_lut4_I3_O)        0.043     7.882 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_11/O
                         net (fo=1, routed)           0.526     8.408    adcs/aaprog.SMADC_CS_CTRL[0]_i_11_n_0
    SLICE_X93Y100        LUT5 (Prop_lut5_I4_O)        0.043     8.451 r  adcs/aaprog.SMADC_CS_CTRL[0]_i_6/O
                         net (fo=1, routed)           0.411     8.862    adcs/aaprog.SMADC_CS_CTRL[0]_i_6_n_0
    SLICE_X93Y103        LUT4 (Prop_lut4_I2_O)        0.043     8.905 f  adcs/aaprog.SMADC_CS_CTRL[0]_i_2/O
                         net (fo=4, routed)           0.530     9.435    adcs/aaprog.SMADC_CS_CTRL[0]_i_2_n_0
    SLICE_X95Y101        LUT6 (Prop_lut6_I5_O)        0.043     9.478 f  adcs/aaprog.delay_end[13]_i_3/O
                         net (fo=3, routed)           0.332     9.810    adcs/aaprog.delay_end[13]_i_3_n_0
    SLICE_X93Y102        LUT6 (Prop_lut6_I1_O)        0.043     9.853 r  adcs/aaprog.delay_end[31]_i_1/O
                         net (fo=20, routed)          1.187    11.040    adcs/aaprog.delay_end[31]_i_1_n_0
    SLICE_X92Y107        FDRE                                         r  adcs/aaprog.delay_end_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.151    46.338    adcs/dcm_ref_n_2
    SLICE_X92Y107        FDRE                                         r  adcs/aaprog.delay_end_reg[31]/C
                         clock pessimism              0.614    46.953    
                         clock uncertainty           -0.074    46.878    
    SLICE_X92Y107        FDRE (Setup_fdre_C_R)       -0.281    46.597    adcs/aaprog.delay_end_reg[31]
  -------------------------------------------------------------------
                         required time                         46.597    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                 35.557    

Slack (MET) :             35.565ns  (required time - arrival time)
  Source:                 adcs/aaprog.delay_rs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.534ns (13.173%)  route 3.520ns (86.827%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    6.977ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.282     6.977    adcs/dcm_ref_n_2
    SLICE_X88Y106        FDSE                                         r  adcs/aaprog.delay_rs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDSE (Prop_fdse_C_Q)         0.236     7.213 r  adcs/aaprog.delay_rs_reg[0]/Q
                         net (fo=3, routed)           0.468     7.680    adcs/delay_rs[0]
    SLICE_X89Y106        LUT4 (Prop_lut4_I0_O)        0.126     7.806 r  adcs/aaprog.reset_sm[3]_i_8/O
                         net (fo=1, routed)           0.244     8.050    adcs/aaprog.reset_sm[3]_i_8_n_0
    SLICE_X89Y108        LUT5 (Prop_lut5_I4_O)        0.043     8.093 r  adcs/aaprog.reset_sm[3]_i_7/O
                         net (fo=1, routed)           0.232     8.325    adcs/aaprog.reset_sm[3]_i_7_n_0
    SLICE_X89Y108        LUT6 (Prop_lut6_I5_O)        0.043     8.368 f  adcs/aaprog.reset_sm[3]_i_3/O
                         net (fo=2, routed)           0.561     8.930    adcs/aaprog.reset_sm[3]_i_3_n_0
    SLICE_X94Y106        LUT6 (Prop_lut6_I1_O)        0.043     8.973 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.102    10.074    adcs/delay_rs0
    SLICE_X89Y107        LUT2 (Prop_lut2_I0_O)        0.043    10.117 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          0.913    11.030    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  adcs/aaprog.delay_rs_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X88Y109        FDRE                                         r  adcs/aaprog.delay_rs_reg[13]/C
                         clock pessimism              0.614    46.951    
                         clock uncertainty           -0.074    46.876    
    SLICE_X88Y109        FDRE (Setup_fdre_C_R)       -0.281    46.595    adcs/aaprog.delay_rs_reg[13]
  -------------------------------------------------------------------
                         required time                         46.595    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                 35.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.229ns (75.979%)  route 0.072ns (24.021%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.634     2.927    adcs/dcm_ref_n_2
    SLICE_X99Y99         FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDSE (Prop_fdse_C_Q)         0.100     3.027 r  adcs/aaprog.WATCH_DOG_reg[12]/Q
                         net (fo=3, routed)           0.072     3.099    adcs/aaprog.WATCH_DOG_reg_n_0_[12]
    SLICE_X99Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     3.187 r  adcs/aaprog.WATCH_DOG_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.188    adcs/aaprog.WATCH_DOG_reg[10]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.229 r  adcs/aaprog.WATCH_DOG_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.229    adcs/aaprog.WATCH_DOG_reg[15]_i_1_n_7
    SLICE_X99Y100        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X99Y100        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[13]/C
                         clock pessimism             -0.522     3.067    
    SLICE_X99Y100        FDSE (Hold_fdse_C_D)         0.071     3.138    adcs/aaprog.WATCH_DOG_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.240ns (76.825%)  route 0.072ns (23.175%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.634     2.927    adcs/dcm_ref_n_2
    SLICE_X99Y99         FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDSE (Prop_fdse_C_Q)         0.100     3.027 r  adcs/aaprog.WATCH_DOG_reg[12]/Q
                         net (fo=3, routed)           0.072     3.099    adcs/aaprog.WATCH_DOG_reg_n_0_[12]
    SLICE_X99Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     3.187 r  adcs/aaprog.WATCH_DOG_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.188    adcs/aaprog.WATCH_DOG_reg[10]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.240 r  adcs/aaprog.WATCH_DOG_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.240    adcs/aaprog.WATCH_DOG_reg[15]_i_1_n_5
    SLICE_X99Y100        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X99Y100        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[15]/C
                         clock pessimism             -0.522     3.067    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.071     3.138    adcs/aaprog.WATCH_DOG_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/aaprog.SMADC_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.SMADC_1_MOSI_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.742%)  route 0.302ns (70.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.691ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.611     2.904    adcs/dcm_ref_n_2
    SLICE_X102Y102       FDCE                                         r  adcs/aaprog.SMADC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDCE (Prop_fdce_C_Q)         0.100     3.004 f  adcs/aaprog.SMADC_reg[1]/Q
                         net (fo=18, routed)          0.302     3.306    adcs/aaprog.SMADC_reg_n_0_[1]
    SLICE_X105Y99        LUT6 (Prop_lut6_I0_O)        0.028     3.334 r  adcs/aaprog.SMADC_1_MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.334    adcs/aaprog.SMADC_1_MOSI_i_2_n_0
    SLICE_X105Y99        FDRE                                         r  adcs/aaprog.SMADC_1_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.883     3.691    adcs/dcm_ref_n_2
    SLICE_X105Y99        FDRE                                         r  adcs/aaprog.SMADC_1_MOSI_reg/C
                         clock pessimism             -0.522     3.168    
    SLICE_X105Y99        FDRE (Hold_fdre_C_D)         0.060     3.228    adcs/aaprog.SMADC_1_MOSI_reg
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.248ns (77.403%)  route 0.072ns (22.597%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.634     2.927    adcs/dcm_ref_n_2
    SLICE_X99Y99         FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDSE (Prop_fdse_C_Q)         0.100     3.027 r  adcs/aaprog.WATCH_DOG_reg[12]/Q
                         net (fo=3, routed)           0.072     3.099    adcs/aaprog.WATCH_DOG_reg_n_0_[12]
    SLICE_X99Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     3.187 r  adcs/aaprog.WATCH_DOG_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.188    adcs/aaprog.WATCH_DOG_reg[10]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.248 r  adcs/aaprog.WATCH_DOG_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.248    adcs/aaprog.WATCH_DOG_reg[15]_i_1_n_6
    SLICE_X99Y100        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X99Y100        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[14]/C
                         clock pessimism             -0.522     3.067    
    SLICE_X99Y100        FDSE (Hold_fdse_C_D)         0.071     3.138    adcs/aaprog.WATCH_DOG_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.253ns (77.750%)  route 0.072ns (22.250%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.634     2.927    adcs/dcm_ref_n_2
    SLICE_X99Y99         FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDSE (Prop_fdse_C_Q)         0.100     3.027 r  adcs/aaprog.WATCH_DOG_reg[12]/Q
                         net (fo=3, routed)           0.072     3.099    adcs/aaprog.WATCH_DOG_reg_n_0_[12]
    SLICE_X99Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     3.187 r  adcs/aaprog.WATCH_DOG_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.188    adcs/aaprog.WATCH_DOG_reg[10]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     3.253 r  adcs/aaprog.WATCH_DOG_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.253    adcs/aaprog.WATCH_DOG_reg[15]_i_1_n_4
    SLICE_X99Y100        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X99Y100        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[16]/C
                         clock pessimism             -0.522     3.067    
    SLICE_X99Y100        FDSE (Hold_fdse_C_D)         0.071     3.138    adcs/aaprog.WATCH_DOG_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.254ns (77.819%)  route 0.072ns (22.181%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.634     2.927    adcs/dcm_ref_n_2
    SLICE_X99Y99         FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDSE (Prop_fdse_C_Q)         0.100     3.027 r  adcs/aaprog.WATCH_DOG_reg[12]/Q
                         net (fo=3, routed)           0.072     3.099    adcs/aaprog.WATCH_DOG_reg_n_0_[12]
    SLICE_X99Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     3.187 r  adcs/aaprog.WATCH_DOG_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.188    adcs/aaprog.WATCH_DOG_reg[10]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.213 r  adcs/aaprog.WATCH_DOG_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.213    adcs/aaprog.WATCH_DOG_reg[15]_i_1_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.254 r  adcs/aaprog.WATCH_DOG_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.254    adcs/aaprog.WATCH_DOG_reg[17]_i_1_n_7
    SLICE_X99Y101        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X99Y101        FDRE                                         r  adcs/aaprog.WATCH_DOG_reg[17]/C
                         clock pessimism             -0.522     3.067    
    SLICE_X99Y101        FDRE (Hold_fdre_C_D)         0.071     3.138    adcs/aaprog.WATCH_DOG_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.265ns (78.542%)  route 0.072ns (21.458%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.634     2.927    adcs/dcm_ref_n_2
    SLICE_X99Y99         FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDSE (Prop_fdse_C_Q)         0.100     3.027 r  adcs/aaprog.WATCH_DOG_reg[12]/Q
                         net (fo=3, routed)           0.072     3.099    adcs/aaprog.WATCH_DOG_reg_n_0_[12]
    SLICE_X99Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     3.187 r  adcs/aaprog.WATCH_DOG_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.188    adcs/aaprog.WATCH_DOG_reg[10]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.213 r  adcs/aaprog.WATCH_DOG_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.213    adcs/aaprog.WATCH_DOG_reg[15]_i_1_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.265 r  adcs/aaprog.WATCH_DOG_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.265    adcs/aaprog.WATCH_DOG_reg[17]_i_1_n_5
    SLICE_X99Y101        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X99Y101        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[19]/C
                         clock pessimism             -0.522     3.067    
    SLICE_X99Y101        FDSE (Hold_fdse_C_D)         0.071     3.138    adcs/aaprog.WATCH_DOG_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.273ns (79.039%)  route 0.072ns (20.961%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.634     2.927    adcs/dcm_ref_n_2
    SLICE_X99Y99         FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDSE (Prop_fdse_C_Q)         0.100     3.027 r  adcs/aaprog.WATCH_DOG_reg[12]/Q
                         net (fo=3, routed)           0.072     3.099    adcs/aaprog.WATCH_DOG_reg_n_0_[12]
    SLICE_X99Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     3.187 r  adcs/aaprog.WATCH_DOG_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.188    adcs/aaprog.WATCH_DOG_reg[10]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.213 r  adcs/aaprog.WATCH_DOG_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.213    adcs/aaprog.WATCH_DOG_reg[15]_i_1_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.273 r  adcs/aaprog.WATCH_DOG_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.273    adcs/aaprog.WATCH_DOG_reg[17]_i_1_n_6
    SLICE_X99Y101        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X99Y101        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[18]/C
                         clock pessimism             -0.522     3.067    
    SLICE_X99Y101        FDSE (Hold_fdse_C_D)         0.071     3.138    adcs/aaprog.WATCH_DOG_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adcs/aaprog.reset_sm_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.146ns (60.660%)  route 0.095ns (39.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.580     2.873    adcs/dcm_ref_n_2
    SLICE_X98Y107        FDRE                                         r  adcs/aaprog.reset_sm_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y107        FDRE (Prop_fdre_C_Q)         0.118     2.991 r  adcs/aaprog.reset_sm_d_reg[0]/Q
                         net (fo=1, routed)           0.095     3.086    adcs/reset_sm_d[0]
    SLICE_X98Y106        LUT6 (Prop_lut6_I2_O)        0.028     3.114 r  adcs/aaprog.reset_sm[0]_i_1/O
                         net (fo=1, routed)           0.000     3.114    adcs/aaprog.reset_sm[0]_i_1_n_0
    SLICE_X98Y106        FDCE                                         r  adcs/aaprog.reset_sm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X98Y106        FDCE                                         r  adcs/aaprog.reset_sm_reg[0]/C
                         clock pessimism             -0.700     2.888    
    SLICE_X98Y106        FDCE (Hold_fdce_C_D)         0.087     2.975    adcs/aaprog.reset_sm_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adcs/aaprog.WATCH_DOG_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            adcs/aaprog.WATCH_DOG_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.278ns (79.338%)  route 0.072ns (20.662%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.656    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.706 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.561     2.267    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.293 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.634     2.927    adcs/dcm_ref_n_2
    SLICE_X99Y99         FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDSE (Prop_fdse_C_Q)         0.100     3.027 r  adcs/aaprog.WATCH_DOG_reg[12]/Q
                         net (fo=3, routed)           0.072     3.099    adcs/aaprog.WATCH_DOG_reg_n_0_[12]
    SLICE_X99Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     3.187 r  adcs/aaprog.WATCH_DOG_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.188    adcs/aaprog.WATCH_DOG_reg[10]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.213 r  adcs/aaprog.WATCH_DOG_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.213    adcs/aaprog.WATCH_DOG_reg[15]_i_1_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     3.278 r  adcs/aaprog.WATCH_DOG_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.278    adcs/aaprog.WATCH_DOG_reg[17]_i_1_n_4
    SLICE_X99Y101        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X99Y101        FDSE                                         r  adcs/aaprog.WATCH_DOG_reg[20]/C
                         clock pessimism             -0.522     3.067    
    SLICE_X99Y101        FDSE (Hold_fdse_C_D)         0.071     3.138    adcs/aaprog.WATCH_DOG_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y4    adcs/dcm_ref/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X104Y99    adcs/aaprog.idx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X98Y107    adcs/aaprog.reset_sm_d_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X98Y107    adcs/aaprog.reset_sm_d_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X102Y100   adcs/aaprog.SMADCwordwrite_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X103Y98    adcs/aaprog.SMADCwordwrite_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X103Y99    adcs/aaprog.SMADCwordwrite_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X103Y98    adcs/aaprog.SMADCwordwrite_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X103Y98    adcs/aaprog.SMADCwordwrite_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X98Y107    adcs/aaprog.reset_sm_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X98Y107    adcs/aaprog.reset_sm_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X92Y100    adcs/aaprog.delay_end_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X93Y102    adcs/aaprog.delay_end_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X93Y102    adcs/aaprog.delay_end_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X93Y100    adcs/aaprog.delay_end_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X93Y101    adcs/aaprog.delay_end_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X93Y101    adcs/aaprog.delay_end_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X104Y99    adcs/aaprog.idx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X98Y107    adcs/aaprog.reset_sm_d_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X89Y106    adcs/aaprog.delay_rs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X89Y107    adcs/aaprog.delay_rs_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X88Y107    adcs/aaprog.delay_rs_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X88Y107    adcs/aaprog.delay_rs_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X88Y107    adcs/aaprog.delay_rs_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X88Y108    adcs/aaprog.delay_rs_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X104Y100   adcs/aaprog.idx_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X104Y100   adcs/aaprog.idx_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X104Y100   adcs/aaprog.idx_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X104Y100   adcs/aaprog.idx_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ftdi
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        4.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.373ns (7.318%)  route 4.724ns (92.682%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.683     4.698    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y49        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.204     4.902 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         3.176     8.078    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X98Y24         LUT3 (Prop_lut3_I2_O)        0.126     8.204 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.549     9.752    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X95Y35         LUT6 (Prop_lut6_I5_O)        0.043     9.795 r  USBInterface/Inst_ft600_fifo245_core/int_addr[22]_i_1/O
                         net (fo=1, routed)           0.000     9.795    USBInterface/Inst_ft600_fifo245_core/int_addr[22]_i_1_n_0
    SLICE_X95Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.487    14.262    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X95Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[22]/C
                         clock pessimism              0.330    14.592    
                         clock uncertainty           -0.035    14.557    
    SLICE_X95Y35         FDRE (Setup_fdre_C_D)        0.034    14.591    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.373ns (7.335%)  route 4.712ns (92.665%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.683     4.698    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y49        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.204     4.902 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         3.176     8.078    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X98Y24         LUT3 (Prop_lut3_I2_O)        0.126     8.204 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.536     9.740    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X97Y35         LUT6 (Prop_lut6_I5_O)        0.043     9.783 r  USBInterface/Inst_ft600_fifo245_core/int_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     9.783    USBInterface/Inst_ft600_fifo245_core/int_addr[25]_i_1_n_0
    SLICE_X97Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.488    14.263    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X97Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[25]/C
                         clock pessimism              0.330    14.593    
                         clock uncertainty           -0.035    14.558    
    SLICE_X97Y35         FDRE (Setup_fdre_C_D)        0.033    14.591    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.373ns (7.472%)  route 4.619ns (92.528%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.683     4.698    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y49        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.204     4.902 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         3.176     8.078    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X98Y24         LUT3 (Prop_lut3_I2_O)        0.126     8.204 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.444     9.647    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X99Y36         LUT6 (Prop_lut6_I5_O)        0.043     9.690 r  USBInterface/Inst_ft600_fifo245_core/int_addr[26]_i_1/O
                         net (fo=1, routed)           0.000     9.690    USBInterface/Inst_ft600_fifo245_core/int_addr[26]_i_1_n_0
    SLICE_X99Y36         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.489    14.264    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X99Y36         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[26]/C
                         clock pessimism              0.330    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X99Y36         FDRE (Setup_fdre_C_D)        0.034    14.593    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.373ns (7.488%)  route 4.608ns (92.512%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.683     4.698    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y49        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.204     4.902 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         3.176     8.078    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X98Y24         LUT3 (Prop_lut3_I2_O)        0.126     8.204 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.433     9.636    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X95Y35         LUT6 (Prop_lut6_I5_O)        0.043     9.679 r  USBInterface/Inst_ft600_fifo245_core/int_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.679    USBInterface/Inst_ft600_fifo245_core/int_addr[3]_i_1_n_0
    SLICE_X95Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.487    14.262    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X95Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[3]/C
                         clock pessimism              0.330    14.592    
                         clock uncertainty           -0.035    14.557    
    SLICE_X95Y35         FDRE (Setup_fdre_C_D)        0.033    14.590    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.373ns (7.508%)  route 4.595ns (92.492%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.683     4.698    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y49        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.204     4.902 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         3.176     8.078    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X98Y24         LUT3 (Prop_lut3_I2_O)        0.126     8.204 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.419     9.623    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X97Y35         LUT6 (Prop_lut6_I5_O)        0.043     9.666 r  USBInterface/Inst_ft600_fifo245_core/int_addr[19]_i_1/O
                         net (fo=1, routed)           0.000     9.666    USBInterface/Inst_ft600_fifo245_core/int_addr[19]_i_1_n_0
    SLICE_X97Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.488    14.263    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X97Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[19]/C
                         clock pessimism              0.330    14.593    
                         clock uncertainty           -0.035    14.558    
    SLICE_X97Y35         FDRE (Setup_fdre_C_D)        0.034    14.592    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.373ns (7.605%)  route 4.532ns (92.395%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.683     4.698    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y49        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.204     4.902 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         3.176     8.078    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X98Y24         LUT3 (Prop_lut3_I2_O)        0.126     8.204 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.356     9.560    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X100Y36        LUT6 (Prop_lut6_I5_O)        0.043     9.603 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_1/O
                         net (fo=1, routed)           0.000     9.603    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_1_n_0
    SLICE_X100Y36        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.489    14.264    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y36        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[31]/C
                         clock pessimism              0.330    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X100Y36        FDRE (Setup_fdre_C_D)        0.033    14.592    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.373ns (7.633%)  route 4.514ns (92.367%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.683     4.698    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y49        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.204     4.902 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         3.176     8.078    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X98Y24         LUT3 (Prop_lut3_I2_O)        0.126     8.204 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.338     9.542    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X99Y35         LUT6 (Prop_lut6_I5_O)        0.043     9.585 r  USBInterface/Inst_ft600_fifo245_core/int_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     9.585    USBInterface/Inst_ft600_fifo245_core/int_addr[30]_i_1_n_0
    SLICE_X99Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.488    14.263    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X99Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[30]/C
                         clock pessimism              0.330    14.593    
                         clock uncertainty           -0.035    14.558    
    SLICE_X99Y35         FDRE (Setup_fdre_C_D)        0.033    14.591    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.373ns (7.634%)  route 4.513ns (92.366%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.683     4.698    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y49        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.204     4.902 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         3.176     8.078    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X98Y24         LUT3 (Prop_lut3_I2_O)        0.126     8.204 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.337     9.541    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X99Y35         LUT6 (Prop_lut6_I5_O)        0.043     9.584 r  USBInterface/Inst_ft600_fifo245_core/int_addr[17]_i_1/O
                         net (fo=1, routed)           0.000     9.584    USBInterface/Inst_ft600_fifo245_core/int_addr[17]_i_1_n_0
    SLICE_X99Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.488    14.263    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X99Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[17]/C
                         clock pessimism              0.330    14.593    
                         clock uncertainty           -0.035    14.558    
    SLICE_X99Y35         FDRE (Setup_fdre_C_D)        0.034    14.592    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.373ns (7.716%)  route 4.461ns (92.284%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.683     4.698    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y49        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.204     4.902 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         3.176     8.078    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X98Y24         LUT3 (Prop_lut3_I2_O)        0.126     8.204 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.285     9.489    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X97Y35         LUT6 (Prop_lut6_I5_O)        0.043     9.532 r  USBInterface/Inst_ft600_fifo245_core/int_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     9.532    USBInterface/Inst_ft600_fifo245_core/int_addr[29]_i_1_n_0
    SLICE_X97Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.488    14.263    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X97Y35         FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[29]/C
                         clock pessimism              0.330    14.593    
                         clock uncertainty           -0.035    14.558    
    SLICE_X97Y35         FDRE (Setup_fdre_C_D)        0.034    14.592    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/int_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.373ns (7.745%)  route 4.443ns (92.255%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.683     4.698    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X107Y49        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.204     4.902 f  USBInterface/Inst_ft600_fifo245_core/int_reset_reg/Q
                         net (fo=129, routed)         3.176     8.078    USBInterface/Inst_ft600_fifo245_core/int_reset_reg_n_0
    SLICE_X98Y24         LUT3 (Prop_lut3_I2_O)        0.126     8.204 r  USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7/O
                         net (fo=32, routed)          1.267     9.471    USBInterface/Inst_ft600_fifo245_core/int_addr[31]_i_7_n_0
    SLICE_X100Y37        LUT6 (Prop_lut6_I5_O)        0.043     9.514 r  USBInterface/Inst_ft600_fifo245_core/int_addr[18]_i_1/O
                         net (fo=1, routed)           0.000     9.514    USBInterface/Inst_ft600_fifo245_core/int_addr[18]_i_1_n_0
    SLICE_X100Y37        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.489    14.264    USBInterface/Inst_ft600_fifo245_core/FTDI_CLK
    SLICE_X100Y37        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/int_addr_reg[18]/C
                         clock pessimism              0.330    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X100Y37        FDRE (Setup_fdre_C_D)        0.034    14.593    USBInterface/Inst_ft600_fifo245_core/int_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.672     1.918    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y18         FDRE (Prop_fdre_C_Q)         0.100     2.018 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     2.073    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X79Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.909     2.394    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.476     1.918    
    SLICE_X79Y18         FDRE (Hold_fdre_C_D)         0.047     1.965    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.672     1.918    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y18         FDRE (Prop_fdre_C_Q)         0.100     2.018 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     2.073    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X79Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.909     2.394    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.476     1.918    
    SLICE_X79Y18         FDRE (Hold_fdre_C_D)         0.047     1.965    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.673     1.919    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y17         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y17         FDRE (Prop_fdre_C_Q)         0.100     2.019 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.074    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X79Y17         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.910     2.395    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y17         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.476     1.919    
    SLICE_X79Y17         FDRE (Hold_fdre_C_D)         0.047     1.966    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y16         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.076    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X81Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.476     1.921    
    SLICE_X81Y16         FDRE (Hold_fdre_C_D)         0.047     1.968    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.673     1.919    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y17         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y17         FDRE (Prop_fdre_C_Q)         0.100     2.019 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.074    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X79Y17         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.910     2.395    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X79Y17         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.476     1.919    
    SLICE_X79Y17         FDRE (Hold_fdre_C_D)         0.047     1.966    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.680     1.926    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X89Y15         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y15         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.081    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X89Y15         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.917     2.402    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X89Y15         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.476     1.926    
    SLICE_X89Y15         FDRE (Hold_fdre_C_D)         0.047     1.973    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.676     1.922    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y15         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y15         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.077    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X81Y15         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.913     2.398    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y15         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.476     1.922    
    SLICE_X81Y15         FDRE (Hold_fdre_C_D)         0.047     1.969    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.030%)  route 0.054ns (34.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.655     1.901    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X106Y79        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDRE (Prop_fdre_C_Q)         0.100     2.001 r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[19]/Q
                         net (fo=1, routed)           0.054     2.055    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg_n_0_[19]
    SLICE_X107Y79        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.873     2.358    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/FTDI_CLK
    SLICE_X107Y79        FDRE                                         r  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[19]/C
                         clock pessimism             -0.446     1.912    
    SLICE_X107Y79        FDRE (Hold_fdre_C_D)         0.033     1.945    USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.672     1.918    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y18         FDRE (Prop_fdre_C_Q)         0.100     2.018 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.073    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X79Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.909     2.394    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.476     1.918    
    SLICE_X79Y18         FDRE (Hold_fdre_C_D)         0.044     1.962    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.675     1.921    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y16         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     2.076    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X81Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.912     2.397    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.476     1.921    
    SLICE_X81Y16         FDRE (Hold_fdre_C_D)         0.044     1.965    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ftdi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FTDI_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y6    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y12   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3  FTDI_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X94Y81   USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[127]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X106Y82  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[158]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X106Y75  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[233]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X106Y75  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[235]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X106Y77  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[238]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X106Y77  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[239]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X102Y81  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[252]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X80Y17   USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X80Y16   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X80Y16   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X81Y16   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X81Y16   USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X105Y77  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK5_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X105Y77  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK8_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X105Y77  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK8_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X105Y77  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/SHA_CHECK8_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X106Y75  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[233]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X94Y81   USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[125]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X94Y81   USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[127]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X104Y77  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[128]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X108Y75  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[130]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X104Y77  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[132]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X108Y75  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[133]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X104Y77  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[134]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X104Y77  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[135]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X108Y75  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[137]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X108Y75  USBInterface/Inst_ft600_fifo245_core/SEC_SYS/EEPROM_SHA_reg[139]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack       15.323ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.323ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.570ns  (logic 0.204ns (35.820%)  route 0.366ns (64.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X105Y120       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.366     0.570    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X106Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X106Y119       FDRE (Setup_fdre_C_D)       -0.088    15.893    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.893    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                 15.323    

Slack (MET) :             15.373ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.605ns  (logic 0.259ns (42.832%)  route 0.346ns (57.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X104Y120       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.346     0.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X105Y121       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X105Y121       FDRE (Setup_fdre_C_D)       -0.003    15.978    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.978    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 15.373    

Slack (MET) :             15.376ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.600ns  (logic 0.223ns (37.162%)  route 0.377ns (62.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X105Y120       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.377     0.600    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X107Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)       -0.005    15.976    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.976    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                 15.376    

Slack (MET) :             15.376ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.520ns  (logic 0.236ns (45.394%)  route 0.284ns (54.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X104Y120       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.284     0.520    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X106Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)       -0.085    15.896    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.896    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                 15.376    

Slack (MET) :             15.391ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.504ns  (logic 0.204ns (40.493%)  route 0.300ns (59.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X105Y120       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.300     0.504    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X106Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X106Y119       FDRE (Setup_fdre_C_D)       -0.086    15.895    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.895    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                 15.391    

Slack (MET) :             15.412ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.484ns  (logic 0.204ns (42.183%)  route 0.280ns (57.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X105Y120       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.280     0.484    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X106Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)       -0.085    15.896    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.896    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 15.412    

Slack (MET) :             15.474ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.501ns  (logic 0.223ns (44.526%)  route 0.278ns (55.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X105Y120       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.278     0.501    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X106Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X106Y119       FDRE (Setup_fdre_C_D)       -0.006    15.975    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                 15.474    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.499ns  (logic 0.223ns (44.671%)  route 0.276ns (55.329%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y119                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X105Y119       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.276     0.499    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X106Y119       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X106Y119       FDRE (Setup_fdre_C_D)       -0.005    15.976    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.976    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.479ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             D_LVDS_DCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.981ns  (MaxDelay Path 15.981ns)
  Data Path Delay:        0.496ns  (logic 0.223ns (44.938%)  route 0.273ns (55.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.981ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X105Y120       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.273     0.496    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X106Y120       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.981    15.981    
    SLICE_X106Y120       FDRE (Setup_fdre_C_D)       -0.006    15.975    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 15.479    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.842ns  (logic 0.309ns (4.516%)  route 6.533ns (95.484%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.518    38.702    adcs/CK_CONFIG_DONE
    SLICE_X94Y106        LUT6 (Prop_lut6_I0_O)        0.043    38.745 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.102    39.846    adcs/delay_rs0
    SLICE_X89Y107        LUT2 (Prop_lut2_I0_O)        0.043    39.889 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          0.913    40.803    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  adcs/aaprog.delay_rs_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X88Y109        FDRE                                         r  adcs/aaprog.delay_rs_reg[13]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X88Y109        FDRE (Setup_fdre_C_R)       -0.281    46.134    adcs/aaprog.delay_rs_reg[13]
  -------------------------------------------------------------------
                         required time                         46.134    
                         arrival time                         -40.803    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.842ns  (logic 0.309ns (4.516%)  route 6.533ns (95.484%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.518    38.702    adcs/CK_CONFIG_DONE
    SLICE_X94Y106        LUT6 (Prop_lut6_I0_O)        0.043    38.745 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.102    39.846    adcs/delay_rs0
    SLICE_X89Y107        LUT2 (Prop_lut2_I0_O)        0.043    39.889 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          0.913    40.803    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X88Y109        FDRE                                         r  adcs/aaprog.delay_rs_reg[14]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X88Y109        FDRE (Setup_fdre_C_R)       -0.281    46.134    adcs/aaprog.delay_rs_reg[14]
  -------------------------------------------------------------------
                         required time                         46.134    
                         arrival time                         -40.803    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.842ns  (logic 0.309ns (4.516%)  route 6.533ns (95.484%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.518    38.702    adcs/CK_CONFIG_DONE
    SLICE_X94Y106        LUT6 (Prop_lut6_I0_O)        0.043    38.745 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.102    39.846    adcs/delay_rs0
    SLICE_X89Y107        LUT2 (Prop_lut2_I0_O)        0.043    39.889 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          0.913    40.803    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  adcs/aaprog.delay_rs_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X88Y109        FDRE                                         r  adcs/aaprog.delay_rs_reg[15]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X88Y109        FDRE (Setup_fdre_C_R)       -0.281    46.134    adcs/aaprog.delay_rs_reg[15]
  -------------------------------------------------------------------
                         required time                         46.134    
                         arrival time                         -40.803    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.664ns  (logic 0.309ns (4.637%)  route 6.355ns (95.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.518    38.702    adcs/CK_CONFIG_DONE
    SLICE_X94Y106        LUT6 (Prop_lut6_I0_O)        0.043    38.745 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.102    39.846    adcs/delay_rs0
    SLICE_X89Y107        LUT2 (Prop_lut2_I0_O)        0.043    39.889 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          0.735    40.624    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X88Y108        FDRE                                         r  adcs/aaprog.delay_rs_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X88Y108        FDRE                                         r  adcs/aaprog.delay_rs_reg[10]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X88Y108        FDRE (Setup_fdre_C_R)       -0.281    46.134    adcs/aaprog.delay_rs_reg[10]
  -------------------------------------------------------------------
                         required time                         46.134    
                         arrival time                         -40.624    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.664ns  (logic 0.309ns (4.637%)  route 6.355ns (95.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.518    38.702    adcs/CK_CONFIG_DONE
    SLICE_X94Y106        LUT6 (Prop_lut6_I0_O)        0.043    38.745 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.102    39.846    adcs/delay_rs0
    SLICE_X89Y107        LUT2 (Prop_lut2_I0_O)        0.043    39.889 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          0.735    40.624    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X88Y108        FDRE                                         r  adcs/aaprog.delay_rs_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X88Y108        FDRE                                         r  adcs/aaprog.delay_rs_reg[11]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X88Y108        FDRE (Setup_fdre_C_R)       -0.281    46.134    adcs/aaprog.delay_rs_reg[11]
  -------------------------------------------------------------------
                         required time                         46.134    
                         arrival time                         -40.624    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.664ns  (logic 0.309ns (4.637%)  route 6.355ns (95.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.518    38.702    adcs/CK_CONFIG_DONE
    SLICE_X94Y106        LUT6 (Prop_lut6_I0_O)        0.043    38.745 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.102    39.846    adcs/delay_rs0
    SLICE_X89Y107        LUT2 (Prop_lut2_I0_O)        0.043    39.889 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          0.735    40.624    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X88Y108        FDRE                                         r  adcs/aaprog.delay_rs_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X88Y108        FDRE                                         r  adcs/aaprog.delay_rs_reg[12]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X88Y108        FDRE (Setup_fdre_C_R)       -0.281    46.134    adcs/aaprog.delay_rs_reg[12]
  -------------------------------------------------------------------
                         required time                         46.134    
                         arrival time                         -40.624    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.664ns  (logic 0.309ns (4.637%)  route 6.355ns (95.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 46.336 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.518    38.702    adcs/CK_CONFIG_DONE
    SLICE_X94Y106        LUT6 (Prop_lut6_I0_O)        0.043    38.745 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.102    39.846    adcs/delay_rs0
    SLICE_X89Y107        LUT2 (Prop_lut2_I0_O)        0.043    39.889 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          0.735    40.624    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X88Y108        FDRE                                         r  adcs/aaprog.delay_rs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.149    46.336    adcs/dcm_ref_n_2
    SLICE_X88Y108        FDRE                                         r  adcs/aaprog.delay_rs_reg[9]/C
                         clock pessimism              0.232    46.569    
                         clock uncertainty           -0.154    46.415    
    SLICE_X88Y108        FDRE (Setup_fdre_C_R)       -0.281    46.134    adcs/aaprog.delay_rs_reg[9]
  -------------------------------------------------------------------
                         required time                         46.134    
                         arrival time                         -40.624    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.574ns  (logic 0.309ns (4.700%)  route 6.265ns (95.300%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.518    38.702    adcs/CK_CONFIG_DONE
    SLICE_X94Y106        LUT6 (Prop_lut6_I0_O)        0.043    38.745 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.102    39.846    adcs/delay_rs0
    SLICE_X89Y107        LUT2 (Prop_lut2_I0_O)        0.043    39.889 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          0.646    40.535    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X88Y107        FDRE                                         r  adcs/aaprog.delay_rs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X88Y107        FDRE                                         r  adcs/aaprog.delay_rs_reg[6]/C
                         clock pessimism              0.232    46.570    
                         clock uncertainty           -0.154    46.416    
    SLICE_X88Y107        FDRE (Setup_fdre_C_R)       -0.281    46.135    adcs/aaprog.delay_rs_reg[6]
  -------------------------------------------------------------------
                         required time                         46.135    
                         arrival time                         -40.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.574ns  (logic 0.309ns (4.700%)  route 6.265ns (95.300%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.518    38.702    adcs/CK_CONFIG_DONE
    SLICE_X94Y106        LUT6 (Prop_lut6_I0_O)        0.043    38.745 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.102    39.846    adcs/delay_rs0
    SLICE_X89Y107        LUT2 (Prop_lut2_I0_O)        0.043    39.889 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          0.646    40.535    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X88Y107        FDRE                                         r  adcs/aaprog.delay_rs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X88Y107        FDRE                                         r  adcs/aaprog.delay_rs_reg[7]/C
                         clock pessimism              0.232    46.570    
                         clock uncertainty           -0.154    46.416    
    SLICE_X88Y107        FDRE (Setup_fdre_C_R)       -0.281    46.135    adcs/aaprog.delay_rs_reg[7]
  -------------------------------------------------------------------
                         required time                         46.135    
                         arrival time                         -40.535    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.delay_rs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.574ns  (logic 0.309ns (4.700%)  route 6.265ns (95.300%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 46.337 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.518    38.702    adcs/CK_CONFIG_DONE
    SLICE_X94Y106        LUT6 (Prop_lut6_I0_O)        0.043    38.745 r  adcs/aaprog.delay_rs[15]_i_2/O
                         net (fo=17, routed)          1.102    39.846    adcs/delay_rs0
    SLICE_X89Y107        LUT2 (Prop_lut2_I0_O)        0.043    39.889 r  adcs/aaprog.delay_rs[15]_i_1/O
                         net (fo=14, routed)          0.646    40.535    adcs/aaprog.delay_rs[15]_i_1_n_0
    SLICE_X88Y107        FDRE                                         r  adcs/aaprog.delay_rs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.150    46.337    adcs/dcm_ref_n_2
    SLICE_X88Y107        FDRE                                         r  adcs/aaprog.delay_rs_reg[8]/C
                         clock pessimism              0.232    46.570    
                         clock uncertainty           -0.154    46.416    
    SLICE_X88Y107        FDRE (Setup_fdre_C_R)       -0.281    46.135    adcs/aaprog.delay_rs_reg[8]
  -------------------------------------------------------------------
                         required time                         46.135    
                         arrival time                         -40.535    
  -------------------------------------------------------------------
                         slack                                  5.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.sSserdes1_delaylock_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.178ns (5.088%)  route 3.321ns (94.912%))
  Logic Levels:           0  
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.975ns
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.149     3.596    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.178     3.774 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.321     7.095    adcs/CK_CONFIG_DONE
    SLICE_X100Y113       FDRE                                         r  adcs/aaprog.sSserdes1_delaylock_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.280     6.975    adcs/dcm_ref_n_2
    SLICE_X100Y113       FDRE                                         r  adcs/aaprog.sSserdes1_delaylock_reg/C
                         clock pessimism             -0.232     6.742    
                         clock uncertainty            0.154     6.896    
    SLICE_X100Y113       FDRE (Hold_fdre_C_CE)        0.028     6.924    adcs/aaprog.sSserdes1_delaylock_reg
  -------------------------------------------------------------------
                         required time                         -6.924    
                         arrival time                           7.095    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.sserdes1_delaylock_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.178ns (4.908%)  route 3.449ns (95.092%))
  Logic Levels:           0  
  Clock Path Skew:        3.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.027ns
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.149     3.596    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.178     3.774 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.449     7.223    adcs/CK_CONFIG_DONE
    SLICE_X102Y113       FDRE                                         r  adcs/aaprog.sserdes1_delaylock_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.332     7.027    adcs/dcm_ref_n_2
    SLICE_X102Y113       FDRE                                         r  adcs/aaprog.sserdes1_delaylock_reg/C
                         clock pessimism             -0.232     6.794    
                         clock uncertainty            0.154     6.948    
    SLICE_X102Y113       FDRE (Hold_fdre_C_CE)        0.028     6.976    adcs/aaprog.sserdes1_delaylock_reg
  -------------------------------------------------------------------
                         required time                         -6.976    
                         arrival time                           7.223    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.sbitlock1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.178ns (4.814%)  route 3.519ns (95.186%))
  Logic Levels:           0  
  Clock Path Skew:        3.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.149     3.596    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.178     3.774 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.519     7.294    adcs/CK_CONFIG_DONE
    SLICE_X100Y106       FDRE                                         r  adcs/aaprog.sbitlock1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X100Y106       FDRE                                         r  adcs/aaprog.sbitlock1_reg/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X100Y106       FDRE (Hold_fdre_C_CE)        0.028     6.928    adcs/aaprog.sbitlock1_reg
  -------------------------------------------------------------------
                         required time                         -6.928    
                         arrival time                           7.294    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.serdes_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.214ns (5.531%)  route 3.655ns (94.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.149     3.596    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.178     3.774 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.655     7.429    adcs/CK_CONFIG_DONE
    SLICE_X99Y107        LUT6 (Prop_lut6_I0_O)        0.036     7.465 r  adcs/aaprog.serdes_reset_i_1/O
                         net (fo=1, routed)           0.000     7.465    adcs/aaprog.serdes_reset_i_1_n_0
    SLICE_X99Y107        FDRE                                         r  adcs/aaprog.serdes_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X99Y107        FDRE                                         r  adcs/aaprog.serdes_reset_reg/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X99Y107        FDRE (Hold_fdre_C_D)         0.153     7.053    adcs/aaprog.serdes_reset_reg
  -------------------------------------------------------------------
                         required time                         -7.053    
                         arrival time                           7.465    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.sinitialized1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.178ns (4.738%)  route 3.579ns (95.262%))
  Logic Levels:           0  
  Clock Path Skew:        3.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.963ns
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.149     3.596    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.178     3.774 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.579     7.353    adcs/CK_CONFIG_DONE
    SLICE_X94Y127        FDRE                                         r  adcs/aaprog.sinitialized1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.268     6.963    adcs/dcm_ref_n_2
    SLICE_X94Y127        FDRE                                         r  adcs/aaprog.sinitialized1_reg/C
                         clock pessimism             -0.232     6.730    
                         clock uncertainty            0.154     6.884    
    SLICE_X94Y127        FDRE (Hold_fdre_C_CE)        0.040     6.924    adcs/aaprog.sinitialized1_reg
  -------------------------------------------------------------------
                         required time                         -6.924    
                         arrival time                           7.353    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.ssbitlock1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.178ns (4.698%)  route 3.611ns (95.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.980ns
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.149     3.596    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.178     3.774 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.611     7.385    adcs/CK_CONFIG_DONE
    SLICE_X100Y104       FDRE                                         r  adcs/aaprog.ssbitlock1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X100Y104       FDRE                                         r  adcs/aaprog.ssbitlock1_reg/C
                         clock pessimism             -0.232     6.747    
                         clock uncertainty            0.154     6.901    
    SLICE_X100Y104       FDRE (Hold_fdre_C_CE)        0.028     6.929    adcs/aaprog.ssbitlock1_reg
  -------------------------------------------------------------------
                         required time                         -6.929    
                         arrival time                           7.385    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.serdes_ioreset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.214ns (5.403%)  route 3.747ns (94.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.149     3.596    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.178     3.774 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.747     7.521    adcs/CK_CONFIG_DONE
    SLICE_X99Y107        LUT6 (Prop_lut6_I0_O)        0.036     7.557 r  adcs/aaprog.serdes_ioreset_i_1/O
                         net (fo=1, routed)           0.000     7.557    adcs/aaprog.serdes_ioreset_i_1_n_0
    SLICE_X99Y107        FDRE                                         r  adcs/aaprog.serdes_ioreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X99Y107        FDRE                                         r  adcs/aaprog.serdes_ioreset_reg/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X99Y107        FDRE (Hold_fdre_C_D)         0.154     7.054    adcs/aaprog.serdes_ioreset_reg
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           7.557    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.ssinitialized1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.178ns (4.611%)  route 3.682ns (95.389%))
  Logic Levels:           0  
  Clock Path Skew:        3.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.979ns
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.149     3.596    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.178     3.774 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.682     7.456    adcs/CK_CONFIG_DONE
    SLICE_X94Y105        FDRE                                         r  adcs/aaprog.ssinitialized1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.284     6.979    adcs/dcm_ref_n_2
    SLICE_X94Y105        FDRE                                         r  adcs/aaprog.ssinitialized1_reg/C
                         clock pessimism             -0.232     6.746    
                         clock uncertainty            0.154     6.900    
    SLICE_X94Y105        FDRE (Hold_fdre_C_CE)        0.040     6.940    adcs/aaprog.ssinitialized1_reg
  -------------------------------------------------------------------
                         required time                         -6.940    
                         arrival time                           7.456    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADCnew_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.214ns (5.326%)  route 3.804ns (94.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.980ns
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.149     3.596    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.178     3.774 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.804     7.578    adcs/CK_CONFIG_DONE
    SLICE_X101Y103       LUT6 (Prop_lut6_I0_O)        0.036     7.614 r  adcs/aaprog.SMADCnew[0]_i_1/O
                         net (fo=1, routed)           0.000     7.614    adcs/aaprog.SMADCnew[0]_i_1_n_0
    SLICE_X101Y103       FDRE                                         r  adcs/aaprog.SMADCnew_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.285     6.980    adcs/dcm_ref_n_2
    SLICE_X101Y103       FDRE                                         r  adcs/aaprog.SMADCnew_reg[0]/C
                         clock pessimism             -0.232     6.747    
                         clock uncertainty            0.154     6.901    
    SLICE_X101Y103       FDRE (Hold_fdre_C_D)         0.153     7.054    adcs/aaprog.SMADCnew_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           7.614    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADCnew_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.214ns (5.124%)  route 3.963ns (94.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.032ns
    Source Clock Delay      (SCD):    3.596ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536     0.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828     2.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.149     3.596    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.178     3.774 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          3.963     7.737    adcs/CK_CONFIG_DONE
    SLICE_X103Y102       LUT6 (Prop_lut6_I0_O)        0.036     7.773 r  adcs/aaprog.SMADCnew[3]_i_1/O
                         net (fo=1, routed)           0.000     7.773    adcs/aaprog.SMADCnew[3]_i_1_n_0
    SLICE_X103Y102       FDRE                                         r  adcs/aaprog.SMADCnew_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643     0.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944     2.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.403     4.083    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.160 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.442     5.602    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.695 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.337     7.032    adcs/dcm_ref_n_2
    SLICE_X103Y102       FDRE                                         r  adcs/aaprog.SMADCnew_reg[3]/C
                         clock pessimism             -0.232     6.799    
                         clock uncertainty            0.154     6.953    
    SLICE_X103Y102       FDRE (Hold_fdre_C_D)         0.154     7.107    adcs/aaprog.SMADCnew_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.107    
                         arrival time                           7.773    
  -------------------------------------------------------------------
                         slack                                  0.666    





---------------------------------------------------------------------------------------------------
From Clock:  D_LVDS_DCLK
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        5.467ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.694ns  (logic 0.236ns (34.018%)  route 0.458ns (65.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y17                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X78Y17         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.458     0.694    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X79Y17         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X79Y17         FDRE (Setup_fdre_C_D)       -0.089     6.161    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.161    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.586ns  (logic 0.236ns (40.247%)  route 0.350ns (59.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y17                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X78Y17         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.350     0.586    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X79Y17         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X79Y17         FDRE (Setup_fdre_C_D)       -0.092     6.158    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.506ns  (logic 0.204ns (40.353%)  route 0.302ns (59.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y15                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X83Y15         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.302     0.506    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X80Y15         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X80Y15         FDRE (Setup_fdre_C_D)       -0.114     6.136    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.136    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.514ns  (logic 0.236ns (45.911%)  route 0.278ns (54.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y19                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X78Y19         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.278     0.514    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X79Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X79Y18         FDRE (Setup_fdre_C_D)       -0.089     6.161    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.161    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.499ns  (logic 0.236ns (47.264%)  route 0.263ns (52.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y19                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X78Y19         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.263     0.499    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X79Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X79Y18         FDRE (Setup_fdre_C_D)       -0.092     6.158    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.158    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.611%)  route 0.275ns (57.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y16                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X83Y16         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.275     0.479    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X81Y16         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X81Y16         FDRE (Setup_fdre_C_D)       -0.093     6.157    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.563ns  (logic 0.259ns (46.035%)  route 0.304ns (53.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y19                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X78Y19         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.304     0.563    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X80Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X80Y18         FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.550ns  (logic 0.259ns (47.097%)  route 0.291ns (52.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y17                                      0.000     0.000 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X78Y17         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.291     0.550    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X79Y17         FDRE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X79Y17         FDRE (Setup_fdre_C_D)       -0.010     6.240    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.240    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.534ns  (logic 0.259ns (48.466%)  route 0.275ns (51.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y17                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X78Y17         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.275     0.534    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X80Y17         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X80Y17         FDRE (Setup_fdre_C_D)       -0.009     6.241    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_ftdi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.530ns  (logic 0.259ns (48.830%)  route 0.271ns (51.170%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y19                                      0.000     0.000 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X78Y19         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.271     0.530    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X79Y18         FDRE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X79Y18         FDRE (Setup_fdre_C_D)       -0.010     6.240    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.240    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  5.710    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack       14.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.849ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.259ns (31.209%)  route 0.571ns (68.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.563     3.226    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.259     3.485 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.571     4.056    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X106Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X106Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X106Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.905    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                 14.849    

Slack (MET) :             14.849ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.259ns (31.209%)  route 0.571ns (68.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.563     3.226    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.259     3.485 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.571     4.056    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X106Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X106Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X106Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.905    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                 14.849    

Slack (MET) :             14.911ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.259ns (32.343%)  route 0.542ns (67.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 18.845 - 15.981 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.563     3.226    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.259     3.485 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.542     4.027    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.509    18.845    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.340    19.185    
                         clock uncertainty           -0.035    19.150    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.938    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                 14.911    

Slack (MET) :             14.911ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.259ns (32.343%)  route 0.542ns (67.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 18.845 - 15.981 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.563     3.226    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.259     3.485 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.542     4.027    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.509    18.845    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.340    19.185    
                         clock uncertainty           -0.035    19.150    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.938    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                 14.911    

Slack (MET) :             14.911ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.259ns (32.343%)  route 0.542ns (67.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 18.845 - 15.981 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.563     3.226    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.259     3.485 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.542     4.027    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.509    18.845    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.340    19.185    
                         clock uncertainty           -0.035    19.150    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.938    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                 14.911    

Slack (MET) :             14.911ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.259ns (32.343%)  route 0.542ns (67.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 18.845 - 15.981 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.563     3.226    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.259     3.485 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.542     4.027    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.509    18.845    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.340    19.185    
                         clock uncertainty           -0.035    19.150    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.938    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                 14.911    

Slack (MET) :             14.911ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.259ns (32.343%)  route 0.542ns (67.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 18.845 - 15.981 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.563     3.226    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.259     3.485 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.542     4.027    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.509    18.845    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.340    19.185    
                         clock uncertainty           -0.035    19.150    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.938    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                 14.911    

Slack (MET) :             14.911ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.259ns (32.343%)  route 0.542ns (67.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 18.845 - 15.981 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.563     3.226    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.259     3.485 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.542     4.027    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.509    18.845    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.340    19.185    
                         clock uncertainty           -0.035    19.150    
    SLICE_X105Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.938    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                 14.911    

Slack (MET) :             15.001ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.259ns (38.218%)  route 0.419ns (61.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.563     3.226    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.259     3.485 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.419     3.904    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.905    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                 15.001    

Slack (MET) :             15.001ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.981ns  (ADC_DESER1_n_1 rise@15.981ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.259ns (38.218%)  route 0.419ns (61.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 18.844 - 15.981 ) 
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.911    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.577 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.013    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.663 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.563     3.226    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.259     3.485 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.419     3.904    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                     15.981    15.981 r  
    AA4                                               0.000    15.981 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000    15.981    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.809    16.790 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000    16.790    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    17.365 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357    17.722    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    18.336 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.508    18.844    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.308    19.152    
                         clock uncertainty           -0.035    19.117    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.212    18.905    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                 15.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.308%)  route 0.110ns (54.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDPE (Prop_fdpe_C_Q)         0.091     1.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.110     1.562    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X103Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.210     1.395    
    SLICE_X103Y125       FDCE (Remov_fdce_C_CLR)     -0.107     1.288    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.308%)  route 0.110ns (54.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDPE (Prop_fdpe_C_Q)         0.091     1.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.110     1.562    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X103Y125       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.297     1.605    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y125       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.210     1.395    
    SLICE_X103Y125       FDCE (Remov_fdce_C_CLR)     -0.107     1.288    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.839%)  route 0.099ns (48.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.264     1.362    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.107     1.469 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.099     1.568    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X104Y127       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.300     1.608    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X104Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.233     1.375    
    SLICE_X104Y127       FDPE (Remov_fdpe_C_PRE)     -0.088     1.287    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.839%)  route 0.099ns (48.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.264     1.362    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       FDPE (Prop_fdpe_C_Q)         0.107     1.469 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.099     1.568    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X104Y127       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.300     1.608    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X104Y127       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.233     1.375    
    SLICE_X104Y127       FDPE (Remov_fdpe_C_PRE)     -0.088     1.287    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.390%)  route 0.152ns (62.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDPE (Prop_fdpe_C_Q)         0.091     1.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.152     1.604    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y126       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.210     1.396    
    SLICE_X104Y126       FDCE (Remov_fdce_C_CLR)     -0.088     1.308    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.390%)  route 0.152ns (62.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDPE (Prop_fdpe_C_Q)         0.091     1.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.152     1.604    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y126       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.210     1.396    
    SLICE_X104Y126       FDCE (Remov_fdce_C_CLR)     -0.088     1.308    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.390%)  route 0.152ns (62.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDPE (Prop_fdpe_C_Q)         0.091     1.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.152     1.604    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y126       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.210     1.396    
    SLICE_X104Y126       FDPE (Remov_fdpe_C_PRE)     -0.090     1.306    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.390%)  route 0.152ns (62.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDPE (Prop_fdpe_C_Q)         0.091     1.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.152     1.604    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y126       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.210     1.396    
    SLICE_X104Y126       FDPE (Remov_fdpe_C_PRE)     -0.090     1.306    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.390%)  route 0.152ns (62.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDPE (Prop_fdpe_C_Q)         0.091     1.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.152     1.604    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y126       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.210     1.396    
    SLICE_X104Y126       FDPE (Remov_fdpe_C_PRE)     -0.090     1.306    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@6.849ns period=15.981ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.390%)  route 0.152ns (62.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.394    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.658 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.875    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.098 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.263     1.361    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X102Y124       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDPE (Prop_fdpe_C_Q)         0.091     1.452 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.152     1.604    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X104Y126       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_1_CLK_A_P
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.475     0.475 r  adcs/adc_interface1/ADC_CLOCK_BUFFER/O
                         net (fo=1, routed)           0.000     0.475    adcs/adc_interface1/ADC_DESER1/ADC_BIT_CLOCKii
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.806 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.057    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.308 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=1390, routed)        0.298     1.606    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y126       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.210     1.396    
    SLICE_X104Y126       FDPE (Remov_fdpe_C_PRE)     -0.090     1.306    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  D_LVDS_DCLK
  To Clock:  D_LVDS_DCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U49/U0/COUNTER_REGISTER_reg[24]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.991ns  (logic 0.622ns (15.585%)  route 3.369ns (84.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 15.402 - 11.250 ) 
    Source Clock Delay      (SCD):    4.545ns = ( 9.545 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.594     9.545    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y4          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.167 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         3.369    13.536    U49/U0/doutb[0]
    SLICE_X62Y33         FDCE                                         f  U49/U0/COUNTER_REGISTER_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.429    15.402    U49/U0/lopt
    SLICE_X62Y33         FDCE                                         r  U49/U0/COUNTER_REGISTER_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.720    
                         clock uncertainty           -0.035    15.685    
    SLICE_X62Y33         FDCE (Recov_fdce_C_CLR)     -0.151    15.534    U49/U0/COUNTER_REGISTER_reg[24]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U49/U0/COUNTER_REGISTER_reg[25]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.991ns  (logic 0.622ns (15.585%)  route 3.369ns (84.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 15.402 - 11.250 ) 
    Source Clock Delay      (SCD):    4.545ns = ( 9.545 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.594     9.545    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y4          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.167 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         3.369    13.536    U49/U0/doutb[0]
    SLICE_X62Y33         FDCE                                         f  U49/U0/COUNTER_REGISTER_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.429    15.402    U49/U0/lopt
    SLICE_X62Y33         FDCE                                         r  U49/U0/COUNTER_REGISTER_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.720    
                         clock uncertainty           -0.035    15.685    
    SLICE_X62Y33         FDCE (Recov_fdce_C_CLR)     -0.151    15.534    U49/U0/COUNTER_REGISTER_reg[25]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U49/U0/COUNTER_REGISTER_reg[26]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.991ns  (logic 0.622ns (15.585%)  route 3.369ns (84.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 15.402 - 11.250 ) 
    Source Clock Delay      (SCD):    4.545ns = ( 9.545 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.594     9.545    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y4          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.167 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         3.369    13.536    U49/U0/doutb[0]
    SLICE_X62Y33         FDCE                                         f  U49/U0/COUNTER_REGISTER_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.429    15.402    U49/U0/lopt
    SLICE_X62Y33         FDCE                                         r  U49/U0/COUNTER_REGISTER_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.720    
                         clock uncertainty           -0.035    15.685    
    SLICE_X62Y33         FDCE (Recov_fdce_C_CLR)     -0.151    15.534    U49/U0/COUNTER_REGISTER_reg[26]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U49/U0/COUNTER_REGISTER_reg[27]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.991ns  (logic 0.622ns (15.585%)  route 3.369ns (84.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 15.402 - 11.250 ) 
    Source Clock Delay      (SCD):    4.545ns = ( 9.545 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.594     9.545    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y4          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.167 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         3.369    13.536    U49/U0/doutb[0]
    SLICE_X62Y33         FDCE                                         f  U49/U0/COUNTER_REGISTER_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.429    15.402    U49/U0/lopt
    SLICE_X62Y33         FDCE                                         r  U49/U0/COUNTER_REGISTER_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.720    
                         clock uncertainty           -0.035    15.685    
    SLICE_X62Y33         FDCE (Recov_fdce_C_CLR)     -0.151    15.534    U49/U0/COUNTER_REGISTER_reg[27]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U0/COUNTER_REGISTER_reg[24]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.760ns  (logic 0.622ns (16.545%)  route 3.138ns (83.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 15.398 - 11.250 ) 
    Source Clock Delay      (SCD):    4.545ns = ( 9.545 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.594     9.545    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y4          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.167 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         3.138    13.304    U0/doutb[0]
    SLICE_X61Y32         FDCE                                         f  U0/COUNTER_REGISTER_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.425    15.398    U0/lopt
    SLICE_X61Y32         FDCE                                         r  U0/COUNTER_REGISTER_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.716    
                         clock uncertainty           -0.035    15.681    
    SLICE_X61Y32         FDCE (Recov_fdce_C_CLR)     -0.208    15.473    U0/COUNTER_REGISTER_reg[24]
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                         -13.304    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U0/COUNTER_REGISTER_reg[25]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.760ns  (logic 0.622ns (16.545%)  route 3.138ns (83.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 15.398 - 11.250 ) 
    Source Clock Delay      (SCD):    4.545ns = ( 9.545 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.594     9.545    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y4          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.167 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         3.138    13.304    U0/doutb[0]
    SLICE_X61Y32         FDCE                                         f  U0/COUNTER_REGISTER_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.425    15.398    U0/lopt
    SLICE_X61Y32         FDCE                                         r  U0/COUNTER_REGISTER_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.716    
                         clock uncertainty           -0.035    15.681    
    SLICE_X61Y32         FDCE (Recov_fdce_C_CLR)     -0.208    15.473    U0/COUNTER_REGISTER_reg[25]
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                         -13.304    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U0/COUNTER_REGISTER_reg[26]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.760ns  (logic 0.622ns (16.545%)  route 3.138ns (83.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 15.398 - 11.250 ) 
    Source Clock Delay      (SCD):    4.545ns = ( 9.545 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.594     9.545    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y4          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.167 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         3.138    13.304    U0/doutb[0]
    SLICE_X61Y32         FDCE                                         f  U0/COUNTER_REGISTER_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.425    15.398    U0/lopt
    SLICE_X61Y32         FDCE                                         r  U0/COUNTER_REGISTER_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.716    
                         clock uncertainty           -0.035    15.681    
    SLICE_X61Y32         FDCE (Recov_fdce_C_CLR)     -0.208    15.473    U0/COUNTER_REGISTER_reg[26]
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                         -13.304    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U0/COUNTER_REGISTER_reg[27]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.760ns  (logic 0.622ns (16.545%)  route 3.138ns (83.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 15.398 - 11.250 ) 
    Source Clock Delay      (SCD):    4.545ns = ( 9.545 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.594     9.545    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y4          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.167 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         3.138    13.304    U0/doutb[0]
    SLICE_X61Y32         FDCE                                         f  U0/COUNTER_REGISTER_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.425    15.398    U0/lopt
    SLICE_X61Y32         FDCE                                         r  U0/COUNTER_REGISTER_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.716    
                         clock uncertainty           -0.035    15.681    
    SLICE_X61Y32         FDCE (Recov_fdce_C_CLR)     -0.208    15.473    U0/COUNTER_REGISTER_reg[27]
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                         -13.304    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U0/COUNTER_REGISTER_reg[20]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.569ns  (logic 0.622ns (17.426%)  route 2.947ns (82.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 15.397 - 11.250 ) 
    Source Clock Delay      (SCD):    4.545ns = ( 9.545 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.594     9.545    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y4          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.167 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.947    13.114    U0/doutb[0]
    SLICE_X61Y31         FDCE                                         f  U0/COUNTER_REGISTER_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.424    15.397    U0/lopt
    SLICE_X61Y31         FDCE                                         r  U0/COUNTER_REGISTER_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.715    
                         clock uncertainty           -0.035    15.680    
    SLICE_X61Y31         FDCE (Recov_fdce_C_CLR)     -0.208    15.472    U0/COUNTER_REGISTER_reg[20]
  -------------------------------------------------------------------
                         required time                         15.472    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            U0/COUNTER_REGISTER_reg[21]/CLR
                            (recovery check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (D_LVDS_DCLK fall@11.250ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        3.569ns  (logic 0.622ns (17.426%)  route 2.947ns (82.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 15.397 - 11.250 ) 
    Source Clock Delay      (SCD):    4.545ns = ( 9.545 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.914     5.914 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.944     7.858    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.951 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.594     9.545    U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y4          RAMB18E1                                     r  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622    10.167 f  U5/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=139, routed)         2.947    13.114    U0/doutb[0]
    SLICE_X61Y31         FDCE                                         f  U0/COUNTER_REGISTER_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                     11.250    11.250 f  
    AC9                                               0.000    11.250 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000    11.250    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.812    12.062 f  D_CLK_LVDS/O
                         net (fo=1, routed)           1.828    13.890    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    13.973 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        1.424    15.397    U0/lopt
    SLICE_X61Y31         FDCE                                         r  U0/COUNTER_REGISTER_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.318    15.715    
                         clock uncertainty           -0.035    15.680    
    SLICE_X61Y31         FDCE (Recov_fdce_C_CLR)     -0.208    15.472    U0/COUNTER_REGISTER_reg[21]
  -------------------------------------------------------------------
                         required time                         15.472    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  2.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.226ns  (logic 0.112ns (9.133%)  route 1.114ns (90.867%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 8.295 - 5.000 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 6.990 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.680     6.990    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X90Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDPE (Prop_fdpe_C_Q)         0.112     7.102 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           1.114     8.216    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X83Y14         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.839     7.301    iD_LVDS_DCLK_BUFG
    SLICE_X86Y100        LUT1 (Prop_lut1_I0_O)        0.035     7.336 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.960     8.295    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X83Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.152     8.143    
    SLICE_X83Y14         FDPE (Remov_fdpe_C_PRE)     -0.108     8.035    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -8.035    
                         arrival time                           8.216    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.226ns  (logic 0.112ns (9.133%)  route 1.114ns (90.867%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 8.295 - 5.000 ) 
    Source Clock Delay      (SCD):    1.990ns = ( 6.990 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.680     6.990    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X90Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDPE (Prop_fdpe_C_Q)         0.112     7.102 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           1.114     8.216    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X83Y14         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.839     7.301    iD_LVDS_DCLK_BUFG
    SLICE_X86Y100        LUT1 (Prop_lut1_I0_O)        0.035     7.336 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.960     8.295    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X83Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.152     8.143    
    SLICE_X83Y14         FDPE (Remov_fdpe_C_PRE)     -0.108     8.035    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -8.035    
                         arrival time                           8.216    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.324ns  (logic 0.107ns (8.083%)  route 1.217ns (91.917%))
  Logic Levels:           0  
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns = ( 8.302 - 5.000 ) 
    Source Clock Delay      (SCD):    1.987ns = ( 6.987 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.677     6.987    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X100Y19        FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y19        FDPE (Prop_fdpe_C_Q)         0.107     7.094 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=18, routed)          1.217     8.311    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X78Y20         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.839     7.301    iD_LVDS_DCLK_BUFG
    SLICE_X86Y100        LUT1 (Prop_lut1_I0_O)        0.035     7.336 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.967     8.302    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X78Y20         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.152     8.150    
    SLICE_X78Y20         FDPE (Remov_fdpe_C_PRE)     -0.052     8.098    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -8.098    
                         arrival time                           8.311    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK'  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        1.324ns  (logic 0.107ns (8.083%)  route 1.217ns (91.917%))
  Logic Levels:           0  
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns = ( 8.302 - 5.000 ) 
    Source Clock Delay      (SCD):    1.987ns = ( 6.987 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.677     6.987    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X100Y19        FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y19        FDPE (Prop_fdpe_C_Q)         0.107     7.094 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=18, routed)          1.217     8.311    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X78Y20         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.839     7.301    iD_LVDS_DCLK_BUFG
    SLICE_X86Y100        LUT1 (Prop_lut1_I0_O)        0.035     7.336 r  xpm_cdc_single_inst_i_1/O
                         net (fo=36, routed)          0.967     8.302    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X78Y20         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.152     8.150    
    SLICE_X78Y20         FDPE (Remov_fdpe_C_PRE)     -0.052     8.098    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -8.098    
                         arrival time                           8.311    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.223ns  (logic 0.098ns (43.865%)  route 0.125ns (56.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 7.381 - 5.000 ) 
    Source Clock Delay      (SCD):    1.991ns = ( 6.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.681     6.991    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/lopt
    SLICE_X96Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y14         FDPE (Prop_fdpe_C_Q)         0.098     7.089 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.125     7.214    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y14         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.919     7.381    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X90Y14         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.360     7.021    
    SLICE_X90Y14         FDCE (Remov_fdce_C_CLR)     -0.082     6.939    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.939    
                         arrival time                           7.214    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.223ns  (logic 0.098ns (43.865%)  route 0.125ns (56.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 7.381 - 5.000 ) 
    Source Clock Delay      (SCD):    1.991ns = ( 6.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.681     6.991    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/lopt
    SLICE_X96Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y14         FDPE (Prop_fdpe_C_Q)         0.098     7.089 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.125     7.214    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y14         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.919     7.381    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X90Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C  (IS_INVERTED)
                         clock pessimism             -0.360     7.021    
    SLICE_X90Y14         FDPE (Remov_fdpe_C_PRE)     -0.084     6.937    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -6.937    
                         arrival time                           7.214    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.223ns  (logic 0.098ns (43.865%)  route 0.125ns (56.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 7.381 - 5.000 ) 
    Source Clock Delay      (SCD):    1.991ns = ( 6.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.681     6.991    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/lopt
    SLICE_X96Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y14         FDPE (Prop_fdpe_C_Q)         0.098     7.089 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.125     7.214    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y14         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.919     7.381    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X90Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
                         clock pessimism             -0.360     7.021    
    SLICE_X90Y14         FDPE (Remov_fdpe_C_PRE)     -0.084     6.937    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -6.937    
                         arrival time                           7.214    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.223ns  (logic 0.098ns (43.865%)  route 0.125ns (56.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 7.381 - 5.000 ) 
    Source Clock Delay      (SCD):    1.991ns = ( 6.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.681     6.991    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/lopt
    SLICE_X96Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y14         FDPE (Prop_fdpe_C_Q)         0.098     7.089 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.125     7.214    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y14         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.919     7.381    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X90Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C  (IS_INVERTED)
                         clock pessimism             -0.360     7.021    
    SLICE_X90Y14         FDPE (Remov_fdpe_C_PRE)     -0.084     6.937    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -6.937    
                         arrival time                           7.214    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.223ns  (logic 0.098ns (43.865%)  route 0.125ns (56.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 7.381 - 5.000 ) 
    Source Clock Delay      (SCD):    1.991ns = ( 6.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.681     6.991    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/lopt
    SLICE_X96Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y14         FDPE (Prop_fdpe_C_Q)         0.098     7.089 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.125     7.214    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X91Y14         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.919     7.381    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X91Y14         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.360     7.021    
    SLICE_X91Y14         FDCE (Remov_fdce_C_CLR)     -0.099     6.922    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.922    
                         arrival time                           7.214    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (falling edge-triggered cell FDPE clocked by D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock D_LVDS_DCLK  {rise@0.000ns fall@5.000ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (D_LVDS_DCLK fall@5.000ns - D_LVDS_DCLK fall@5.000ns)
  Data Path Delay:        0.223ns  (logic 0.098ns (43.865%)  route 0.125ns (56.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 7.381 - 5.000 ) 
    Source Clock Delay      (SCD):    1.991ns = ( 6.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.397     5.397 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.887     6.284    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.310 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.681     6.991    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/lopt
    SLICE_X96Y14         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y14         FDPE (Prop_fdpe_C_Q)         0.098     7.089 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.125     7.214    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X91Y14         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock D_LVDS_DCLK fall edge)
                                                      5.000     5.000 f  
    AC9                                               0.000     5.000 f  D_LVDS_DCLK_P (IN)
                         net (fo=0)                   0.000     5.000    D_LVDS_DCLK_P
    AC9                  IBUFDS (Prop_ibufds_I_O)     0.478     5.478 f  D_CLK_LVDS/O
                         net (fo=1, routed)           0.954     6.432    iD_LVDS_DCLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     6.462 f  iD_LVDS_DCLK_BUFG_inst/O
                         net (fo=6702, routed)        0.919     7.381    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X91Y14         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.360     7.021    
    SLICE_X91Y14         FDCE (Remov_fdce_C_CLR)     -0.099     6.922    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.922    
                         arrival time                           7.214    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ftdi
  To Clock:  clk_ftdi

Setup :            0  Failing Endpoints,  Worst Slack        8.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.223ns (16.388%)  route 1.138ns (83.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.621     4.636    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y15         FDPE (Prop_fdpe_C_Q)         0.223     4.859 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.138     5.997    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X84Y15         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.482    14.257    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X84Y15         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]/C
                         clock pessimism              0.330    14.587    
                         clock uncertainty           -0.035    14.552    
    SLICE_X84Y15         FDCE (Recov_fdce_C_CLR)     -0.212    14.340    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.223ns (16.388%)  route 1.138ns (83.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.621     4.636    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y15         FDPE (Prop_fdpe_C_Q)         0.223     4.859 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.138     5.997    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X84Y15         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.482    14.257    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X84Y15         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/C
                         clock pessimism              0.330    14.587    
                         clock uncertainty           -0.035    14.552    
    SLICE_X84Y15         FDCE (Recov_fdce_C_CLR)     -0.212    14.340    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.223ns (16.388%)  route 1.138ns (83.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.621     4.636    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y15         FDPE (Prop_fdpe_C_Q)         0.223     4.859 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.138     5.997    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X84Y15         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.482    14.257    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X84Y15         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/C
                         clock pessimism              0.330    14.587    
                         clock uncertainty           -0.035    14.552    
    SLICE_X84Y15         FDCE (Recov_fdce_C_CLR)     -0.212    14.340    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.223ns (16.388%)  route 1.138ns (83.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.621     4.636    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y15         FDPE (Prop_fdpe_C_Q)         0.223     4.859 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.138     5.997    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X84Y15         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.482    14.257    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X84Y15         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/C
                         clock pessimism              0.330    14.587    
                         clock uncertainty           -0.035    14.552    
    SLICE_X84Y15         FDCE (Recov_fdce_C_CLR)     -0.212    14.340    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.351ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.223ns (16.531%)  route 1.126ns (83.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.621     4.636    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y15         FDPE (Prop_fdpe_C_Q)         0.223     4.859 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.126     5.985    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X81Y18         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.478    14.253    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y18         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.330    14.583    
                         clock uncertainty           -0.035    14.548    
    SLICE_X81Y18         FDCE (Recov_fdce_C_CLR)     -0.212    14.336    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -5.985    
  -------------------------------------------------------------------
                         slack                                  8.351    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.223ns (17.121%)  route 1.080ns (82.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.621     4.636    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y15         FDPE (Prop_fdpe_C_Q)         0.223     4.859 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.080     5.939    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X81Y17         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.479    14.254    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y17         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.330    14.584    
                         clock uncertainty           -0.035    14.549    
    SLICE_X81Y17         FDCE (Recov_fdce_C_CLR)     -0.212    14.337    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.223ns (17.121%)  route 1.080ns (82.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.621     4.636    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y15         FDPE (Prop_fdpe_C_Q)         0.223     4.859 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=27, routed)          1.080     5.939    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X81Y17         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.479    14.254    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y17         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.330    14.584    
                         clock uncertainty           -0.035    14.549    
    SLICE_X81Y17         FDCE (Recov_fdce_C_CLR)     -0.212    14.337    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.435ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.223ns (17.606%)  route 1.044ns (82.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.620     4.635    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y15         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y15         FDPE (Prop_fdpe_C_Q)         0.223     4.858 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.044     5.902    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X79Y16         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.479    14.254    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X79Y16         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.330    14.584    
                         clock uncertainty           -0.035    14.549    
    SLICE_X79Y16         FDCE (Recov_fdce_C_CLR)     -0.212    14.337    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  8.435    

Slack (MET) :             8.435ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.223ns (17.606%)  route 1.044ns (82.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.620     4.635    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y15         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y15         FDPE (Prop_fdpe_C_Q)         0.223     4.858 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.044     5.902    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X79Y16         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.479    14.254    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X79Y16         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.330    14.584    
                         clock uncertainty           -0.035    14.549    
    SLICE_X79Y16         FDCE (Recov_fdce_C_CLR)     -0.212    14.337    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  8.435    

Slack (MET) :             8.435ns  (required time - arrival time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ftdi rise@10.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.223ns (17.606%)  route 1.044ns (82.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.620     4.635    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y15         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y15         FDPE (Prop_fdpe_C_Q)         0.223     4.858 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          1.044     5.902    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X79Y16         FDCE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    10.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.775 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        1.479    14.254    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X79Y16         FDCE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.330    14.584    
                         clock uncertainty           -0.035    14.549    
    SLICE_X79Y16         FDCE (Recov_fdce_C_CLR)     -0.212    14.337    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  8.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.354%)  route 0.101ns (52.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.681     1.927    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y15         FDPE (Prop_fdpe_C_Q)         0.091     2.018 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101     2.119    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X96Y16         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.918     2.403    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y16         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.465     1.938    
    SLICE_X96Y16         FDPE (Remov_fdpe_C_PRE)     -0.110     1.828    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.354%)  route 0.101ns (52.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.681     1.927    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y15         FDPE (Prop_fdpe_C_Q)         0.091     2.018 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101     2.119    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X96Y16         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.918     2.403    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y16         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.465     1.938    
    SLICE_X96Y16         FDPE (Remov_fdpe_C_PRE)     -0.110     1.828    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.354%)  route 0.101ns (52.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.681     1.927    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y15         FDPE (Prop_fdpe_C_Q)         0.091     2.018 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101     2.119    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X96Y16         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.918     2.403    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y16         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.465     1.938    
    SLICE_X96Y16         FDPE (Remov_fdpe_C_PRE)     -0.110     1.828    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.178%)  route 0.154ns (62.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.680     1.926    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y16         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y16         FDPE (Prop_fdpe_C_Q)         0.091     2.017 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.154     2.171    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X94Y16         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.918     2.403    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X94Y16         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.447     1.956    
    SLICE_X94Y16         FDPE (Remov_fdpe_C_PRE)     -0.090     1.866    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.178%)  route 0.154ns (62.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.680     1.926    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y16         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y16         FDPE (Prop_fdpe_C_Q)         0.091     2.017 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.154     2.171    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X94Y16         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.918     2.403    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X94Y16         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.447     1.956    
    SLICE_X94Y16         FDPE (Remov_fdpe_C_PRE)     -0.090     1.866    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.178%)  route 0.154ns (62.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.680     1.926    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y16         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y16         FDPE (Prop_fdpe_C_Q)         0.091     2.017 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.154     2.171    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X94Y16         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.918     2.403    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X94Y16         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.447     1.956    
    SLICE_X94Y16         FDPE (Remov_fdpe_C_PRE)     -0.090     1.866    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.773%)  route 0.165ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.681     1.927    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y15         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y15         FDPE (Prop_fdpe_C_Q)         0.100     2.027 f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.165     2.192    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X94Y15         FDPE                                         f  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.919     2.404    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X94Y15         FDPE                                         r  USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.466     1.938    
    SLICE_X94Y15         FDPE (Remov_fdpe_C_PRE)     -0.052     1.886    USBInterface/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.495%)  route 0.145ns (61.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.681     1.927    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y15         FDPE (Prop_fdpe_C_Q)         0.091     2.018 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.145     2.163    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y15         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.919     2.404    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y15         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.465     1.939    
    SLICE_X98Y15         FDCE (Remov_fdce_C_CLR)     -0.088     1.851    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.495%)  route 0.145ns (61.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.681     1.927    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y15         FDPE (Prop_fdpe_C_Q)         0.091     2.018 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.145     2.163    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y15         FDCE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.919     2.404    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y15         FDCE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.465     1.939    
    SLICE_X98Y15         FDCE (Remov_fdce_C_CLR)     -0.088     1.851    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_ftdi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ftdi rise@0.000ns - clk_ftdi rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.495%)  route 0.145ns (61.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.681     1.927    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y15         FDPE (Prop_fdpe_C_Q)         0.091     2.018 f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.145     2.163    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y15         FDPE                                         f  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ftdi rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    FTDI_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1077, routed)        0.919     2.404    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y15         FDPE                                         r  USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.465     1.939    
    SLICE_X98Y15         FDPE (Remov_fdpe_C_PRE)     -0.090     1.849    USBInterface/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.305ns  (logic 0.274ns (4.346%)  route 6.031ns (95.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 46.340 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.716    38.899    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.051    38.950 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.315    40.265    adcs/ADCreset
    SLICE_X96Y105        FDCE                                         f  adcs/aaprog.SMID_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.153    46.340    adcs/dcm_ref_n_2
    SLICE_X96Y105        FDCE                                         r  adcs/aaprog.SMID_reg[24]/C
                         clock pessimism              0.232    46.573    
                         clock uncertainty           -0.154    46.419    
    SLICE_X96Y105        FDCE (Recov_fdce_C_CLR)     -0.305    46.114    adcs/aaprog.SMID_reg[24]
  -------------------------------------------------------------------
                         required time                         46.114    
                         arrival time                         -40.265    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.305ns  (logic 0.274ns (4.346%)  route 6.031ns (95.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 46.340 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.716    38.899    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.051    38.950 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.315    40.265    adcs/ADCreset
    SLICE_X96Y105        FDCE                                         f  adcs/aaprog.SMID_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.153    46.340    adcs/dcm_ref_n_2
    SLICE_X96Y105        FDCE                                         r  adcs/aaprog.SMID_reg[25]/C
                         clock pessimism              0.232    46.573    
                         clock uncertainty           -0.154    46.419    
    SLICE_X96Y105        FDCE (Recov_fdce_C_CLR)     -0.305    46.114    adcs/aaprog.SMID_reg[25]
  -------------------------------------------------------------------
                         required time                         46.114    
                         arrival time                         -40.265    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.305ns  (logic 0.274ns (4.346%)  route 6.031ns (95.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 46.340 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.716    38.899    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.051    38.950 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.315    40.265    adcs/ADCreset
    SLICE_X96Y105        FDCE                                         f  adcs/aaprog.SMID_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.153    46.340    adcs/dcm_ref_n_2
    SLICE_X96Y105        FDCE                                         r  adcs/aaprog.SMID_reg[26]/C
                         clock pessimism              0.232    46.573    
                         clock uncertainty           -0.154    46.419    
    SLICE_X96Y105        FDCE (Recov_fdce_C_CLR)     -0.305    46.114    adcs/aaprog.SMID_reg[26]
  -------------------------------------------------------------------
                         required time                         46.114    
                         arrival time                         -40.265    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.305ns  (logic 0.274ns (4.346%)  route 6.031ns (95.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 46.340 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.716    38.899    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.051    38.950 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.315    40.265    adcs/ADCreset
    SLICE_X96Y105        FDCE                                         f  adcs/aaprog.SMID_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.153    46.340    adcs/dcm_ref_n_2
    SLICE_X96Y105        FDCE                                         r  adcs/aaprog.SMID_reg[27]/C
                         clock pessimism              0.232    46.573    
                         clock uncertainty           -0.154    46.419    
    SLICE_X96Y105        FDCE (Recov_fdce_C_CLR)     -0.305    46.114    adcs/aaprog.SMID_reg[27]
  -------------------------------------------------------------------
                         required time                         46.114    
                         arrival time                         -40.265    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.215ns  (logic 0.274ns (4.409%)  route 5.941ns (95.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.716    38.899    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.051    38.950 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.225    40.175    adcs/ADCreset
    SLICE_X98Y106        FDCE                                         f  adcs/aaprog.reset_sm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X98Y106        FDCE                                         r  adcs/aaprog.reset_sm_reg[0]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X98Y106        FDCE (Recov_fdce_C_CLR)     -0.247    46.171    adcs/aaprog.reset_sm_reg[0]
  -------------------------------------------------------------------
                         required time                         46.171    
                         arrival time                         -40.175    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.215ns  (logic 0.274ns (4.409%)  route 5.941ns (95.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.716    38.899    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.051    38.950 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.225    40.175    adcs/ADCreset
    SLICE_X98Y106        FDCE                                         f  adcs/aaprog.reset_sm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X98Y106        FDCE                                         r  adcs/aaprog.reset_sm_reg[1]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X98Y106        FDCE (Recov_fdce_C_CLR)     -0.247    46.171    adcs/aaprog.reset_sm_reg[1]
  -------------------------------------------------------------------
                         required time                         46.171    
                         arrival time                         -40.175    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.215ns  (logic 0.274ns (4.409%)  route 5.941ns (95.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.716    38.899    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.051    38.950 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.225    40.175    adcs/ADCreset
    SLICE_X98Y106        FDCE                                         f  adcs/aaprog.reset_sm_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X98Y106        FDCE                                         r  adcs/aaprog.reset_sm_reg[2]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X98Y106        FDCE (Recov_fdce_C_CLR)     -0.247    46.171    adcs/aaprog.reset_sm_reg[2]
  -------------------------------------------------------------------
                         required time                         46.171    
                         arrival time                         -40.175    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.reset_sm_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.215ns  (logic 0.274ns (4.409%)  route 5.941ns (95.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 46.339 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.716    38.899    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.051    38.950 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.225    40.175    adcs/ADCreset
    SLICE_X98Y106        FDCE                                         f  adcs/aaprog.reset_sm_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.152    46.339    adcs/dcm_ref_n_2
    SLICE_X98Y106        FDCE                                         r  adcs/aaprog.reset_sm_reg[3]/C
                         clock pessimism              0.232    46.572    
                         clock uncertainty           -0.154    46.418    
    SLICE_X98Y106        FDCE (Recov_fdce_C_CLR)     -0.247    46.171    adcs/aaprog.reset_sm_reg[3]
  -------------------------------------------------------------------
                         required time                         46.171    
                         arrival time                         -40.175    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.118ns  (logic 0.274ns (4.478%)  route 5.844ns (95.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 46.391 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.716    38.899    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.051    38.950 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.129    40.079    adcs/ADCreset
    SLICE_X102Y101       FDCE                                         f  adcs/aaprog.SMADC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.204    46.391    adcs/dcm_ref_n_2
    SLICE_X102Y101       FDCE                                         r  adcs/aaprog.SMADC_reg[2]/C
                         clock pessimism              0.232    46.624    
                         clock uncertainty           -0.154    46.470    
    SLICE_X102Y101       FDCE (Recov_fdce_C_CLR)     -0.305    46.165    adcs/aaprog.SMADC_reg[2]
  -------------------------------------------------------------------
                         required time                         46.165    
                         arrival time                         -40.079    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMADC_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_100 rise@30.000ns)
  Data Path Delay:        6.118ns  (logic 0.274ns (4.478%)  route 5.844ns (95.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.391ns = ( 46.391 - 40.000 ) 
    Source Clock Delay      (SCD):    3.961ns = ( 33.961 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)   30.000    30.000 r  
    AB11                                              0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.643    30.643 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.944    32.587    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    32.680 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.281    33.961    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.223    34.184 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          4.716    38.899    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.051    38.950 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          1.129    40.079    adcs/ADCreset
    SLICE_X102Y101       FDCE                                         f  adcs/aaprog.SMADC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    40.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.536    40.536 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.828    42.364    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    42.447 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.249    43.696    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    43.769 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.335    45.104    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    45.187 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         1.204    46.391    adcs/dcm_ref_n_2
    SLICE_X102Y101       FDCE                                         r  adcs/aaprog.SMADC_reg[3]/C
                         clock pessimism              0.232    46.624    
                         clock uncertainty           -0.154    46.470    
    SLICE_X102Y101       FDCE (Recov_fdce_C_CLR)     -0.305    46.165    adcs/aaprog.SMADC_reg[3]
  -------------------------------------------------------------------
                         required time                         46.165    
                         arrival time                         -40.079    
  -------------------------------------------------------------------
                         slack                                  6.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[16]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.131ns (4.191%)  route 2.995ns (95.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.615     4.356    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.031     4.387 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.380     4.767    adcs/ADCreset
    SLICE_X96Y103        FDCE                                         f  adcs/aaprog.SMID_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X96Y103        FDCE                                         r  adcs/aaprog.SMID_reg[16]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X96Y103        FDCE (Remov_fdce_C_CLR)     -0.110     3.395    adcs/aaprog.SMID_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           4.767    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[17]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.131ns (4.191%)  route 2.995ns (95.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.615     4.356    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.031     4.387 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.380     4.767    adcs/ADCreset
    SLICE_X96Y103        FDCE                                         f  adcs/aaprog.SMID_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X96Y103        FDCE                                         r  adcs/aaprog.SMID_reg[17]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X96Y103        FDCE (Remov_fdce_C_CLR)     -0.110     3.395    adcs/aaprog.SMID_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           4.767    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[18]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.131ns (4.191%)  route 2.995ns (95.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.615     4.356    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.031     4.387 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.380     4.767    adcs/ADCreset
    SLICE_X96Y103        FDCE                                         f  adcs/aaprog.SMID_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X96Y103        FDCE                                         r  adcs/aaprog.SMID_reg[18]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X96Y103        FDCE (Remov_fdce_C_CLR)     -0.110     3.395    adcs/aaprog.SMID_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           4.767    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[19]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.131ns (4.191%)  route 2.995ns (95.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.615     4.356    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.031     4.387 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.380     4.767    adcs/ADCreset
    SLICE_X96Y103        FDCE                                         f  adcs/aaprog.SMID_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X96Y103        FDCE                                         r  adcs/aaprog.SMID_reg[19]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X96Y103        FDCE (Remov_fdce_C_CLR)     -0.110     3.395    adcs/aaprog.SMID_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           4.767    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[12]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.131ns (4.130%)  route 3.041ns (95.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.615     4.356    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.031     4.387 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.426     4.813    adcs/ADCreset
    SLICE_X96Y102        FDCE                                         f  adcs/aaprog.SMID_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X96Y102        FDCE                                         r  adcs/aaprog.SMID_reg[12]/C
                         clock pessimism             -0.237     3.352    
                         clock uncertainty            0.154     3.506    
    SLICE_X96Y102        FDCE (Remov_fdce_C_CLR)     -0.110     3.396    adcs/aaprog.SMID_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[13]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.131ns (4.130%)  route 3.041ns (95.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.615     4.356    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.031     4.387 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.426     4.813    adcs/ADCreset
    SLICE_X96Y102        FDCE                                         f  adcs/aaprog.SMID_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X96Y102        FDCE                                         r  adcs/aaprog.SMID_reg[13]/C
                         clock pessimism             -0.237     3.352    
                         clock uncertainty            0.154     3.506    
    SLICE_X96Y102        FDCE (Remov_fdce_C_CLR)     -0.110     3.396    adcs/aaprog.SMID_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[14]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.131ns (4.130%)  route 3.041ns (95.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.615     4.356    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.031     4.387 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.426     4.813    adcs/ADCreset
    SLICE_X96Y102        FDCE                                         f  adcs/aaprog.SMID_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X96Y102        FDCE                                         r  adcs/aaprog.SMID_reg[14]/C
                         clock pessimism             -0.237     3.352    
                         clock uncertainty            0.154     3.506    
    SLICE_X96Y102        FDCE (Remov_fdce_C_CLR)     -0.110     3.396    adcs/aaprog.SMID_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[15]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.131ns (4.130%)  route 3.041ns (95.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.615     4.356    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.031     4.387 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.426     4.813    adcs/ADCreset
    SLICE_X96Y102        FDCE                                         f  adcs/aaprog.SMID_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.782     3.590    adcs/dcm_ref_n_2
    SLICE_X96Y102        FDCE                                         r  adcs/aaprog.SMID_reg[15]/C
                         clock pessimism             -0.237     3.352    
                         clock uncertainty            0.154     3.506    
    SLICE_X96Y102        FDCE (Remov_fdce_C_CLR)     -0.110     3.396    adcs/aaprog.SMID_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[20]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.131ns (4.068%)  route 3.089ns (95.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.615     4.356    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.031     4.387 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.475     4.861    adcs/ADCreset
    SLICE_X96Y104        FDCE                                         f  adcs/aaprog.SMID_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X96Y104        FDCE                                         r  adcs/aaprog.SMID_reg[20]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X96Y104        FDCE (Remov_fdce_C_CLR)     -0.110     3.395    adcs/aaprog.SMID_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           4.861    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 CDCE0/CK_CONFIG_DONE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adcs/aaprog.SMID_reg[21]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.131ns (4.068%)  route 3.089ns (95.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.149     0.149 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.887     1.036    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.062 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.579     1.641    CDCE0/clk_in1
    SLICE_X93Y139        FDRE                                         r  CDCE0/CK_CONFIG_DONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDRE (Prop_fdre_C_Q)         0.100     1.741 r  CDCE0/CK_CONFIG_DONE_reg/Q
                         net (fo=33, routed)          2.615     4.356    CDCE0/CK_CONFIG_DONE
    SLICE_X101Y101       LUT1 (Prop_lut1_I0_O)        0.031     4.387 f  CDCE0/aaprog.SMID[0]_i_3/O
                         net (fo=41, routed)          0.475     4.861    adcs/ADCreset
    SLICE_X96Y104        FDCE                                         f  adcs/aaprog.SMID_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    AB11                 IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.954     1.270    clk_100_IBUF
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.300 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.803     2.103    adcs/dcm_ref/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.156 r  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.622     2.778    adcs/dcm_ref/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.808 r  adcs/dcm_ref/inst/clkout3_buf/O
                         net (fo=206, routed)         0.781     3.589    adcs/dcm_ref_n_2
    SLICE_X96Y104        FDCE                                         r  adcs/aaprog.SMID_reg[21]/C
                         clock pessimism             -0.237     3.351    
                         clock uncertainty            0.154     3.505    
    SLICE_X96Y104        FDCE (Remov_fdce_C_CLR)     -0.110     3.395    adcs/aaprog.SMID_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           4.861    
  -------------------------------------------------------------------
                         slack                                  1.466    





