

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5'
================================================================
* Date:           Fri May 10 12:42:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_25 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.609 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_5  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add8118 = alloca i32 1"   --->   Operation 5 'alloca' 'add8118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_1_load_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_1_load_2"   --->   Operation 7 'read' 'arr_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_1_load_2_read, i64 %add8118"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc82"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [d3.cpp:44]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.67ns)   --->   "%icmp_ln44 = icmp_eq  i3 %i_1, i3 5" [d3.cpp:44]   --->   Operation 12 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%add_ln44 = add i3 %i_1, i3 1" [d3.cpp:44]   --->   Operation 13 'add' 'add_ln44' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc82.split, void %VITIS_LOOP_54_7.exitStub" [d3.cpp:44]   --->   Operation 14 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i3 %i_1" [d3.cpp:44]   --->   Operation 15 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i3 %i_1" [d3.cpp:44]   --->   Operation 16 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%empty = sub i4 9, i4 %zext_ln44_1" [d3.cpp:44]   --->   Operation 17 'sub' 'empty' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i4 %empty" [d3.cpp:50]   --->   Operation 18 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln44" [d3.cpp:50]   --->   Operation 19 'getelementptr' 'arg1_r_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr" [d3.cpp:50]   --->   Operation 20 'load' 'arg1_r_load' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_addr_1 = getelementptr i32 %arg1_r, i64 0, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 21 'getelementptr' 'arg1_r_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%arg1_r_load_1 = load i4 %arg1_r_addr_1" [d3.cpp:50]   --->   Operation 22 'load' 'arg1_r_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln44 = store i3 %add_ln44, i3 %i" [d3.cpp:44]   --->   Operation 23 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add8118_load_1 = load i64 %add8118"   --->   Operation 37 'load' 'add8118_load_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add8118_out, i64 %add8118_load_1"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.60>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%add8118_load = load i64 %add8118" [d3.cpp:50]   --->   Operation 24 'load' 'add8118_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:46]   --->   Operation 25 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [d3.cpp:44]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [d3.cpp:44]   --->   Operation 27 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr" [d3.cpp:50]   --->   Operation 28 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_load" [d3.cpp:50]   --->   Operation 29 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.67ns)   --->   "%arg1_r_load_1 = load i4 %arg1_r_addr_1" [d3.cpp:50]   --->   Operation 30 'load' 'arg1_r_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i32 %arg1_r_load_1, i32 1" [d3.cpp:50]   --->   Operation 31 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln50" [d3.cpp:50]   --->   Operation 32 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.78ns)   --->   Input mux for Operation 33 '%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_2 : Operation 33 [1/1] (2.63ns)   --->   "%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 33 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50, i64 %add8118_load" [d3.cpp:50]   --->   Operation 34 'add' 'add_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln44 = store i64 %add_ln50, i64 %add8118" [d3.cpp:44]   --->   Operation 35 'store' 'store_ln44' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc82" [d3.cpp:44]   --->   Operation 36 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.474ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0.000 ns)
	'load' operation ('i', d3.cpp:44) on local variable 'i' [11]  (0.000 ns)
	'sub' operation ('empty', d3.cpp:44) [22]  (0.797 ns)
	'getelementptr' operation ('arg1_r_addr_1', d3.cpp:50) [27]  (0.000 ns)
	'load' operation ('arg1_r_load_1', d3.cpp:50) on array 'arg1_r' [28]  (0.677 ns)

 <State 2>: 5.609ns
The critical path consists of the following:
	'load' operation ('arg1_r_load', d3.cpp:50) on array 'arg1_r' [25]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.789 ns)
'mul' operation ('mul_ln50', d3.cpp:50) [31]  (2.631 ns)
	'add' operation ('add_ln50', d3.cpp:50) [32]  (1.085 ns)
	'store' operation ('store_ln44', d3.cpp:44) of variable 'add_ln50', d3.cpp:50 on local variable 'add8118' [34]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
