\hypertarget{struct_s_p_i___mem_map}{}\doxysection{S\+P\+I\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_p_i___mem_map}\index{SPI\_MemMap@{SPI\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_i___mem_map_ab9f017bddfa72e299d9c0ab7ab400c1b}{C1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_i___mem_map_aae7ca381054324cf98aac30ce607046a}{C2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_i___mem_map_ad2c201cf5aa72904503df243610507b8}{BR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_i___mem_map_ad905fa29c8b2f0ca5b93222e7961542b}{S}}
\item 
\mbox{\Hypertarget{struct_s_p_i___mem_map_a389ec0465af8c44c5e4f4faaad940f8c}\label{struct_s_p_i___mem_map_a389ec0465af8c44c5e4f4faaad940f8c}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}1\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_i___mem_map_aa940ca36df1b702c6c03557f442cde16}{D}}
\item 
\mbox{\Hypertarget{struct_s_p_i___mem_map_ad5fafb348f6501bbb48ed41bd58f4aab}\label{struct_s_p_i___mem_map_ad5fafb348f6501bbb48ed41bd58f4aab}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}1\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_i___mem_map_acd26c314a794ed500a27a4b6bc51eec9}{M}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
S\+PI -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_p_i___mem_map_ad2c201cf5aa72904503df243610507b8}\label{struct_s_p_i___mem_map_ad2c201cf5aa72904503df243610507b8}} 
\index{SPI\_MemMap@{SPI\_MemMap}!BR@{BR}}
\index{BR@{BR}!SPI\_MemMap@{SPI\_MemMap}}
\doxysubsubsection{\texorpdfstring{BR}{BR}}
{\footnotesize\ttfamily uint8\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+BR}

S\+PI baud rate register, offset\+: 0x2 \mbox{\Hypertarget{struct_s_p_i___mem_map_ab9f017bddfa72e299d9c0ab7ab400c1b}\label{struct_s_p_i___mem_map_ab9f017bddfa72e299d9c0ab7ab400c1b}} 
\index{SPI\_MemMap@{SPI\_MemMap}!C1@{C1}}
\index{C1@{C1}!SPI\_MemMap@{SPI\_MemMap}}
\doxysubsubsection{\texorpdfstring{C1}{C1}}
{\footnotesize\ttfamily uint8\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+C1}

S\+PI control register 1, offset\+: 0x0 \mbox{\Hypertarget{struct_s_p_i___mem_map_aae7ca381054324cf98aac30ce607046a}\label{struct_s_p_i___mem_map_aae7ca381054324cf98aac30ce607046a}} 
\index{SPI\_MemMap@{SPI\_MemMap}!C2@{C2}}
\index{C2@{C2}!SPI\_MemMap@{SPI\_MemMap}}
\doxysubsubsection{\texorpdfstring{C2}{C2}}
{\footnotesize\ttfamily uint8\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::\+C2}

S\+PI control register 2, offset\+: 0x1 \mbox{\Hypertarget{struct_s_p_i___mem_map_aa940ca36df1b702c6c03557f442cde16}\label{struct_s_p_i___mem_map_aa940ca36df1b702c6c03557f442cde16}} 
\index{SPI\_MemMap@{SPI\_MemMap}!D@{D}}
\index{D@{D}!SPI\_MemMap@{SPI\_MemMap}}
\doxysubsubsection{\texorpdfstring{D}{D}}
{\footnotesize\ttfamily uint8\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::D}

S\+PI data register, offset\+: 0x5 \mbox{\Hypertarget{struct_s_p_i___mem_map_acd26c314a794ed500a27a4b6bc51eec9}\label{struct_s_p_i___mem_map_acd26c314a794ed500a27a4b6bc51eec9}} 
\index{SPI\_MemMap@{SPI\_MemMap}!M@{M}}
\index{M@{M}!SPI\_MemMap@{SPI\_MemMap}}
\doxysubsubsection{\texorpdfstring{M}{M}}
{\footnotesize\ttfamily uint8\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::M}

S\+PI match register, offset\+: 0x7 \mbox{\Hypertarget{struct_s_p_i___mem_map_ad905fa29c8b2f0ca5b93222e7961542b}\label{struct_s_p_i___mem_map_ad905fa29c8b2f0ca5b93222e7961542b}} 
\index{SPI\_MemMap@{SPI\_MemMap}!S@{S}}
\index{S@{S}!SPI\_MemMap@{SPI\_MemMap}}
\doxysubsubsection{\texorpdfstring{S}{S}}
{\footnotesize\ttfamily uint8\+\_\+t S\+P\+I\+\_\+\+Mem\+Map\+::S}

S\+PI status register, offset\+: 0x3 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
